

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

SH7750R/SH7751R E8000S
Emulator
HS7750REBH81H
User's Manual

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IMPORTANT INFORMATION

READ FIRST

- **READ** this user's manual before using this emulator product.
- **KEEP the user's manual handy for future reference.**

Do not attempt to use the emulator product until you fully understand its mechanism.

Emulator Product:

Throughout this document, the term "emulator product" shall be defined as the following products produced only by Hitachi, Ltd. excluding all subsidiary products.

- Emulator station
- Device control board
- Evaluation chip board
- Cable

The user system or a host computer is not included in this definition.

Purpose of the Emulator Product:

This emulator product is a software and hardware development tool for systems employing the Hitachi microcomputer HD6417750R or HD6417751R (hereafter referred to as MPU). By exchanging the device control board and evaluation chip board, this emulator product can also be used for systems using other microcomputers. This emulator product must only be used for the above purpose.

Limited Applications:

This emulator product is not authorized for use in MEDICAL, atomic energy, aeronautical or space technology applications without consent of the appropriate officer of a Hitachi sales company. Such use includes, but is not limited to, use in life support systems. Buyers of this emulator product must notify the relevant Hitachi sales offices before planning to use the product in such applications.

Improvement Policy:

Hitachi, Ltd. (including its subsidiaries, hereafter collectively referred to as Hitachi) pursues a policy of continuing improvement in design, performance, and safety of the emulator product. Hitachi reserves the right to change, wholly or partially, the specifications, design, user's manual, and other documentation at any time without notice.

Target User of the Emulator Product:

This emulator product should only be used by those who have carefully read and thoroughly understood the information and restrictions contained in the user's manual. Do not attempt to use the emulator product until you fully understand its mechanism.

It is highly recommended that first-time users be instructed by users that are well versed in the operation of the emulator product.

LIMITED WARRANTY

Hitachi warrants its emulator products to be manufactured in accordance with published specifications and free from defects in material and/or workmanship. Hitachi, at its option, will repair or replace any emulator products returned intact to the factory, transportation charges prepaid, which Hitachi, upon inspection, determine to be defective in material and/or workmanship. The foregoing shall constitute the sole remedy for any breach of Hitachi's warranty. See the Hitachi warranty booklet for details on the warranty period. This warranty extends only to you, the original Purchaser. It is not transferable to anyone who subsequently purchases the emulator product from you. Hitachi is not liable for any claim made by a third party or made by you for a third party.

DISCLAIMER

HITACHI MAKES NO WARRANTIES, EITHER EXPRESS OR IMPLIED, ORAL OR WRITTEN, EXCEPT AS PROVIDED HEREIN, INCLUDING WITHOUT LIMITATION THEREOF, WARRANTIES AS TO MARKETABILITY, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR USE, OR AGAINST INFRINGEMENT OF ANY PATENT. IN NO EVENT SHALL HITACHI BE LIABLE FOR ANY DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES OF ANY NATURE, OR LOSSES OR EXPENSES RESULTING FROM ANY DEFECTIVE EMULATOR PRODUCT, THE USE OF ANY EMULATOR PRODUCT, OR ITS DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCEPT AS EXPRESSLY STATED OTHERWISE IN THIS WARRANTY, THIS EMULATOR PRODUCT IS SOLD "AS IS", AND YOU MUST ASSUME ALL RISK FOR THE USE AND RESULTS OBTAINED FROM THE EMULATOR PRODUCT.

State Law:

Some states do not allow the exclusion or limitation of implied warranties or liability for incidental or consequential damages, so the above limitation or exclusion may not apply to you. This warranty gives you specific legal rights, and you may have other rights which may vary from state to state.

The Warranty is Void in the Following Cases:

Hitachi shall have no liability or legal responsibility for any problems caused by misuse, abuse, misapplication, neglect, improper handling, installation, repair or modifications of the emulator product without Hitachi's prior written consent or any problems caused by the user system.

All Rights Reserved:

This user's manual and emulator product are copyrighted and all rights are reserved by Hitachi. No part of this user's manual, all or part, may be reproduced or duplicated in any form, in hard-copy or machine-readable form, by any means available without Hitachi's prior written consent.

Other Important Things to Keep in Mind:

1. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
2. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi.

Figures:

Some figures in this user's manual may show items different from your actual system.

Limited Anticipation of Danger:

Hitachi cannot anticipate every possible circumstance that might involve a potential hazard. The warnings in this user's manual and on the emulator product are therefore not all inclusive. Therefore, you must use the emulator product safely at your own risk.

SAFETY PAGE

READ FIRST

- **READ** this user's manual before using this emulator product.
- **KEEP** the user's manual handy for future reference.

Do not attempt to use the emulator product until you fully understand its mechanism.

DEFINITION OF SIGNAL WORDS



This is the safety alert symbol. It is used to alert you to potential personal injury hazards. Obey all safety messages that follow this symbol to avoid possible injury or death.



DANGER indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury.



WARNING indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury.



CAUTION indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury.



CAUTION used without the safety alert symbol indicates a potentially hazardous situation which, if not avoided, may result in property damage.

NOTE emphasizes essential information.

WARNING

Observe the precautions listed below. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator product or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

- 1. Carefully handle the emulator product to prevent receiving an electric shock because the emulator product has a DC power supply. Do not repair or remodel the emulator product by yourself for electric shock prevention and quality assurance.**
- 2. Always switch OFF the emulator and user system before connecting or disconnecting any CABLES or PARTS.**
- 3. Always before connecting, make sure that pin 1 on both sides are correctly aligned.**
- 4. Supply power according to the power specifications and do not apply an incorrect power voltage. Use only the provided AC power cable. Use only the specified type of fuse.**

Warnings on Emulator Usage


Warnings described below apply as long as you use this emulator. Be sure to read and understand the warnings below before using this emulator. Note that these are the main warnings, not the complete list.

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES or PARTS. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator product or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

CAUTION

Place the emulator station and EV-chip board so that the trace cables are not bent or twisted. A bent or twisted cable will impose stress on the user interface leading to connection or contact failure. Make sure that the emulator station is placed in a secure position so that it does not move during use nor impose stress on the user interface.



CAUTION

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

Preface

Thank you for purchasing the emulator for the Hitachi microcomputer SH7750R/SH7751R.

CAUTION

Read section 3, Preparation before Use before using the emulator product. Incorrect operation or connection will damage the user system, the emulator product, and the user program.

The SH7750R/SH7751R E8000S emulator (hereinafter referred to as the emulator) is an efficient software and hardware development tool for systems based on Hitachi microcomputer SH7750R/SH7751R. By exchanging the device control board and the evaluation chip board, this emulator can also be used for systems using other microcomputers. The emulator is operated by using the Hitachi Debugging Interface (hereafter referred to as HDI). This interface program is supported by Windows[®] 98, Windows[®] Me, WindowsNT[®] 4.0, and Windows[®] 2000.

This manual describes the emulator functions and operations. Please read this manual carefully before use, in particular section 1.1, Notes on Usage. A CD-R for the emulator is packaged with the evaluation chip board. For details, refer to section 3, Preparation before Use.

Related Manuals:

Description Notes on Using the PC Interface Board (HS6000EII01H)

Description Notes on Using the PC Card Interface (HS6000EIP01H) for the E6000/E8000 Emulator

Description Notes on Using the PCI Interface Board (HS6000EIC01H) for the E6000/E8000 Emulator

Description Notes on Using the PCI Interface Board (HS6000EIC02H) for the E6000/E8000 Emulator

Description Notes on Using the LAN Adapter (HS6000ELN01H) for the E6000/E8000 Emulator
Hitachi Embedded Workshop User's Manual

SuperH[™] RISC engine Assembler User's Manual

H Series Linkage Editor, Librarian, Object Converter User's Manual

SuperH[™] RISC engine C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual

Hitachi Debugging Interface User's Manual

Hardware Manual supporting each MPU
Programming Manual supporting each MPU

- Notes:
1. IBM PC is a registered trademark of International Business Machines Corporation.
 2. Microsoft[®], Windows[®], and WindowsNT[®] 4.0 are registered trademarks of Microsoft Corporation in the United States and/or in other countries.
 3. Pentium[®] III is a registered trademark of Intel Corporation in the United States.
 4. Adobe, Acrobat, and Acrobat Reader are registered trademarks of Adobe Systems Incorporated in the United States and/or in other countries.

- Abbreviation:
1. Windows[®] 98 is an abbreviation for Microsoft[®] Windows[®] 98 operating system.
 2. Windows[®] Me is an abbreviation for Microsoft[®] Windows[®] Millenium Edition.
 3. Windows NT[®] 4.0 is an abbreviation for Microsoft[®] Windows NT[®] 4.0 operating system.
 4. Windows[®] 2000 is an abbreviation for Microsoft[®] Windows[®] 2000 operating system.

Contents

Section 1 Overview	1
1.1 Notes on Usage	4
1.2 Environmental Conditions.....	5
1.3 Components	7
1.3.1 E8000S Emulator Station.....	7
1.3.2 Device Control Board and Evaluation Chip Board for the SH7750R/SH7751R	7
1.3.3 Options.....	9
Section 2 Components.....	11
2.1 Emulator Hardware Components	11
2.1.1 E8000S Station Components.....	12
2.1.2 Device Control Board Components	15
2.1.3 Evaluation Chip Board Configuration.....	16
2.2 Configuration of the Provided CD-R	17
2.3 System Configuration.....	20
2.3.1 System Configuration Using a PC Interface Board.....	20
Section 3 Preparation before Use	23
3.1 Description of Emulator Usage	23
3.2 Installing the Acrobat [®] Reader [™]	24
3.3 Emulator Connection.....	24
3.3.1 Connecting the Device Control Board	24
3.3.2 Connecting the Evaluation Chip Board.....	28
3.3.3 Connecting the External Probe.....	33
3.3.4 Selecting the Clock	35
3.3.5 Connecting the System Ground.....	37
3.3.6 System Connection.....	39
3.4 Setting Up with Windows [®] Operating Systems.....	40
3.4.1 Setting Up the PC Interface Board on Windows [®] 98 or Windows [®] Me	40
3.4.2 Setting Up the PC Interface Board on Windows NT [®] 4.0	42
3.4.3 Setting up the PC Interface Board under Windows [®] 2000.....	43
3.4.4 PC Interface Board Specifications (ISA Bus Specifications).....	45
3.5 Installing the System Program.....	53
3.6 Initiating the HDI and Checking the E8000S Emulator	59
3.7 Troubleshooting	63

3.7.1	Error Messages from the HDI	63
3.7.2	Error Messages from the Emulator	64
3.7.3	Troubleshooting Procedure	67
3.7.4	Operating Procedure for the Diagnostic program	69
3.8	Uninstallation	71
3.8.1	Uninstalling Software	71
3.8.2	Uninstalling the Acrobat® Reader™	71

Section 4 Tutorial.....73

4.1	Introduction	73
4.2	Running the HDI	74
4.3	Setting the Memory Map	77
4.4	Downloading	79
4.4.1	Downloading the Sample Program	79
4.4.2	Displaying the Source Program	80
4.5	Setting the Software Breakpoints	82
4.6	Executing the Program	83
4.7	Reviewing Breakpoints	85
4.8	Viewing Memory	86
4.9	Watching Variables	87
4.10	Stepping Through a Program	90
4.10.1	Executing the [Step In] Command	91
4.10.2	Executing the [Step Out] Command	92
4.10.3	Executing [Step Over] Command	95
4.11	Displaying Local Variables	97
4.12	Saving and Loading the Session	99

Section 5 Emulator Functions 101

5.1	Introduction	101
5.2	Setting the Emulator's Operating Conditions	102
5.2.1	Configuration Dialog Box	104
5.2.2	[CPU Operating Mode] Dialog Box	117
5.3	Realtime Emulation	125
5.3.1	Execution	125
5.3.2	Trace Halt Mode	128
5.3.3	Display of Reason for Termination and Operating Status	129
5.4	Step Functions	131
5.4.1	Step Execution	131
5.4.2	Interrupts during Step Execution	131
5.5	Break Functions	132

5.5.1	Software Break.....	134
5.5.2	Software Sequential Break	139
5.5.3	Hardware Break	144
5.5.4	Hardware Sequential Break.....	159
5.5.5	Internal Break.....	166
5.5.6	Internal Sequential Break.....	175
5.5.7	Forced Break.....	177
5.5.8	Forced Break on Writing to a Write-Protected Area.....	177
5.5.9	Break Due to Trace-Buffer Overflow	177
5.5.10	Timeout Break	178
5.6	Trace Functions.....	179
5.6.1	External Bus Trace Function.....	179
5.6.2	External Bus Trace Timing	194
5.6.3	Internal Trace Functions	196
5.6.4	Trace Display	202
5.6.5	Trace Search Functions.....	209
5.7	Measurement of Execution Time	216
5.7.1	Measuring Execution Time to a Break or Termination.....	216
5.7.2	Measuring Execution Time between Satisfaction of Specified Conditions.....	217
5.8	Performance Analysis Function.....	219
5.8.1	Measuring with E8000S Station Function.....	219
5.8.2	MPU-Internal Performance Function.....	237
5.8.3	Profile Data Measurement Function.....	242
5.9	Interrupts	248
5.9.1	When No Interrupt is Processed During User Program Execution or in Command Input Wait State.....	248
5.9.2	When Interrupts are Processed During User Program Execution or in Command Input Wait State.....	248
5.10	Displaying Various Information.....	249
5.11	Trigger Output.....	253
5.12	Memory Spaces and VP_MAP Translation	254
5.12.1	The Allocation of Emulation Memory	254
5.12.2	VP_MAP Translation.....	256
5.12.3	Notes on Accessing Memory	260
5.13	Stack Trace Function.....	261
5.14	Auto-Update Memory Function	263
5.14.1	Overview	263
5.14.2	Setting Auto update Memory	264
5.14.3	Displaying the Memory.....	265
5.15	Controlling and Checking the State of MPU.....	268

5.15.1	Selecting Clock for the MPU	268
5.15.2	Checking the I/O signals	268
5.15.3	Checking the Power Supply and Clock State of the User System	269
5.16	Input Format.....	270
5.16.1	Entering Masks	270
5.17	[Source] Window Expanded Function	271
5.17.1	Setting BP Column.....	271
 Section 6 Command Line		273
6.1	List Format.....	273
6.1.1	Description	273
6.1.2	Format	273
6.1.3	Parameter Type Input.....	274
6.1.4	Examples.....	274
6.2	List of Commands	274
6.2.1	Hardware Break Command (BCS, BCC, BCD, BCE)	279
6.2.2	Internal Break Commands (BCUS, BCUC, BCUD, BCUE)	285
6.2.3	Hardware Sequential Break Specification Command (CSQ)	290
6.2.4	Software Break Command (BP, BC, BD, BE).....	292
6.2.5	Software Sequential Break Command (BSS, BSC, BSD, BSE)	296
6.2.6	CHECK (CHECK).....	299
6.2.7	CLOCK (CK).....	301
6.2.8	DEVICE_TYPE (DE).....	303
6.2.9	END (END)	304
6.2.10	EXECUTION_MODE (EM)	305
6.2.11	GO_OPTION (GP)	308
6.2.12	ID (ID)	310
6.2.13	INTERRUPT (IR).....	311
6.2.14	MAP_SET (MS)	313
6.2.15	MEMORYAREA_SET (MAS).....	315
6.2.16	Performance Command (PS, PC, PA).....	317
6.2.17	MPU Built-in Performance Command (PAIS, PAIC, PAI)	324
6.2.18	REFRESH (RF)	328
6.2.19	STATUS (STS).....	329
6.2.20	Trace Condition Command (TAS, TAC, TAD).....	331
6.2.21	TRACE_DISPLAY (TD).....	337
6.2.22	TRACE_MODE (TM)	338
6.2.23	TRACE_SEARCH (TS)	342
6.2.24	Address Translation Table Command (VS, VC, VD, VE).....	346

Section 7 Error Messages.....	349
7.1 Emulator Error Messages of the E8000S Emulator.....	349
7.2 HDI Error Messages Related to the emulator.....	351
7.3 Error Messages for the LAN Driver.....	354
 Appendix A User System Interface	 355
A.1 User System Interface Circuit for the SH7750R	355
A.2 User System Interface Circuit for the SH7751R	363
 Appendix B Preparations for Assembling the User System Board.....	 371
B.1 Recommended Dimensions for the User System Connector (HS7750REBH81H).....	371
B.2 Recommended Dimensions for the User System Connector (HS7751REBH81H).....	374
 Appendix C Connecting the Emulator to the User System.....	 377
C.1 Connecting the Evaluation Chip Board to the User System.....	377
C.2 Connecting the Cables for Tracing.....	381
C.3 Installing the MPU on the User System	384
 Appendix D MPU Internal Module Support.....	 387
D.1 Memory Space	387
D.1.1 Internal I/O Area.....	387
D.1.2 External Memory Area.....	387
D.2 Low Power-Consumption Modes (Sleep and Standby).....	388
D.2.1 Sleep and Standby Modes	388
D.3 Interrupts	388
D.4 Control Input Signals (RESETP, RESETM, BREQ, and RDY).....	388
D.5 Bus State Controller.....	389
D.6 Emulator Status and Internal Modules	389
 Appendix E Notes on Debugging	 391
E.1 The Tracing Function.....	391
E.2 Emulation Memory	391
E.3 User Interface.....	392
E.4 Performance Measurement Function.....	393
E.5 Hardware Break Function	393
E.6 Hardware Sequential Break and Trace Function.....	393
E.7 Clock Operating Mode.....	393
E.8 Differences between the Emulator and the SH7750R/SH7751R	394
E.9 Step Function	395

Figures

Figure 1.1	Emulator for the SH7750R/SH7751R (Connected via the IC Socket)	2
Figure 2.1	Emulator Hardware Components.....	11
Figure 2.2	E8000S Station: Front Panel.....	12
Figure 2.3	E8000S Station: Rear Panel.....	13
Figure 2.4	Device Control Board.....	15
Figure 2.5	Evaluation Chip Board (HS7750REBH81H/HS7751REBH81H).....	16
Figure 2.6	System Configuration Using a PC Interface Board	20
Figure 2.7	System Configuration Using a LAN Adapter	21
Figure 3.1	Emulator Preparation Flow Chart.....	23
Figure 3.2	Connecting the Memory Board.....	25
Figure 3.3	Connecting the Device Control Board.....	27
Figure 3.4	Connecting Trace Cables to the E8000S station.....	30
Figure 3.5	Connecting Trace Cables to the Evaluation Chip Board	32
Figure 3.6	External Probe Connector.....	34
Figure 3.7	Installing the Crystal Oscillator	36
Figure 3.8	Connecting the System Ground	37
Figure 3.9	Connecting the Frame Ground.....	38
Figure 3.10	Console Interface Switches.....	39
Figure 3.11	Allocatable Memory Area of PC Interface Board	46
Figure 3.12	PC Interface Board Switch	47
Figure 3.13	Installing the PC Interface Board	48
Figure 3.14	Connecting the E8000S Station to the PC Interface Board	49
Figure 3.15	[Start] Menu (System Install Tool).....	54
Figure 3.16	[Browse for Folder] Dialog Box.....	55
Figure 3.17	[E8000 Load Files] Dialog Box.....	56
Figure 3.18	[System Install Completed!!] Dialog Box.....	57
Figure 3.19	[E8000 Load Files] Dialog Box (SH7750R)	58
Figure 3.20	[Start] Menu (Initiating the HDI).....	59
Figure 3.21	[Select Session] Dialog Box.....	60
Figure 3.22	[Driver Details] Dialog Box (When ISA Bus is Selected).....	60
Figure 3.23	Status Bar during the HDI Initiation.....	61
Figure 3.24	Status Bar at the HDI Initiation Completion.....	61
Figure 3.25	CPU Operating Mode Modification Message Mode (1).....	61
Figure 3.26	CPU Operating Mode Modification Message Mode (2).....	62
Figure 3.27	Error Message on PC Interface Connection Failure	63
Figure 3.28	Error Message on Emulator Connection Failure.....	63
Figure 3.29	Troubleshooting PAD.....	68
Figure 3.30	Diagnostic Program Initiation Confirmation Dialog Box	69

Figure 3.31	[DIAGNOSTIC PROGRAM] Dialog Box	69
Figure 3.32	Terminating the Diagnostic Program (by Clicking the STOP Button)	70
Figure 4.1	[Start] Menu	74
Figure 4.2	HDI Window	76
Figure 4.3	[Memory Mapping] Dialog Box (before Setting)	77
Figure 4.4	[Add Memory Mapping] Dialog Box	78
Figure 4.5	[Memory Mapping] Dialog Box (at Setting)	78
Figure 4.6	[Load Program] Dialog Box	79
Figure 4.7	HDI Dialog Box	80
Figure 4.8	[Open] Dialog Box	80
Figure 4.9	[Source] Window (Displaying the Source Program)	81
Figure 4.10	[Source] Window (Setting a Software Breakpoint)	82
Figure 4.11	[Source] Window (Break State).....	83
Figure 4.12	[System Status] Window	84
Figure 4.13	[Breakpoints] Window	85
Figure 4.14	[Open Memory Window] Dialog Box	86
Figure 4.15	[Long Memory] Window.....	86
Figure 4.16	[Instant Watch] Dialog Box.....	87
Figure 4.17	[Watch Window] Window (Displaying the Array).....	87
Figure 4.18	[Add Watch] Dialog Box.....	88
Figure 4.19	[Watch Window] Window (Displaying the Variable)	88
Figure 4.20	[Watch Window] Window (Displaying Array Elements).....	89
Figure 4.21	[Source] Window (Step Execution).....	90
Figure 4.22	[Source] Window (Step In).....	91
Figure 4.23	[Source] Window (Step Out).....	92
Figure 4.24	[Watch Window] Window (Array a Sorted in Ascending Order).....	93
Figure 4.25	[Source] Window (Step Out -> Step In)	93
Figure 4.26	[Watch Window] Window (Variable max Modified)	94
Figure 4.27	[Source] Window (Before Step Over Execution)	95
Figure 4.28	[Source] Window (Step Over).....	96
Figure 4.29	[Watch Window] Window (Array a Sorted in Descending Order)	96
Figure 4.30	[Locals] Window	97
Figure 4.31	[Locals] Window (Showing Elements of Array a)	98
Figure 5.1	[Configuration] Dialog Box.....	104
Figure 5.2	[Configuration] Dialog Box ([General] Page)	106
Figure 5.3	[Configuration] Dialog Box ([Execution Mode1] Page)	108
Figure 5.4	[Configuration] Dialog Box ([Execution Mode2] Page)	110
Figure 5.5	[Configuration] Dialog Box ([Loading flash memory] Page).....	112
Figure 5.6	[Configuration] Dialog Box ([CPU Operating Mode] Page).....	116
Figure 5.7	[CPU Operating Mode] Dialog Box ([MD Pin] Page)	118

Figure 5.8	[CPU Operating Mode] Dialog Box ([Memory Type] Page)	120
Figure 5.9	[CPU Operating Mode] Dialog Box [Multiplexed Pin] Page	123
Figure 5.10	[CPU Operating Mode] Dialog Box ([H-UDI (JTAG) Clock] Page)	124
Figure 5.11	Timing for Trigger Signal Output	127
Figure 5.12	[Breakpoints] Window	132
Figure 5.13	Example of a Software Break Instruction	134
Figure 5.14	[Point] Page ([Break] Dialog Box)	135
Figure 5.15	[Break Point] Dialog Box ([Address] Page)	136
Figure 5.16	Example of a Software Sequential Break	139
Figure 5.17	Example of a Software Sequential Break (Reset Point Specification)	140
Figure 5.18	[Break] Dialog Box ([Sequence] Page)	141
Figure 5.19	[Break Sequence] Dialog Box	142
Figure 5.20	Example of a Hardware Break with a Satisfaction-Count Condition Specified	145
Figure 5.21	Example of a Hardware Break with Delay Condition Specified	145
Figure 5.22	[Break] Dialog Box ([Condition A] Page)	147
Figure 5.23	[Break Condition A7] Dialog Box ([Address] Page)	149
Figure 5.24	[Break Condition A7] Dialog Box ([Data] Page)	150
Figure 5.25	[Break Condition A7] Dialog Box ([Bus State] Page)	151
Figure 5.26	[Break Condition A7] Dialog Box ([Probe] Page)	152
Figure 5.27	[Break Condition A7] Dialog Box ([Interrupt] Page)	153
Figure 5.28	[Break Condition A7] Dialog Box ([Count] Page)	154
Figure 5.29	[Break Condition A7] Dialog Box ([Delay] Page)	155
Figure 5.30	[Condition] Dialog Box ([History] Page)	157
Figure 5.31	[Condition] Dialog Box ([Entry List] Page)	158
Figure 5.32	[Configuration] Dialog Box (Hardware Sequential Break)	160
Figure 5.33	[Break] Dialog Box (after Hardware Sequential Break Setting)	161
Figure 5.34	[Condition] Dialog Box ([History] Page)	162
Figure 5.35	[Condition] Dialog Box ([Entry List] Page)	164
Figure 5.36	Example: Display of the Status of a Hardware Sequential Break Condition	165
Figure 5.37	[Break] Dialog Box ([Condition U] Page)	168
Figure 5.38	[Break Condition U1] Dialog Box ([Address] Page)	169
Figure 5.39	[Break Condition U1] Dialog Box ([Data] Page)	171
Figure 5.40	[Break Condition U1] Dialog Box ([Bus State] Page)	172
Figure 5.41	[Break Condition U1] Dialog Box ([ASID] Page)	173
Figure 5.42	[Break Condition U5] Dialog Box	174
Figure 5.43	[Break Condition U6] Dialog Box	174
Figure 5.44	[Configuration] Dialog Box (Internal Sequential Break)	176
Figure 5.45	[Trace Acquisition] Dialog Box ([Trace Mode] Page)	177
Figure 5.46	[Configuration] Dialog Box ([General] Page)	178
Figure 5.47	Trace Acquisition in Free Trace Mode	180

Figure 5.48	Trace Acquisition in Trace-Stop Mode	181
Figure 5.49	[Trace Acquisition] Dialog Box ([Condition A] Page).....	183
Figure 5.50	[Trace Condition A1] Dialog Box ([General] Page)	184
Figure 5.51	[Configuration] Dialog Box ([Execution Mode2] Page)	187
Figure 5.52	[Trace Acquisition] Dialog Box ([Trace Mode] Page).....	188
Figure 5.53	Example of Range Trace Mode	189
Figure 5.54	[Configuration] Dialog Box ([General] Page)	192
Figure 5.55	[Trace Mode] Page ([Bus Trace] Group Box).....	193
Figure 5.56	Bus Trace for Normal SRAM.....	194
Figure 5.57	Bus Trace for SDRAM.....	195
Figure 5.58	[Trace Acquisition] Page ([AUD/Internal Mode] Page).....	197
Figure 5.59	[Trace Acquisition] Dialog Box ([AUD/Internal Mode] Page).....	200
Figure 5.60	[Trace Filter] Dialog Box ([General] Page).....	202
Figure 5.61	[Trace] Window (External Bus Trace Display).....	203
Figure 5.62	[Trace] Window (AUD Trace Display).....	205
Figure 5.63	[Trace] Window (Display of Both External Bus and AUD Trace Information).....	207
Figure 5.64	[Trace] Window (MPU Internal Trace Display).....	207
Figure 5.65	[Trace Filter] Dialog Box ([General] Page).....	209
Figure 5.66	[Trace Filter] Dialog Box ([Time] Page).....	213
Figure 5.67	[Trace Filter] Dialog Box ([AUD/Internal] Page)	214
Figure 5.68	[Trace Find] Dialog Box ([General] Page).....	215
Figure 5.69	Display of Execution Time in the [System Status] Window.....	216
Figure 5.70	[Performance Analysis] Window.....	219
Figure 5.71	Example of Subroutine Time Measurement Mode 1	221
Figure 5.72	Example of Subroutine Time Measurement Mode 2	222
Figure 5.73	Example of Subroutine Time Measurement Mode 3	223
Figure 5.74	[Performance Analysis] Dialog Box.....	225
Figure 5.75	[Performance 1] Dialog Box ([General] Page)	227
Figure 5.76	[Performance 1] Dialog Box ([Address] Page).....	228
Figure 5.77	[Performance 1] Dialog Box ([Address] Page).....	229
Figure 5.78	[Performance 1] Dialog Box ([Time Out] Page)	231
Figure 5.79	[Performance 1] Dialog Box ([Count] Page).....	232
Figure 5.80	[Input Function Range] Dialog Box	233
Figure 5.81	[Performance Analysis] Window (Measurement of Executed Addresses)	234
Figure 5.82	[Performance Analysis] Window (Run Time and Execution Count).....	235
Figure 5.83	[Performance Analysis] Window (Execution Time Ratios).....	236
Figure 5.84	[Profile-List] Window (after User Program Execution)	243
Figure 5.85	[Select Data] Dialog Box.....	243
Figure 5.86	[Profile-Tree] Window (after User Program Execution)	244
Figure 5.87	[Profile-Chart] Window (after User Program Execution).....	245

Figure 5.88	[System Status] Window	249
Figure 5.89	Pulse Output Timing.....	253
Figure 5.90	[Memory Mapping] Dialog Box	254
Figure 5.91	[Edit Memory Mapping] Dialog Box	255
Figure 5.92	Address Translation According to VP_MAP Tables.....	257
Figure 5.93	[Stack Trace] Window.....	261
Figure 5.94	[Stack Trace Setting] Dialog Box.....	262
Figure 5.95	[AUM] Window	263
Figure 5.96	[AUM – Target Details] Dialog Box	265
Figure 5.97	[Auto-update Memory -Edit-] Dialog Box	266
Figure 6.1	Address Translation.....	347
Figure A.1	Basic Bus Cycle.....	356
Figure A.2	User System Interface Circuits.....	357
Figure A.3	Basic Bus Cycle.....	364
Figure A.4	User System Interface Circuits.....	365
Figure B.1	Recommended Dimensions for Mount Pad (Top View).....	372
Figure B.2	Restrictions on Parts Location	373
Figure B.3	Recommended Dimensions for Mount Pad (Top View).....	375
Figure B.4	Restrictions on Parts Location	376
Figure C.1	Installing the IC Socket.....	378
Figure C.2	Order of Tightening the Screws (Top View of the HS7750REBH81H/HS7751REBH81H Board).....	379
Figure C.3	Connecting the HS7750REBH81H/HS7751REBH81H Board to the User System..	380
Figure C.4	Connecting the Trace Cables to the Evaluation Chip Board	383
Figure C.5	Installing the MPU.....	385

Tables

Table 1.1	Environmental Conditions.....	5
Table 1.2	Operating Environment.....	6
Table 1.3	E8000S Station Components (HS8000EST12H).....	7
Table 1.4	Device Control Board Components	7
Table 1.5	Evaluation Chip Board Components for the SH7750R.....	8
Table 1.6	Evaluation Chip Board Components for the SH7751R.....	8
Table 1.7	Optional Component Specifications.....	9
Table 2.1	Contents of CD-R.....	17
Table 3.1	PC Interface Board Specifications	45
Table 3.2	Switch Settings for Memory Areas	47
Table 3.3	Contents of Emulator System Programs for the SH7750R.....	53
Table 3.4	Contents of Emulator System Programs for the SH7751R.....	53
Table 3.5	Types of Connection and Drivers.....	55
Table 3.6	[DIAGNOSTIC PROGRAM] Dialog Box	70
Table 4.1	Configuration of the Sample Program.....	73
Table 4.2	[CPU Operation Mode] Dialog Box Setting Example	75
Table 4.3	Step Command.....	90
Table 5.1	Emulator Functions	101
Table 5.2	Setting the Emulator's Operating Conditions.....	102
Table 5.3	[Configuration] Dialog Box	105
Table 5.4	[General] Page	106
Table 5.5	[Execution Mode1] Page.....	109
Table 5.6	[Execution Mode2] Page.....	111
Table 5.7	[Loading flash memory] Page	113
Table 5.8	Module Interface	114
Table 5.9	Sample Program Specifications	115
Table 5.10	[CPU Operating Mode] Page.....	116
Table 5.11	[CPU Operating Mode] Dialog Box	117
Table 5.12	[MD Pin] Page	119
Table 5.13	[Memory Type] Page	121
Table 5.14	[Multiplexed Pin] Page	123
Table 5.15	[H-UDI (JTAG) Clock] Page.....	124
Table 5.16	Settings in the [Configuration] Dialog Box.....	125
Table 5.17	Emulation Modes	126
Table 5.18	Restrictions on Emulation Modes	127
Table 5.19	Reasons for Termination.....	129
Table 5.20	Operating Status Display.....	130
Table 5.21	Step Execution	131

Table 5.22	Break Functions	133
Table 5.23	[Point] Page Options	135
Table 5.24	[Break Point] Dialog Box Options.....	137
Table 5.25	[Sequence] Page Options	141
Table 5.26	[Break Sequence] Page Options.....	143
Table 5.27	Hardware Break Conditions	144
Table 5.28	Specifiable Hardware Break Conditions	146
Table 5.29	[Condition A, B, C] Page Options	148
Table 5.30	[Break Condition A1 to A8, B1 to B8, C1 to C8] Dialog Box Pages	148
Table 5.31	[Address] Page Options	149
Table 5.32	[Data] Page Options	150
Table 5.33	[Bus State] Page Options	151
Table 5.34	[Probe] Page Options	152
Table 5.35	[Interrupt] Page Options.....	153
Table 5.36	[Count] Page Options.....	154
Table 5.37	[Delay] Page Options	155
Table 5.38	Pages of the [Condition] Dialog Box	156
Table 5.39	[History] Page Options.....	157
Table 5.40	[Entry List] Page Options.....	158
Table 5.41	[Condition A/B] Page Options (When a Sequential Break Has Been Specified). 161	
Table 5.42	[History] Page Options.....	163
Table 5.43	[Entry List] Page Options.....	164
Table 5.44	Internal Break Conditions	166
Table 5.45	Specifiable Internal Break Conditions	167
Table 5.46	[Condition U] Page Options.....	168
Table 5.47	[Break Condition U1 – U8] Dialog Box Pages	169
Table 5.48	[Address] Page Options	170
Table 5.49	[Data] Page Options	171
Table 5.50	[Bus State] Buttons	172
Table 5.51	[Read/Write] Buttons	172
Table 5.52	[ASID] Page Options	173
Table 5.53	[Break Condition U5, U6] Dialog Box Options.....	175
Table 5.54	Internal Sequential Break Modes (Break Condition U1 to U4)	175
Table 5.55	[Emulation mode] Options (Break Condition U1 to U4)	176
Table 5.56	Trace Acquisition Modes	180
Table 5.57	Trace Stop Conditions.....	181
Table 5.58	Specifiable Trace-Stop Conditions	182
Table 5.59	[Condition A, B, C] Page Options	184
Table 5.60	[Trace Condition A1 to A8, B1 to B8, C1 to C8] Dialog Box Pages.....	185
Table 5.61	Pages of the [Condition] Dialog Box Pages.....	186

Table 5.62	Range Trace Conditions.....	189
Table 5.63	Specifiable Range Trace Conditions.....	190
Table 5.64	[Trace Condition A1 to A8, B1 to B8, C1 to C8] Dialog Box Pages.....	191
Table 5.65	[Bus Trace] Group Box Options.....	193
Table 5.66	MPU Internal Trace Information.....	196
Table 5.67	MPU Internal Trace Acquisition Modes.....	197
Table 5.68	[Internal Trace] Group Box Options.....	198
Table 5.69	Internal Trace Information.....	199
Table 5.70	AUD Trace Acquisition Modes.....	199
Table 5.71	[AUD Trace] Group Box Options.....	201
Table 5.72	External Bus Trace Information Items and Display Format in [Trace] Window.....	204
Table 5.73	AUD Trace Information Items and Display Format in [Trace] Window.....	205
Table 5.74	MPU Internal Trace Information Items and Display Format in [Trace] Window.....	208
Table 5.75	Trace Search Functions.....	209
Table 5.76	[General] Page Options.....	210
Table 5.77	Trace Search Conditions and Pages in the [Trace Filter] Dialog Box.....	211
Table 5.78	[Time] Page Options.....	213
Table 5.79	[AUD/Internal] Page Options.....	214
Table 5.80	Measurement Modes.....	220
Table 5.81	Modes that are Available in the [Performance1 to 8] Dialog Boxes.....	223
Table 5.82	Pages of the [Performance 1 to 8] Dialog Box.....	226
Table 5.83	Options on the [General] Page.....	227
Table 5.84	Options on the [Address] Page (When [Subroutine time measurement mode 1, 2] is Selected).....	228
Table 5.85	Options on the [Address] Page (When [Subroutine time measurement mode 3] is Selected).....	230
Table 5.86	Options of the [Time Out] Page.....	231
Table 5.87	Options on the [Count] Page.....	232
Table 5.88	Menu Items for Displaying the Results.....	233
Table 5.89	Display Format of Results When [Address] is Selected.....	234
Table 5.90	Display Format of Results When [Count] is Selected.....	235
Table 5.91	Display Format of Results When [Graph] is Selected.....	236
Table 5.92	Items Measured by the MPU-Internal Performance Function.....	238
Table 5.93	Further Conditions for Incrementing Items.....	240
Table 5.94	Windows for Profile Data Measurement.....	242
Table 5.95	[Select Data] Dialog Box Options.....	244
Table 5.96	Start and Stop Conditions for Profile Data Measurement.....	245
Table 5.97	Restriction on Emulator Functions When Profiler Is Enabled.....	246

Table 5.98	[System Status] Window Configuration.....	250
Table 5.99	[Session] Sheet Configuration.....	250
Table 5.100	[Platform] Sheet Configuration.....	251
Table 5.101	[Memory] Sheet Configuration	252
Table 5.102	[Events] Sheet Configuration.....	252
Table 5.103	Configuration Items of the [Memory Mapping] Dialog Box.....	255
Table 5.104	Configuration Items of the [Edit Memory Mapping]/ [Add Memory Mapping] Dialog Box.....	256
Table 5.105	Settings for Memory Type Available in the [Setting] Combo Box	256
Table 5.106	Address Translation Tables.....	259
Table 5.107	Display Format in [Stack Trace] Window.....	261
Table 5.108	[Stack Trace] Window Pop-up Menu Options	262
Table 5.109	[Stack Trace Setting] Dialog Box Options.....	262
Table 5.110	Dialog Boxes for Setting Auto-Update Memory Items	263
Table 5.111	Address Mask Specification.....	270
Table 5.112	BP Column Display Item	271
Table 6.1	List of Commands	275
Table 7.1	Error Messages	349
Table 7.2	HDI Error Messages	351
Table A.1	Bus Timing when Using the Emulator (Bus Clock: 120 MHz)	355
Table A.2	Bus Timing when Using the Emulator (Bus Clock: 83.5 MHz)	363
Table D.1	Emulator State and Operation of Internal Modules.....	389
Table E.1	Pins Occupied Solely by the Emulator.....	392
Table E.2	Delay Time for Signals Connected via the Evaluation Chip Board	392
Table E.3	Initial Values of Registers in the SH7750R/SH7751R and the E8000S Emulator...	394
Table E.4	Relations between the Type of Step Function and Available Break Conditions	395

Section 1 Overview

Overview

This system is an efficient software and hardware development support tool for application systems using the HD6417750R or HD6417751R (hereafter referred to as SH7750R and SH7751R respectively) microcomputer developed by Hitachi, Ltd.

The SH7750R/SH7751R incorporates the cache memory, memory management unit (MMU), the timer required for system configuration, the realtime clock, the interrupt controller, the user break controller, the bus state controller, the internal DMAC (direct memory access controller), the serial communication interface (SCI), etc. as the peripheral function other than the high-speed CPU.

The E8000S emulator operates in place of the SH7750R/SH7751R and performs realtime emulation of the user system. The emulator also provides functions for efficient hardware and software debugging.

The E8000S emulator consists of an emulator (E8000S) station, a device control board for the SH7750R/SH7751R, an optional memory board, and an evaluation chip board. The evaluation chip board is connected to the user system via an IC socket (figure 1.1).

By installing a PC interface board (available for ISA bus, PCI bus, and PCMCIA bus) on your host computer, the HDI can be used for debugging. A LAN adapter allows the connection of the E8000S station to the host computer as a network. Connecting the LAN adapter also enables debugging using the HDI. For details on PC interface boards (available for ISA bus, PCI bus and PCMCIA bus specifications) and LAN adapter, refer to their description notes.




Figure 1.1 Emulator for the SH7750R/SH7751R (Connected via the IC Socket)

The E8000S emulator provides the following features:

1. Realtime emulation of the SH7750R/SH7751R
2. A wide selection of emulation commands, promoting efficient system development
3. On-line help functions to facilitate command usage without a manual
4. Efficient debugging enabled by variable break functions and a mass-storage trace memory (128 k-cycles)
5. Command execution during emulation, for example
 - Trace data display
 - Emulation memory display and modification
6. Performance analysis
Measurement of subroutine execution time and count for evaluating the execution efficiency of user programs
7. 4-Mbyte emulation memory for use as a substitute user-system memory installed as a standard item. This can be extended to 16 Mbytes by using a device control board to connect an optional memory board (12 Mbytes).
8. A LAN adapter for connecting the emulator to a host computer via a LAN interface (10BASE-T or 100BASE-TX), allowing loading of the SH7750R/SH7751R E8000S Hitachi Debugging Interface into the host computer. This enables graphic display operations in a multi-window environment, and source-level debugging.
9. A PC interface board (for the ISA bus, PCI bus, or PCMCIA bus) connected to the host computer through the PC interface cable, enabling high-speed downloading of user programs. The HDI can be loaded into the host computer to enable:
 - Graphic display operations in a multi-window environment
 - Source-level debugging

Note: Ethernet[®] is a registered trademark of Xerox Corporation (USA).

1.1 Notes on Usage

CAUTION

READ the following warnings before using the emulator product. Incorrect operation will damage the user system and the emulator product. The USER PROGRAM will be LOST.

1. Check all components with the component list after unpacking the emulator.
2. Never place heavy objects on the casing.
3. Observe the following conditions in the area where the emulator is to be used:
 - Make sure that the internal cooling fans on the sides of the emulator must be at least 20 cm (8") away from walls or other equipment.
 - Keep out of direct sunlight or heat. Refer to section 1.2, Environmental Conditions.
 - Use in an environment with constant temperature and humidity.
 - Protect the emulator from dust.
 - Avoid subjecting the emulator to excessive vibration. Refer to section 1.2, Environmental Conditions.
4. Protect the emulator from excessive impacts and stresses.
5. Before using the emulator's power supply, check its specifications such as power voltage and frequency.
6. When moving the emulator, take care not to vibrate or otherwise damage it.
7. After connecting the cable, check that it is connected correctly. For details, refer to section 3, Preparation before Use.
8. Supply power to the emulator and connected parts after connecting all cables. Cables must not be connected or removed while the power is on.
9. For details on differences between the SH7750R/SH7751R and the emulator, refer to appendix E, Differences between the Emulator and the SH7750R/SH7751R.

1.2 Environmental Conditions

CAUTION

Observe the conditions listed in table 1.1 when using the emulator. The following environmental conditions must be satisfied, otherwise the user system and the E8000S emulator will not operate normally. The USER PROGRAM will be LOST.

Table 1.1 Environmental Conditions

Item	Specifications
Temperature	Operating: +10 to +35°C Storage: -10 to +50°C
Humidity	Operating: 35 to 80% RH, no condensation Storage: 35 to 80% RH, no condensation
Vibration	Operating: 2.45 m/s ² max. Storage: 4.9 m/s ² max. Transportation: 14.7 m/s ² max.
AC input power	Voltage: 100 V to 240 V AC ±10% Frequency: 50/60 Hz Power consumption: 200 W
Ambient gases	There must be no corrosive gases present.

Details of the operating environment are listed in table 1.2.

Table 1.2 Operating Environment

Item	Operating Environment
Host computer	IBM PCs and compatible machines that contain Pentium® processors (300 MHz or faster is recommended)
Operating system	Windows® 98, Windows® Me, WindowsNT® 4.0, or Windows® 2000
Minimum memory capacity for operation	64 Mbytes (more than twice the size of the load module is recommended)
Display	Resolution better than 800 × 600 (SVGA) is recommended
Empty space in a hard disk	Disk capacity required for installation: 40 Mbytes or more Take the swap area into account when ensuring that there is enough space on your system (more than four times the size of the memory is recommended).
Supported interfaces	ISA bus slot (does not support Windows® Me and WindowsNT® 2000), PCI bus slot, PC card (PCMCIA), and LAN adapter (conforming to IEEE802.3, with 10BASE-T or 100BASE-TX)
Pointing device such as a mouse	A pointing device such as a mouse, which can be connected to the host computer and is supported by the corresponding operating system.
CD-ROM drive	Required for installing software

1.3 Components

The emulator consists of the E8000S station, device control board, and evaluation chip board. Check all components after unpacking. If any component is missing, contact the sales agency from which the emulator was purchased.

1.3.1 E8000S Emulator Station

Table 1.3 lists the E8000S station components.

Table 1.3 E8000S Station Components (HS8000EST12H)

Classification	Item	Quantity	Remarks
Hardware	E8000S station	1	
	Trace cable	1	CN1, CN2, CN3, with 4 cores
	AC power cable	1	
	Fuse	1	3 A, spare
Manual	HS8000EST12H description notes	1	HS8000EST12HJ HS8000EST12HE

1.3.2 Device Control Board and Evaluation Chip Board for the SH7750R/SH7751R

Tables 1.4, 1.5, and 1.6 list the device control board and evaluation chip board components.

Table 1.4 Device Control Board Components

Classification	SH7750R/SH7751R Item	Quantity	Remarks
Hardware	Device control board	1	One board, to be installed in the emulator
	External probe	1	Probe input: 4 Run/break state output: 1 Trigger output: 1 GND: 2
Manual	HS7750EDD81H description notes	1	HS7750EDD81HE

Table 1.5 Evaluation Chip Board Components for the SH7750R

Classification	Item	Quantity	Remarks
Hardware	Evaluation chip board	1	One board, QFP208 (FP-208G)
Software	SH7750R E8000S emulator	1	CD-R HS7750REBH81SR
Additional documents	SH7750R E8000S Emulator Notes on Usage	1	HS7750REBH81HE-P(*)

Note: (*) indicates a manual revision.

Table 1.6 Evaluation Chip Board Components for the SH7751R

Classification	Item	Quantity	Remarks
Hardware	Evaluation chip board	1	One board, QFP256 (FP-256G)
Software	SH7750R E8000S emulator	1	CD-R HS7750REBH81SR
Additional documents	SH7750R E8000S Emulator Notes on Usage	1	HS7750REBH81HE-P(*)

Note: (*) indicates a manual revision.

1.3.3 Options

In addition to the E8000S station, the options listed in table 1.7 are also available. Refer to each option manual for details on these optional components.

Table 1.7 Optional Component Specifications

Item	Model Name	Specifications
Optional memory board	HS8000EMS01H	Single board (12 Mbytes) For installation on the device control board
PC interface board	HS6000EII01H	ISA bus
PCI interface board	HS6000EIC01H HS6000EIC02H	PCI bus
PC interface card	HS6000EIP01H	PCMCIA bus
LAN adapter	HS6000ELN01H	<ul style="list-style-type: none">• TCP/IP communications protocol• 10BASE-T• 100BASE-Tx

Section 2 Components

2.1 Emulator Hardware Components

The E8000S emulator consists of an E8000S station, an SH7750R/SH7751R device control board, an optional memory board, and an SH7750R/SH7751R evaluation chip board, as shown in figure 2.1. By installing a PC interface board (ISA-bus, PCI-bus, and PCMCIA-bus connectors are available) on your host computer, the HDI can be used for debugging. A LAN adapter can be connected to the E8000S emulator as the network, enabling debugging by the HDI. For details on the PC interface board (option; ISA bus, PCI bus, or PCMCIA bus specifications) and the LAN adapter, refer to the description notes on each product.




Figure 2.1 Emulator Hardware Components

2.1.1 E8000S Station Components

The names of the components on the front/rear panel of the E8000S station are listed below.

Front Panel:




Figure 2.2 E8000S Station: Front Panel

- (a) POWER lamp: Is lit up while the E8000S station is supplied with power.
- (b) RUN lamp: Is lit up while the user program is running.

Rear Panel:




Figure 2.3 E8000S Station: Rear Panel

- (A) Optional board slot: For installing the optional board (expansion slot).
- (B) Control board slot: For installing the control board.
- (C) Trace board slot: For installing the trace board.
- (D) Device control board slot: For installing the device control board (depends on the target device).
- (a) Power switch: Turning this switch to I (input) supplies power to the emulator (E8000S station and evaluation chip board).
- (b) Fuse box: Contains an AC 100-V to 240-V power supply fuse (250 V, 3A).
- (c) AC power connector: For an AC 100-V to 240-V power supply.
- (d) PC interface cable connector: For the PC interface cable that connects the host computer to the E8000S station. A PC interface board (ISA bus, PCI bus, or PCMCIA bus) or LAN adapter can be connected. Marked PCIF.
- (e) Host interface switches: For selecting the host interface. Do not change the settings. Marked SW1.
- (f) Station to evaluation chip board interface connector CN1: For trace cable 1 that connects the E8000S station to the evaluation chip board.
- (g) Station to evaluation chip board interface connector CN2: For trace cable 2 that connects the E8000S station to the evaluation chip board.
- (h) Trace cable mis-insertion inhibiting seal (CN1): Prevents a trace cable from being inserted into the wrong place.
- (i) Trace cable mis-insertion inhibiting seal (CN2): Prevents a trace cable from being inserted into the wrong place.

2.1.2 Device Control Board Components

The names of the components on the device control board (HS7750EDD81H) of the E8000S station are listed below.




Figure 2.4 Device Control Board

- | | | |
|-----|---|--|
| (A) | Device control board slot: | For installing the device control board (depends on the target device). |
| (a) | External probe connector CN4: | For connecting the E8000S station to the external probe. |
| (b) | Station to evaluation chip board interface connector CN3: | For trace cable 3 that connects the E8000S station to the evaluation chip board. |

- (c) Power supply cable CN7: For supplying power to the evaluation chip board.

2.1.3 Evaluation Chip Board Configuration

The names of the components on the evaluation chip board (HS7750REBH81H or HS7751REBH81H) of the E8000S emulator are listed below.




Figure 2.5 Evaluation Chip Board (HS7750REBH81H/HS7751REBH81H)

- | | |
|---|---|
| (a) Station to evaluation chip board interface connector CN1: | For trace cable 1 that connects the E8000S station to the evaluation chip board. |
| (b) Station to evaluation chip board interface connector CN2: | For trace cable 2 that connects the E8000S station to the evaluation chip board. |
| (c) Station to evaluation chip board interface connector CN3: | For trace cable 3 that connects the E8000S station to the evaluation chip board. |
| (d) Crystal oscillator terminals: | For installing a crystal oscillator to be used as an external clock source for the MPU. |
| (e) User system connector: | For connecting the user system. |
| (f) HS7750REBH81H or HS7751REBH81H: | SH7750R or SH7751R is incorporated. The IC socket to connect to the user system is installed. |
| (g) Power supply connector CN7: | For the power supply cable that connects the device control board to the evaluation chip board. |

2.2 Configuration of the Provided CD-R

The provided CD-R contains software for the SH7750R/SH7751R E8000S emulator and user's manuals. Table 2.1 shows the configuration of the CD-R.

Table 2.1 Contents of CD-R

Directory Name	File Name	Contents	Note
	setup.exe	Installer	
System\7750r	E8000.sys ^[*]	System program for the SH7750R E8000S emulator	
System\7750r	Shcnf50r.sys ^[*]	Configuration file for the SH7750R E8000S emulator	
System\7750r	Shdct4r.sys ^[*]	Control program for the SH7750R E8000S emulator	
System\7750r	diag.sys ^[*]	Diagnostic and maintenance program for the SH7750R	
System\7751r	E8000.sys ^[*]	System program for the SH7751R E8000S emulator	
System\7751r	Shcnf51r.sys ^[*]	Configuration file for the SH7751R E8000S emulator	
System\7751r	Shdct4r.sys ^[*]	Control program for the SH7751R E8000S emulator	
System\7751r	diag.sys ^[*]	Diagnostic and maintenance program for the SH7751R	
Drivers\Pci\95	pcihei.inf	Setup information (PCI)	For Windows [®] 98 and Windows [®] Me
Drivers\Pci\95	pcihei.vxd	Virtual driver (PCI)	For Windows [®] 98 and Windows [®] Me

Table 2.1 Contents of CD-R (cont)

Directory Name	File Name	Contents	Notes
Drivers\Pci\Nt	pcihei.sys	System file (PCI)	For WindowsNT® 4.0
Drivers\Pci\2000	pcihei.sys	System file (PCI)	For Windows® 2000
Drivers\Pci\2000	pcihei2k.inf	Setup information (PCI)	For Windows® 2000
Drivers\Iisa\Nt	emulator.sys	System file (ISA)	For WindowsNT® 4.0
Drivers\Pcmcia\95	ulepcc.inf	Setup information (PCMCIA)	For Windows® 98 and Windows® Me
Drivers\Pcmcia\95	ulepcc.vxd	Virtual driver (PCMCIA)	For Windows® 98 and Windows® Me
Drivers\Pcmcia\nt	ulepccnt.sys	System file (PCMCIA)	For WindowsNT® 4.0
Drivers\Pcmcia\2000	ulepcc2k.sys	System file (PCMCIA)	For Windows® 2000
Drivers\Pcmcia\2000	ulepcc2k.inf	Setup information (PCMCIA)	For Windows® 2000
Manuals\Japanese	HS6400DIIW5SJ.pdf ^[*2]	Hitachi Debugging Interface user's manual	PDF documents in Japanese ^[*5]
Manuals\Japanese	HS7750REBH81HJ.pdf ^[*2]	SH7750R/SH7751R E8000S emulator user's manual	PDF documents in Japanese ^[*5]
Manuals\Japanese	HS7750RTM81HJ(*).pdf ^[*2]	Descriptive notes on the diagnostic program for the SH7750R/SH7751R E8000S emulator	PDF documents in Japanese ^[*5]
Manuals\English	HS6400DIIW5SE.pdf ^[*4]	Hitachi Debugging Interface user's manual	PDF documents in English ^[*5]
Manuals\English	HS7750REBH81HE.pdf ^[*4]	SH7750R/SH7751R E8000S emulator user's manual	PDF documents in English ^[*5]

Table 2.1 Contents of CD-R (cont)

Directory Name	File Name	Contents	Notes
Manuals\English	HS7750RTM81HE(*) ^[3] pdf ^[4]	Descriptive notes on the diagnostic program for the SH7750R/SH7751R E8000S emulator	PDF documents in English ^[5]
Pdf_read\Japanese	Ar500jpn.exe	Acrobat [®] Reader [™] 5.0 installer	Japanese version
Pdf_read\English	Ar500enu.exe	Acrobat [®] Reader [™] 5.0 installer	English version

- Notes: 1. Installed on your host computer by the installer.
2. This is the Japanese version of the manual. It cannot be installed by the English-language version of the installer.
3. (*) indicates a manual revision.
4. This is the English version of the manual. It cannot be installed by the Japanese-language version of the installer.
5. Use the Acrobat[®] Reader[™] to see PDF documents.

2.3 System Configuration

The E8000S emulator must be connected to a host computer (via the selected PC interface board).

2.3.1 System Configuration Using a PC Interface Board

The E8000S emulator can be connected to a host computer via a PC interface board (options; ISA bus, PCI bus, or PCMCIA bus). Install the PC interface board to the expansion slot for the PC interface board in the host computer, and connect the interface cable supplied with the PC interface board to the E8000S emulator. A LAN adapter can be used to connect the E8000S emulator to a host computer as a network. For information on using the PC interface for ISA bus, PCI bus, or PCMCIA bus specification board or LAN adapter, refer to their description notes.

Figure 2.6 shows the configuration of a system in which the PC interface board is used. Figure 2.7 shows the configuration of a system in which the LAN adapter is used.




Figure 2.6 System Configuration Using a PC Interface Board




Figure 2.7 System Configuration Using a LAN Adapter

Section 3 Preparation before Use

3.1 Description of Emulator Usage

This section describes preparations for using the emulator. Figure 3.1 is a flowchart on preparation before the usage of the emulator.

CAUTION

Read this section and understand it before preparation. Incorrect operation will damage the user system and the emulator. The USER PROGRAM will be LOST.




Figure 3.1 Emulator Preparation Flow Chart

3.2 Installing the Acrobat® Reader™

Acrobat® Reader™ 5.0 is required to view the online manual. Acrobat® Reader™ is provided on the CD-R of this product. The installation of Acrobat® Reader™ is described below. If you have already installed Acrobat® Reader™, do not carry out this procedure.

Install the CD-R of this product in the CD-ROM drive.

Click [Run...] from the [Start] menu.

Specify Ar500enu.exe in Pdf_Read\English directory in the [Run] dialog box then click [OK] button.

Install according to the instructions displayed in the screen.

3.3 Emulator Connection

The following description is given on emulator connection.

3.3.1 Connecting the Device Control Board

At shipment, the device control board is packed separately from the E8000S station. Connect the device control board to the E8000S station according to the following procedure. Also, use the following procedure to connect them after removing the device control board from the E8000S station to change the device control board.

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000S station's front panel is not lit.
2. Remove the AC power cable of the E8000S station from the outlet (if the cable is connected to the outlet).
3. Remove the back panel from the E8000S station. For the slot to which the device control board is to be connected, DCONT is marked.

4. When using the optional memory board, connect the optional memory board to the device control board as shown in figure 3.2. Then connect the device control board to the E8000S station. Confirm pin 1 of CN4 and CN5 on the device control board and align pin 1 with the optional memory board.




Figure 3.2 Connecting the Memory Board

5. Connect the device control board to the E8000S station. When connecting the board, prevent the upper or lower side of the board from lifting off the connector. Alternately tighten the screws on both sides of the board.

 **WARNING**

When the power supply cable is pinched between the device control board and the casing of the E8000S station, the user system and the emulator will be damaged. The USER PROGRAM will be LOST.

E8000S station rear panel




Figure 3.3 Connecting the Device Control Board

3.3.2 Connecting the Evaluation Chip Board

At shipment, the evaluation chip board is packed separately from the E8000S station. Use the following procedure to connect the evaluation chip board to the E8000S station, or to disconnect them when moving the emulator:




WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000S station's front panel is not lit.
2. Remove the AC power cable of the E8000S station from the outlet (if the cable is connected to the outlet).

WARNING

When connecting the cable, ensure that the upper or lower side of the cable does not lift off the connector. Alternately tighten the screws on both sides of the cable while gradually pushing the cable toward the connector. Failure to do so will result in a FIRE HAZARD, damage the user system and emulator, and will result in PERSONAL INJURY. The USER PROGRAM will be LOST.



3. Connect the trace cables into the station to evaluation chip board interface connectors (CN1, CN2, and CN3) on the E8000S station's rear panel. Confirm that the shape of the trace-cable plug matches that of the station to evaluation chip board interface connector before connecting. Also note which trace cable is connected to which E8000S-station connector so that the other end of the trace cable is connected to the matching connector number on the evaluation chip board. After the connection is completed, alternately tighten the screws on both sides of the trace cable to prevent the upper or lower side of the trace cable from lifting off the connector. Figure 3.4 shows how to correctly connect the trace cables to the E8000S station connectors.




Figure 3.4 Connecting Trace Cables to the E8000S station

WARNING

At shipment, the trace cable screws are colored to prevent an insertion error (CN1: red, CN2: yellow, CN3: blue). If the connector is connected incorrectly, the connector may be damaged.

WARNING

Make sure the connector shapes and numbers are correctly matched when connecting trace cables to the station to evaluation chip interface connectors. Failure to do so will damage the emulator.

4. Connect the trace cables to the station to evaluation chip board interface connectors CN1, CN2, and CN3 on the evaluation chip board. Confirm that each trace cable connected to a connector on the E8000S station is also connected to its corresponding station to evaluation chip board interface connector on the evaluation chip board. Connect the cables using the same method as in step 3. Figure 3.5 shows how to connect the trace cables to the evaluation chip board interface connectors.




Figure 3.5 Connecting Trace Cables to the Evaluation Chip Board

Note: For the connection between the evaluation chip board and the user system, refer to appendix C, Connecting the Emulator to the User System.

3.3.3 Connecting the External Probe

CAUTION

Check the external probe direction and connect the external probe to the emulator station correctly. Incorrect connection will damage the probe or connector.

When an external probe is connected to the emulator probe connector on the emulator station's rear panel, it enables external signal tracing and multibreak detection. Figure 3.6 shows the external probe connector.





Figure 3.6 External Probe Connector

3.3.4 Selecting the Clock

This emulator supports three types of clock for the MPU: a crystal oscillator attached on the evaluation chip board, external clock input from the user system, and the emulator internal clock. The clock is specified with the [Configuration] dialog box or the CLOCK command.

Note, however, when the user system power is turned on while the clock operating mode 7 (CKIO input) is specified by the emulator, the input clock from the MPU is the clock input from the CKIO pin. The clock cannot be switched with the CLOCK command.



Crystal Oscillator: A crystal oscillator is not supplied with the emulator. Use one that has the same frequency as that of the user system. When using a crystal oscillator as the MPU clock source, the frequency must be from 10 to 20 MHz.

CAUTION

Always switch OFF the emulator and user system before connecting or disconnecting the CRYSTAL OSCILLATOR. The USER PROGRAM will be LOST.

Use the following procedure to install the crystal oscillator:

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000S station's front panel is not lit.
2. Attach the crystal oscillator into the terminals on the evaluation chip board (figure 3.7).
3. Turn on the user system power and then the emulator power. Then crystal oscillator will be automatically set and setup. This function will allow the execution of the user program at the operating frequency of the user system even when the user system is not connected to the emulator.




Figure 3.7 Installing the Crystal Oscillator

External Clock: Use the following procedure to select the external clock.

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000S station's front panel is not lit.
2. Connect the evaluation chip board to the user system and supply a clock through the EXTAL pin from the user system.
3. Turn on the user system power and then the emulator power. U (the external clock) will then be automatically specified by a CLOCK command.

Emulator Internal Clock: Issue a CLOCK command to select the emulator's internal clock.

Reference:

When the emulator system program is initiated, the emulator automatically selects the MPU clock source according to the following priority:

1. External clock when supplied from the user system
2. Crystal oscillator when attached to the evaluation chip board
3. Emulator internal clock (20 MHz)

CAUTION

Separate the frame ground from the signal ground at the user system. When the frame ground is connected to the signal ground and the emulator is then connected to the user system, the emulator may malfunction.

The emulator's signal ground is connected to the user system's signal ground via the evaluation chip board. In the E8000S station, the signal ground and frame ground are connected (figure 3.8). At the user system, connect the frame ground only; do not connect the signal ground to the frame ground.

If it is difficult to separate the signal ground from the frame ground, insert the user system power cable and the emulator's power cable into the same outlet (figure 3.9) so that the ground lines of the cables are maintained at the same ground potential.




Figure 3.8 Connecting the System Ground

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

The user system must be connected to an appropriate ground so as to minimize noise and the adverse effects of ground loops. When connecting the evaluation chip board and the user system, confirm that the ground pins of the evaluation chip board are firmly connected to the user system's ground.




Figure 3.9 Connecting the Frame Ground

3.3.6 System Connection

The host interface consists of 8 switches, as shown in figure 3.10. The switch state becomes on when the switches are pushed to the left, and the state becomes off when the switches are pushed to the right. To change the console interface settings, turn switches S1 to S6 off and switches S7 and S8 on in the console interface switch SW1.




Figure 3.10 Console Interface Switches

CAUTION

Do not change the settings of the console interface switch SW1.

3.4 Setting Up with Windows® Operating Systems

The following describes the setup procedure for Windows® operating systems.

Since hardware is set up during installation, the installation procedure may differ according to the operating system and interface used (ISA, PCI, PCMCIA, or LAN). Proceed with installation according to the procedures for the environment in use.

To connect the host computer to the emulator, either a PCI interface board (HS6000EIC01H and HS6000EIC02H), PC interface card (HS6000EIP01H), PC interface board (HS6000EII01H), or a LAN adapter (HS6000ELN01H) can be selected.

For details on the connection of the PC interface board (ISA specifications), refer to section 3.4.4, PC Interface Board Specifications (ISA Bus Specifications) or the user's manual. For details on other connections, refer to the related user's manual.

To install the provided software, insert the CD-R in the CD-ROM drive. The installation wizard will start up. If there are any applications running, exit from them before installing the software.

Proceed with installation by following the instructions displayed by the installation wizard.

3.4.1 Setting Up the PC Interface Board on Windows® 98 or Windows® Me

When Using the PCI Interface Board:

- Install the provided software (select [PCI Card Driver] when asked to select a component).
- Exit the operating system, shut down the host computer, and turn off the power switch.
- Install the PCI interface board into the host computer.
- Turn on the host computer. The installed hardware will be detected and driver installation will start automatically.
- When asked to select how to install the driver, select [Search for the best driver for your device (Recommended)], then select [Specify a location] for how to locate the driver.
- Enter <drive>:\DRIVERS\PCI\95 for the search location, where <drive> is the drive letter for the CD-ROM drive.
- Check that PCIHEI Rev 1 has been found and complete the driver installation.

When Using the PC Interface Card:

- Install the provided software (select [PC Card Driver (PCMCIA)] when asked to select a component).
- Install the PCI interface board into the host computer.
- The installed hardware will be detected, and driver installation will start automatically.
- When asked to select how to install the driver, select [Search for the best driver for your device (Recommended)], then select [Specify a location] for how to locate the driver.
- Specify <drive>:\DRIVERS\PCMCIA\95 for the search location, where <drive> is the drive letter for the CD-ROM drive.
- Check that E6000 PC Card has been found and complete the driver installation.

When Using the PC Interface Board:

- Refer to section 3.4.4, PC Interface Board Specifications (ISA Bus Specifications) and set the operating system environment and install the ISA bus interface board.
- Install the provided software (select [ISA Driver] when asked to select a component).

Note: An ISA driver to run under Windows® Me is not available.

When Using the LAN Adapter:

- Install the provided software (select [E8000 LAN Driver] when asked to select a component).
- Connect the LAN adapter to the target network and turn the LAN adapter on.
- Select [SH7750R E8000S Emulator Software]-[Tools]-[LAN Adapter Configuration] from [Start]-[Programs] and start the LAN Adapter Configuration.
- Set the LAN adapter by LAN Adapter Configuration.
- Turn the LAN adapter off and connect the LAN adapter to the target network and turn the LAN adapter on. (LAN adapter must be turned off even when the network is not changed.)

Note: When using a LAN adapter that has already been set, it is unnecessary to set it again. Use LAN Adapter Configuration to define only the host computer. For details on the usage of the LAN Adapter Configuration, refer to the online help of the LAN Adapter Configuration.

3.4.2 Setting Up the PC Interface Board on Windows NT® 4.0

When Using the PCI Interface Board:

- Exit from the operating system, shut down the host computer, and turn off the power switch.
- Install the PCI interface board into the host computer.
- Turn on the host computer. Log-on as Administrator.
- Install the provided software (select [PCI Card Driver] when asked to select a component).
- Restart the host computer.

When Using the PC Interface Card:

- Exit from the operating system, shut down the host computer, and turn off the power switch.
- Install the PC interface card into the host computer.
- Turn on the host computer. Log-on as Administrator.
- Install the provided software (select [PC Card Driver (PCMCIA)] when asked to select a component). During installation, the host computer will ask which resources should be used by the PC interface card. Before installation, check the IRQ, I/O ports, and memory used by other devices. To check these resource settings, open the resource panel by selecting [Windows NT diagnostics program] from [Administrative tools] in [Programs] from the Start menu. Then determine the resource settings for the PC interface card so that they do not conflict with other device settings. (The PC interface card requires one channel of IRQ, H'F bytes of I/O port, and H'4000 bytes of memory.)
- Restart the host computer.

Note: The drivers selected in [Drivers] are all started when the host computer is started. Accordingly, if the host computer is started without a card or if an incorrect driver is installed, the corresponding driver cannot be started and the service control manager will notify an error, but operation can be continued without problems.

When Using the PC Interface Board:

- Refer to section 3.4.4, PC Interface Board Specifications (ISA Bus Specifications and set the operating system environment and install the PC interface board.
- Log-on as Administrator.
- Install the provided software (select [ISA Driver] when asked to select a component).
- Restart the host computer.

When Using the LAN Adapter:

- Log-on as Administrator.
- Install the provided software (select [E8000 LAN Driver] when asked to select a component).
- Connect the LAN adapter to the target network and turn the LAN adapter on.
- Select [SH7750R E8000S Emulator Software]-[Tools]-[LAN Adapter Configuration] from [Start]-[Programs] and start the LAN Adapter Configuration.
- Set the LAN adapter by LAN Adapter Configuration.
- Turn the LAN adapter off and connect the LAN adapter to the target network and turn the LAN adapter on. (LAN adapter must be turned off even when the network is not changed.)
- Restart the host computer.

Note: When using a LAN adapter that has already been set, it is unnecessary to set it again. Use LAN Adapter Configuration to define only the host computer. For details on the usage of the LAN Adapter Configuration, refer to the online help of the LAN Adapter Configuration.

3.4.3 Setting up the PC Interface Board under Windows® 2000

About Support for the PC Interface Board:

This board is not supported by Windows® 2000.

When Using the PCI Interface Board:

- Log-on as Administrator.
- Install the provided software (select [PCI Card Driver] when asked to select a component).
- Exit from the operating system, shut down the host computer, and turn off the power switch.
- Install the PCI interface board into the host computer.
- Turn on the host computer. Log-on as Administrator. The installed hardware will be detected, and driver installation will be started automatically.
- When asked to select how to install the driver, select [Search for the best driver for my device (recommended)], then select [Specify a location] for how to locate the driver.
- Enter <drive>:\DRIVERS\PCI\2000 for the search location, where <drive> is the drive letter for the CD-ROM drive.
- Check that the [E6000 PCI Card] has been found, and complete the driver installation.

When Using the PC Interface Card:

- Log-on as Administrator.
- Install the provided software (select [PC Card Driver (PCMCIA)] when asked to select a component).
- Install the PC interface card into the host computer.
- The installed hardware will be detected by the host computer, and driver installation will be started automatically.
- When asked to select how to install the driver, select [Search for the best driver for my device (recommended)], then select [Specify a location] for how to locate the driver.
- Enter <drive>:\DRIVERS\PCMCIA\2000 for the search location, where <drive> is the drive letter for the CD-ROM drive.
- Check that the [E8000/E6000 PC Card] has been found, and complete the driver installation.

When Using the LAN Adapter:

- Log-on as Administrator.
- Install the provided software (select [E8000 LAN Driver] when asked to select a component).
- Connect the LAN adapter to the target network and turn the LAN adapter on.
- Select [SH7750R E8000S Emulator Software]-[Tools]-[LAN Adapter Configuration] from [Start]-[Programs] and start the LAN Adapter Configuration.
- Set the LAN adapter by LAN Adapter Configuration.
- Turn the LAN adapter off and connect the LAN adapter to the target network and turn the LAN adapter on. (LAN adapter must be turned off even when the network is not changed.)

Note: When using a LAN adapter that has already been set, it is unnecessary to set it again. Use LAN Adapter Configuration to define only the host computer. For details on the usage of the LAN Adapter Configuration, refer to the online help of the LAN Adapter Configuration.

3.4.4 PC Interface Board Specifications (ISA Bus Specifications)

PC Interface Board Specifications (ISA Bus Specifications): Table 3.1 lists the ISA-bus PC interface board specifications. For the PCI-bus and PCMCIA-bus interface boards, refer to their description notes.

Table 3.1 PC Interface Board Specifications

Item	Specifications
Available host computer	ISA-bus specifications PC, or compatible machine
System bus	ISA-bus specifications
Memory area	16 kbytes
Memory area setting	Can be set at every 16 kbytes in the range from H'C0000 to H'EFFFF with a switch.

Switch Settings of the PC Interface Board: Memory-Area Setting: The PC interface board uses a 16-kbyte memory area on the host computer. The memory area to be used must be allocated to the memory area on the host computer with a switch on the PC interface board. Any 16 kbytes in the range of H'C0000 to H'EFFFF can be allocated (figure 3.11). Addresses to be allocated must not overlap the memory addresses of other boards. An overlap will cause incorrect operation.




Figure 3.11 Allocatable Memory Area of PC Interface Board

Switch Setting: A rotary switch is installed on the PC interface board (figure 3.12). The switch is used to set the memory-area allocation. Table 3.2 lists the switch setting states. The switch setting at emulator shipment is No. 4 (memory area H'D0000 to H'D3FFF).




Figure 3.12 PC Interface Board Switch

Table 3.2 Switch Settings for Memory Areas

Switch Setting	Memory Area	Switch Setting	Memory Area
0	H'C0000 to H'C3FFF	8	H'E0000 to H'E3FFF
1	H'C4000 to H'C7FFF	9	H'E4000 to H'E7FFF
2	H'C8000 to H'CBFFF	A	H'E8000 to H'EBFFF
3	H'CC000 to H'CEFFF	B	H'EC000 to H'EF7FF
4 (setting at shipment)	H'D0000 to H'D3FFF	C	Not used
5	H'D4000 to H'D7FFF	D	Not used
6	H'D8000 to H'DBFFF	E	Not used
7	H'DC000 to H'DFFFF	F	Not used

Note: When C to F of the switch are set, memory areas cannot be allocated. Set one of 0 to B.

Installing the PC Interface Board:

WARNING

Always switch OFF the host computer and peripheral devices connected to the host computer before installing the PC interface board. Failure to do so will result in a FIRE HAZARD and will damage the host computer, interface board, and peripheral devices, or will result in PERSONAL INJURY.

Remove the cover of the host computer and install the PC interface board in the ISA-bus specification extension slot. Tighten the screw after confirming that the PC interface cable can be connected to the board.




Figure 3.13 Installing the PC Interface Board

Connecting the E8000S Station to the PC Interface Board:

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator, or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

Before using the emulator, connect the E8000S station to the PC interface board with the PC interface cable supplied, as shown in figure 3.14.




Figure 3.14 Connecting the E8000S Station to the PC Interface Board

Setting Up the PC Interface Board on Windows® 98: Description on setting PC interface board (HS6000EII01H) is given below.

- Start Windows® 98.
- Click the [My Computer] icon with the right mouse button and select [Properties] from the pop-up menu.

The [System Properties] dialog box will be displayed.

- Double-click the [Computer] icon in the [Device Manager] panel to open the [Computer Properties] dialog box.
- Click the [Memory] in the [View Resources] panel to display the memory resources.

Select one of the address ranges that is not listed in the [Computer Properties] dialog box. For example, if you select the range H'D8000 to H'DBFFF, the corresponding switch number will be 6.

Define the memory area so that Windows® 98 does not use the area as follows:

- Click [Memory] in the [Reserve Resources] panel and click [Add].

The [Edit Resource Setting] dialog box will be displayed.

- Enter the memory area addresses in [Start value] and [End value] and click [OK].
- Shut down the host computer (do not restart it) and turn off the power switch.
- Power on the host computer.
- Check that the area selected in the [Computer Properties] dialog box are displayed as [System Reserved] in the list.

The next step prevents the memory area for the PC interface board being accessed by another program. Modify the CONFIG.SYS file. Use the SYSEDIT program to edit the file.

- Select [Run] from the [Start] menu.
- Type SYSEDIT and click [OK]. The SYSEDIT will start.

When EMM386 . EXE is used in the CONFIG . SYS file, the CONFIG . SYS file must be modified. If the CONFIG . SYS file is not used, or if EMM386 . EXE is not used even when the CONFIG . SYS file is used, go to the following procedure and modify the SYSTEM.INI file.

- Locate the line in the CONFIG . SYS file that reads:

```
device=C:\WINDOWS\EMM386.EXE RAM
```

- Change the line so that it reads as shown below.

```
device=C:\WINDOWS\EMM386.EXE RAM X=aaaa-bbbb
```

Here, *aaaa* is the upper four digits of [Start value] and *bbbb* is the upper four digits of [End value]. For example, for the memory area H'D8000 to H'DBFFF and the switch set to 6, you would set the line to read:

```
device=C:\WINDOWS\EMM386.EXE RAM X=D800-DBFF
```

- Save the CONFIG.SYS file.

The following is about modifying the SYSTEM.INI file.

- Add the following line to the [386Enh] section in the SYSTEM.INI file:

```
EMMExclude=aaaa-bbbb
```

Here, *aaaa* is the upper four digits of [Start value] and *bbbb* is the upper four digits of [End value]. For example, for the memory area H'D8000 to H'DBFFF and the switch set to 6, you would set the line to read:

```
EMMExclude = D800-DBFF
```

- Save the SYSTEM.INI file and exit the SYSEDIT.
- Restart the host computer.

The following description is about Setting Up the PC Interface Board on Windows NT[®] 4.0

The PC interface board (HS6000EII0H) uses the ISA bus slot, and therefore the host computer must have a spare ISA bus slot.

This section describes the general procedure for installing the PC interface board in the host computer. For details, refer to the manual of your host computer.

Log-on to the host computer as Administrator. Check which upper memory areas have already been used.

Start Windows[®] 4.0.

- Execute [Start]-[Programs]-[Administrative Tools (Common)]-[Windows NT Diagnostics].
- Click the [Memory] button in the [Resource] tab and, in the following form, make a note of the upper memory areas that have already been used.
- Exit Windows[®] 4.0.
- Define the memory area for the PC interface board. Select one of the memory areas that correspond to the following PC interface board switch settings, and no other devices can access the selected memory area.

If the Intel P&P BIOS disk is supplied with the host computer, define the memory area as follows:

- Start the host computer with the Intel P&P BIOS disk.
- Check the upper memory areas that have already been used, with [View]-[System Resources].
- Add [Unlisted Card] with [Configure]-[Add Card]-[Other...]
- Click [No] in the dialog box displayed because there is no .CFG file.
- Move to the [Memory [hex]] list box in the [Configure Unlisted Card] dialog box.
- Click the [Add Memory...] button to display the [Specify Memory] dialog box.
- Enter a memory area range that is not used by any other device and that corresponds to one of the PC interface board switch settings.
- Save the file.
- Exit the current setup program.
- Shut down Windows NT[®] 4.0 and turn off the host computer power switch.
- Restart the host computer.

3.5 Installing the System Program

A description of the installation of the system program is given below.

The E8000S system program must be transferred to flash memory in the emulator station. The emulator cannot be used without the E8000S system program.

System programs for the SH7750R and SH7751R are installed in different directories.

The system programs are stored in \SYSTEM\7750R under the installation directory. Table 3.3 is a list of the system programs for the SH7750R along with descriptions.

Table 3.3 Contents of Emulator System Programs for the SH7750R

No.	File Name	Contents of File
1	E8000.SYS	System program for the emulator. Controls the evaluation board and executes various commands such as for emulation. Loaded to the memory of the emulator when the emulator system program is started up.
2	SHDCT4R.SYS	MPU control program. Controls the MPU on the evaluation chip board. Loaded to the memory of the emulator when the emulator system program is started up.
3	SHCNF50R.SYS	Configuration file for storing the MPU's operating mode and MAP information. Loaded with the emulator system program.
4	DIAG.SYS	Diagnostic/maintenance program. Loaded to the memory of the emulator station for maintenance.

The system programs are stored in \SYSTEM\7751R under the installation directory. Table 3.4 is a list of system programs for the SH7751R with descriptions.

Table 3.4 Contents of Emulator System Programs for the SH7751R

No.	File Name	Contents of File
1	E8000.SYS	System program for the emulator. Controls the evaluation board and executes various commands such as for emulation. Loaded to the memory of the emulator when the emulator system program is started up.
2	SHDCT4R.SYS	MPU control program. Controls the MPU on the evaluation chip board. Loaded to the memory of the emulator when the emulator system program is started up.
3	SHCNF51R.SYS	Configuration file for storing the MPU's operating mode and MAP information. Loaded with the emulator system program.
4	DIAG.SYS	Diagnostic/maintenance program. Loaded to the memory of the emulator station for maintenance.

The system programs are defined by using a dedicated E8000S system installation tool (hereafter referred to as the ESI). The procedure is described below.

To install the system programs, use Auto Install or Custom Install mode.

Auto Install mode automatically installs all system program.

Custom Install mode allows flexibility in the installation of the system programs.

First, Auto Install is described.

Select [SH7750R E8000S Emulator Software]-[Tools]-[System Install Tool] from [Programs] of the [Start] menu.




Figure 3.15 [Start] Menu (System Install Tool)

When the ESI has started up, the [Select Driver] dialog box will be displayed. Select the driver for the connection of the host computer and the emulator from [Driver]. Table 3.5 shows the types of connections and drivers.

Table 3.5 Types of Connection and Drivers

Connection	Contents of File
When connecting the emulator to a PC interface board (ISA)	Emulator ISA Driver
When connecting the emulator to a LAN adapter	E8000 LAN Driver
When connecting the emulator to a PCI interface board	Emulator PCI Card Driver
When connecting the emulator to a PC interface card	Emulator PC Card Driver

When “Link up” is displayed on the status bar, the initiation of the ESI has been completed.

Select the [Auto Install] radio button in the [Select Install] dialog box. The [Browse for Folder] dialog box will be displayed, so select the directory where the system program is stored. The default directory will be a directory under \SYSTEM in the HDI installation directory. Select the folder with the name that corresponds to the target MPU.




Figure 3.16 [Browse for Folder] Dialog Box

When [OK] is clicked, the [E8000 Load Files] dialog box will be displayed. Check the file names for installation.




Figure 3.17 [E8000 Load Files] Dialog Box

Click the [OK] button. Installation of the system programs to the flash memory of the E8000S station will commence. The file name will be displayed in the status bar as each file is installed. Click [Cancel] to return to the [Select Install] dialog box.

When the installation is complete, the [System Install Completed!!!] dialog box will be displayed.




Figure 3.18 [System Install Completed!!] Dialog Box

Click the [OK] button. The installation of the system program to the flash memory of the E8000S station will be completed, and the ESI will terminate. Turn off the emulator's power switch.

Next, Custom Install will be described.

When the [Select Install] dialog box has been displayed, select the [Custom Install] radio button. The [E8000 Load Files] dialog box will be displayed. Add or modify files.




Figure 3.19 [E8000 Load Files] Dialog Box (SH7750R)

Each check box corresponds to the combo box to its right. Select the check box that corresponds to the files you wish to install. Place the cursor on the combo box and click the [Browse] button. When the [Browse] button is clicked, the [File Selection] dialog box will be displayed.

Select the files to install. If you decide not to install a file, do not select the check box. When the check box is not selected, which means it is invalid, the file will be grayed-out and will not be installed.

Click the [OK] button. The system program will be installed in the flash memory of the E8000S station. The file name will be displayed in the status bar as each file is installed. From here, the description of Custom Install is the same as that of Auto Install. Click [Cancel] to return to the [Select Install] dialog box.

For details on the error messages displayed during ESI operation, refer to Troubleshooting in the ESI help file. For help on the ESI, select [SH7750R E8000S Emulator Software]-[Tools]-[System Install Tool Help] from the [Start] menu.




Figure 3.21 [Select Session] Dialog Box

When the HDI is started up for the first time, a [Driver Details] dialog box will be displayed. Use [Driver] to select the right driver for the connected interface (PC interface board, PCI interface board, PC interface card, or LAN adapter) and click the [Close] button. Refer to table 3.5, Types of Connections and Drivers. The example below is when the emulator is connected to the PC interface via the ISA bus. In this case, the Emulator ISA Driver is selected.




Figure 3.22 [Driver Details] Dialog Box (When ISA Bus is Selected)

During the HDI initiation, the following messages are shown on the status bar of the HDI window.



Figure 3.23 Status Bar during the HDI Initiation

A message box will be displayed to ask whether to initiate the diagnostic program when [Diagnostic Test Program] has been selected in the component selection dialog box shown in figure 3.30 when the HDI was installed. Click the [Yes] button to initiate the diagnostic program. For details, refer to section 3.7.4, Operating Procedure for the Diagnostic Program. “Link up” appears on the status bar when the HDI and the emulator have successfully started up.




Figure 3.24 Status Bar at the HDI Initiation Completion

After “Link up” has completed and when HDI is started for the first time, the following message box will be displayed. From hereafter, the same message box will not be displayed.




Figure 3.25 CPU Operating Mode Modification Message Mode (1)

Click [Yes] to display the [CPU Operating Mode] dialog box. In this dialog box, the operating mode of the E8000S can be modified. When the E8000S cannot be initiated correctly, the following message box will be displayed. Click [Yes] to display the [CPU Operating Mode] dialog box. The operating mode must be modified.




Figure 3.26 CPU Operating Mode Modification Message Mode (2)

3.7 Troubleshooting

3.7.1 Error Messages from the HDI

PC Interface Connection Failure: When the HDI cannot detect the PC interface board for the emulator, the HDI will display the following error message.



Figure 3.27 Error Message on PC Interface Connection Failure

The causes of such failures are given below:

- The address ranges that was set by the switch on the rear panel of the PC interface board is different from that set in the next setting.
- Another application is using the selected memory area.
- Settings of the [Computer Property] dialog box
- Settings of the CONFIG.SYS file
- Settings of the SYSTEM.INI file

Emulator Connection Failure: When the HDI cannot detect the E8000S station, the HDI will display the following message box.




Figure 3.28 Error Message on Emulator Connection Failure

The causes of such failures are given below:

- The AC power cable is not connected to the emulator or the E8000S station power is not turned on.
- The PC interface board and the E8000S are not correctly connected via the PC interface cable.

3.7.2 Error Messages from the Emulator

The emulator checks its internal RAM and registers from initiation of the HDI until “Link up” is displayed in the status bar. This is a diagnostic function. The emulator executes the diagnostic program when its power is turned on or when its system program is initiated. After the emulator displays any of the error messages described below, the emulator will display the [Target Link Down] dialog box and terminate the HDI session.

Internal RAM and Registers are being Tested: The emulator checks its internal RAM and registers at power-on. If an error occurs, either of the following error messages is displayed during HDI operation.

Error Message	Description
** RAM ERROR ADDR=xxxxxxx W-DATA=xxxxxxx R-DATA=xxxxxxx	The emulator checks its internal RAM and registers at power-on. If an error occurs, the address, write data, and read data are displayed in the following form.
*** xxxx REGISTER ERROR W-DATA=xx R-DATA=xx xxxx: Name of the emulator internal register where an error occurs.	The emulator checks the registers of the emulator station, and displays the message when an error occurs.
Note: Operation continues if an error occurs but the error should be investigated according to section 3.7, Troubleshooting Procedure, without loading the emulator system program.	

System Program Start Up: Next, the emulator system program starts up. The emulator system program performs diagnostic checks of the registers of the emulator. When an error is thus detected in the emulator, the emulator displays the following error message while the HDI is operating.

1. Errors that may occur when registers that control emulation are being tested

The emulator control registers are being checked. If an error occurs, one of the following messages is displayed.

Error Message	Description
*** INVALID DEVICE CONTROL BOARD	Another device control board is connected. Please check the MPU type and install the suitable emulator system program or exchange the device control board.
*** DEVICE CONTROL BOARD DISCONNECTION	The device control board is disconnected.
*** EVACHIP BOARD DISCONNECTION *** EVACHIP BOARD DISCONNECTION (x)	The evaluation chip board is disconnected. Check that the trace cable and power supply cable CN7 is correctly connected. (x) indicates a trace cable that is not properly connected (x: CN1, CN2, or CN3).
*** xxxxxxxx REGISTER ERROR W-DATA = xxxx R-DATA = xxxx	An error occurred in the register. xxxxxxx: Name of the emulator internal register where an error occurs. B0TRAR,ECT,B0CNR,B0MDCNR,B0MASC R,B0CECR,B1CNR,B1MDCNR,B1MASC R,B1CEC R,MAPR0,MAPR1,MAPR2,MAPR3
*** SHARED RAM ERROR ADDR = xxxxxx W-DATA = xxxxxxxx R-DATA = xxxxxxxx	An error occurred in the shared RAM.
*** BxTBM ERROR ADDR = xxxxxx W-DATA = xxxxxxxx R-DATA = xxxxxxxx	An error occurred in the trace buffer memory.
*** FIRM RAM ERROR ADDR = xxxxxx W-DATA = xxxxxxxx R-DATA = xxxxxxxx	An error occurred in the firm RAM area.

2. Device Control Board Test Programs

A program operating in the device control board is being loaded and the device control board is being tested. If an error occurs, the following message is displayed.

Error Message	Description
*** THE INSTALLED E8000S SYSTEM CANNOT BE STARTED BECAUSE IT IS USED FOR SHxxxx.	The installed firmware is for some other device. Install the correct emulator system programs. (SHxxxx: The name of the device for which the installed system programs are intended.)
INVALID FIRMWARE SYSTEM	Other firmware has been installed. Install the correct emulator system program. This message is displayed when the H-UDI's input clock frequency is greater than the input clock frequency for the peripheral internal module (Pφ).
*** EMULATOR FIRMWARE NOT READY	The program operating on the device control board is not operating correctly. Please check that the evaluation chip board is connected correctly.
** FIRMWARE SYSTEM FILE NOT FOUND	A program operating in the device control board does not exist. An incorrect system program has been registered in the flash memory. Reinstall the system program and restart the emulator.
SDI BOOT FAILED	An incorrect evaluation chip board is connected. Connect the correct evaluation chip board. Another firmware has been installed. Reinstall the correct emulator system program. This message is displayed when the H-UDI's input clock frequency is greater than the input clock frequency for the peripheral internal module (Pφ).

Note: While these error messages are displayed, a message box is displayed for confirmation. Click the [Yes] button to display the [CPU Operating Mode] dialog box. For details on the settings, refer to section 5.2, Setting the Emulator's Operating Conditions.

Emulator System Failure: If an exceptional operation occurs during emulator monitor or emulator system program execution (HDI command wait state), the system shuts down (the HDI links down)

*** E8000 SYSTEM DOWN ***

If an error occurs, re-execute using another system disk. If an error still occurs, inform a Hitachi sales agency of the error.

3.7.3 Troubleshooting Procedure

When an error occurs in the system, use the troubleshooting Problem Analysis Diagram (PAD, see figure 3.29) to determine the cause of the error.

Start from START in figure 3.29 and determine the state of the system. Follow the instructions that request operator assistance or intervention.

Note that “system defect” means that the emulator station is malfunctioning. Execute the diagnostic program in the way described in the Diagnostic Program Manual, and inform a Hitachi sales agency of the test results in detail, because system defects may arise for a number of reasons.

If the cause of the error is an emulator defect, execute the provided diagnostic program to collect the internal details from the emulator. Please inform us of the results of testing.

For details on the diagnostic program, read the manual for the provided diagnostic program.




Figure 3.29 Troubleshooting PAD

3.7.4 Operating Procedure for the Diagnostic program

A description of the diagnostic program is given below.

When the HDI is started up, the following dialog box is displayed.




Figure 3.30 Diagnostic Program Initiation Confirmation Dialog Box

When the [Yes] button is clicked, the diagnostic program is initiated, and the following dialog box is displayed. When the [No] button is clicked, the HDI will continue with its operation.




Figure 3.31 [DIAGNOSTIC PROGRAM] Dialog Box

Table 3.6 [DIAGNOSTIC PROGRAM] Dialog Box

Option	Description
Display Area	Displays the results of testing by the diagnostic program.
[COMMAND] edit box	Accepts commands for the diagnostic program.
[STOP] box	Terminates testing by the diagnostic program and enters the program's command-input mode.
[END] box	Ends the diagnostic program and initiates the HDI.

Set the diagnostic program according to the user's manual provided with the diagnostic program. Click the [END] button or the [STOP] button to terminate the diagnostic program. After the program has been terminated, enter Q in the [COMMAND] edit box of the [DIAGNOSTIC PROGRAM] dialog box and restart the HDI.




Figure 3.32 Terminating the Diagnostic Program (by Clicking the STOP Button)

A file named E87750R.INI will be created in the HDI installation directory. This is a target setting file. Whether or not the diagnostic program should be initiated with the HDI is defined in the Diagnostic Program resource information of the [E8000 HDI TARGET].

[E8000 HDI TARGET]

Diagnostic Program = Y

To disable the use of the diagnostic program, modify the Diagnostic Program resource information in the following way. The dialog box for diagnostic program confirmation will not open when the HDI is started.

Diagnostic Program = N

3.8 Uninstallation

3.8.1 Uninstalling Software

This section describes the procedure for uninstalling software. Be sure to terminate all executing applications before uninstalling software.

Select [Settings]-[Control panel] from the [Start] menu. Double-click the [Add/Remove Programs] icon.

Select [SH7750R E8000 Emulator Software] from the list of installed applications and click the [Add/Remove] button.

The setup program will start and the user can select whether to change, modify, or remove the installed application. Select Remove to uninstall the application.

Note: Some shared files may be found during uninstallation. If another HDI can use a shared file, do not remove it. Windows NT[®] 4.0 may ask whether to remove the registry information of the driver. If another HDI can use the driver, do not remove the registry information. If another HDI does not work after installing the software, reinstall the HDI.

3.8.2 Uninstalling the Acrobat[®] Reader[™]

Only uninstall the Acrobat[®] Reader[™] if it is necessary. Click [Settings]-[Control panel] from the [Start] menu. Then double-click the [Add/Remove Programs] icon. Select [Adobe Acrobat Reader x.x] from the list of applications installed and click the [Add/Remove] button. Follow the directions on the screen.

Section 4 Tutorial

4.1 Introduction

The following describes the main functions of the HDI by using a sample program for sorting random data. For more complicated usage, refer to section 5, Emulator Functions. Here, the user system is assumed to be disconnected.

The sample program performs the following actions:

- The `main` function generates 10 pieces of random data to be sorted.
- The `sort` function generates the array and inputs the random data in the array, and sorts the random data in ascending order.
- The `change` function inputs the array generated by the `sort` function, and changes the data in descending order.

Table 4.1 shows the configuration of the sample program.

Table 4.1 Configuration of the Sample Program

Item No.	Description of File	File Name and Directory
1	HEW workspace	\<HDI installation folder> \TUTORIAL\TUTORIAL.HWS
2	DWARF2-type load module file	\<HDI installation folder> \TUTORIAL\TUTORIAL\DEBUG\TUTORIAL.ABS
3	S-type load module file	\<HDI installation folder> \TUTORIAL\TUTORIAL\DEBUG\TUTORIAL.MOT
4	Source file (main program)	\<HDI installation folder> \TUTORIAL\TUTORIAL\TUTORIAL.C
5	Stack information file	\<HDI installation folder> \TUTORIAL\TUTORIAL\DEBUG\TUTORIAL.SNI

- Notes:
1. TUTORIAL.ABS can be executed in the big endian. To execute TUTORIAL.ABS in little endian, recompile the file. When a file is recompiled, addresses may differ from that described in the manual.
 2. Sample programs were created through HEW v1.2. An older version cannot open the workspace provided with the sample programs. In this case, create a new workspace.
 3. The CPU option was SH4 when the sample file was created. Optimization was not used. If a file is recompiled with a different setting, addresses may differ from that described in the manual.

- The stack information file (TUTORIAL.SNI) is necessary for profile data measurement. For details, refer to section 5.8.3, Profile Data Measurement Function. To use this function, select the [Load stack information file (SNI file)] checkbox in the [Load Program] dialog box.

4.2 Running the HDI

- To run the HDI, select the [SH7750R E8000S Emulator Software]-[Hitachi Debugging Interface] from the [Start] menu.




Figure 4.1 [Start] Menu

The HDI window as shown in figure 4.2 is displayed. Here the [Select Session] dialog box is displayed. Select the target device name of the installed HDI and click the [OK] button.

If the emulator mode is not correctly set, the HDI will not operate normally. In such a case, modify the settings of the CPU Operating Mode in the [CPU Operating Mode] dialog box. Table 4.2 lists the setting examples of the CPU Operating Mode when running the sample program.

Table 4.2 [CPU Operation Mode] Dialog Box Setting Example

Page	Option	Setting Value
[MD Pin]	[PCI (MD10-9)]	PCI disabled* ¹
	[Clock Status (MD8)]	External input clock (cannot be selected)
	[Master/Slave (MD7)]	Master (cannot be selected)
	[CS0 Memory Type (MD6)]	NORMAL
	[Endian (MD5)]	Big
	[CS0 Bus Width (MD4-3)]	32 Bit
	[Clock Mode (MD2-0)]	Clock Mode 3
[Memory Type]	[CS0]-[CS6]	NORMAL
[Multiplexed Pin]	[D51]-[D32]	DATA Bus* ²
[H-UDI (JTAG) Clock]	[H-UDI (JTAG) Clock]	5 MHz

Notes: 1. Only available for the SH7751R.
 2. Only available for the SH7750R.

Restart the HDI after modifying the [CPU Operating Mode] dialog box. To display the [CPU Operating Mode] dialog box, click the [Setting...] button in the [CPU Operating Mode] page in the [Configuration] dialog box.

For details on the [CPU Operating Mode] dialog box, refer to section 5.2, Setting the Emulator Operating Conditions.

The HDI window is shown in figure 4.2.




Figure 4.2 HDI Window

Numbers in figure 4.2 indicate the following:

1. Menu bar
Indicates the HDI command menus for the use of the HDI.
2. Toolbar
Contains convenient buttons as shortcuts of menu commands.
3. Status bar
Indicates the state of the emulator and progress information about downloading.
4. [Help] button
Activates the HDI on-line help.

4.3 Setting the Memory Map

In the next step, allocate the emulation memory.

- Select [Configure Map...] from the [Memory] menu to display the current memory map.

The [Memory Mapping] dialog box is displayed.




Figure 4.3 [Memory Mapping] Dialog Box (before Setting)

The emulator can allocate emulation memory to CS areas in 4-Mbyte units (When the optional memory board is installed, emulation memory can be allocated in two areas in an 8-Mbyte unit). The following two types of memory can be specified:

When the [Add...] button is clicked, the [Add Memory Mapping] dialog box is displayed.

In the sample program, allocate 32-bit emulation memory to memory range H'00000000 to H'003FFFFFF (4 Mbytes) in the CS0 area.




Figure 4.4 [Add Memory Mapping] Dialog Box

- Set the [From] and [To] edit boxes to H'00000000 and H'003FFFFFF, respectively, set the [Setting] combo box to [EMULATION AREA-32bit], and click the [OK] button.

The [Memory Mapping] dialog box will now show the modified ranges.




Figure 4.5 [Memory Mapping] Dialog Box (at Setting)

- Click the [Close] button of the [Memory Mapping] dialog box to close the dialog box.

For details on the allocation of emulation memory, refer to section 5.12.1, Emulation Memory Allocation Function.

Note: When the optional memory board is connected, the memory is allocated in 8 Mbytes.

4.4 Downloading

4.4.1 Downloading the Sample Program

Download the sample program of the ELF/DWARF2 format to be debugged.

- Select [Load Program...] from the [File] menu. The [Load Program] dialog box is displayed.
- Click the [Browse...] button. The [Open] dialog box will be displayed.
- Select the file TUTORIAL.ABS, and click the [Open] button.




Figure 4.6 [Load Program] Dialog Box

- Click the [Open] button in the [Load Program] dialog box.

The following dialog box will be displayed when the program completes loading. In the dialog box, the address where the program was loaded is displayed.




Figure 4.7 HDI Dialog Box

- Click the [OK] button.

4.4.2 Displaying the Source Program

The [Source] window allows the user to display the C/C++ language source program, set breakpoints, execute the program, and select variables, so the user can debug a program at the source level.

- Select [Source...] from the [View] menu.

The [Open] dialog box is displayed.





Figure 4.8 [Open] Dialog Box

- Select [tutorial.c] and click the [Open] button.

The [Source] window is displayed.



Line	Address	BP	Label	Source
24	00003000		_main	void main(void)
25				{
26				long a[10], min, max;
27				long j;
28				int i;
29				
30	00003002			for(i=0; i<10; i++){
31	0000300a			j = rand();
32	00003012			if(j < 0){
33	00003016			j = -j;
34				}
35	0000301a			a[i] = j;
36				}
37	00003036			sort(a);
38	0000303e			min = a[0];
39	00003042			max = a[9];

Figure 4.9 [Source] Window (Displaying the Source Program)

- If necessary, select the [Font...] option from the [Customize] submenu on the [Setup] menu to select an easy-to-see font type and size.

4.5 Setting the Software Breakpoints

A breakpoint is one of the debugging functions.

The [Source] window provides a very simple way of setting breakpoints. For example, to set a breakpoint at the `sort` function call:

- Double-click the [BP] column on the line containing the `sort` function call.

[Break] will be displayed on the line containing the `sort` function to show that a software breakpoint is set at that address.




Figure 4.10 [Source] Window (Setting a Software Breakpoint)

The emulator has many break functions. For details, refer to section 5.5, Break Functions.

4.6 Executing the Program

- To execute the program, select [Reset Go] from the [Run] menu, or click the [Reset Go] button on the toolbar.

The program will be executed up to the breakpoint that has been set, and will then stop. The line where the program has halted will be highlighted in the [Source] window.




Figure 4.11 [Source] Window (Break State)

The user can see the cause of the last break through the [Platform] sheet in the [System Status] window.

- Select [Status] from the [View] menu. The [System Status] window is displayed.
- Select [Platform] sheet from the [System Status] window.




Figure 4.12 [System Status] Window

The [Cause of last break] line shows that the cause of the break is the breakpoint.

For details on program execution, refer to section 5.3, Realtime Emulation.

4.7 Reviewing Breakpoints

The user can see all the breakpoints set in the program in the [Breakpoints] window.

- Select [Breakpoints] from the [View] menu. The [Breakpoints] window is displayed. The contents of the breakpoint set will be displayed. A “●” will be displayed in the [Enable] column.




Figure 4.13 [Breakpoints] Window

The [Breakpoints] window also allows the user to change breakpoints, set new breakpoints, and delete breakpoints.

- Close the [Breakpoints] window.

4.8 Viewing Memory

The user can view the contents of a memory block in the [Memory] window. For example, to view the memory contents corresponding to the external variable array a:

- Select [Memory...] from the [View] menu. The [Open Memory Window] dialog box is displayed.
- Input **a** in the [Address] edit box, and set the [Format] combo box as [Long Word].




Figure 4.14 [Open Memory Window] Dialog Box

- Click the [OK] button. The [Long Memory] window showing the specified area of memory is displayed.




Figure 4.15 [Long Memory] Window

4.9 Watching Variables

As the user steps through a program, it is possible to watch the values of variables used in the program. For example, to check the contents of the long-type array `a` declared at the beginning of a `main` function, use the following procedure:

- Click the left of array `a` displayed in the [Source] window to position the cursor.
- Click the [Source] window with the right mouse button, and select [Instant Watch] from a pop-up menu.

The [Instant Watch] dialog box is displayed.



Figure 4.16 [Instant Watch] Dialog Box

- Click the [Add Watch] button to add a variable to the [Watch Window] window.




Figure 4.17 [Watch Window] Window (Displaying the Array)

The user can also add a variable to the [Watch Window] window by specifying its name.

- Click the [Watch Window] window with the right mouse button and select [Add Watch...] from the pop-up menu.

The [Add Watch] dialog box is displayed.




Figure 4.18 [Add Watch] Dialog Box

- Input variable *max* and click the [OK] button.

The [Watch Window] window will now also show the long-type variable *max*.




Figure 4.19 [Watch Window] Window (Displaying the Variable)

- Double-click the + symbol to the left of array *a* in the [Watch Window] window to expand the variable and watch all the elements in the array.




Figure 4.20 [Watch Window] Window (Displaying Array Elements)

4.10 Stepping Through a Program

The HDI provides a range of step menu commands that allow efficient program debugging. For details on step function, refer to section 5.4, Step Functions.

Table 4.3 Step Command

Command	Description
Step In	Steps through the statements in a function by each line, or steps through assembly statements by each instruction. (For a line that calls a function, execution stops at the first line of the called function.)
Step Over	Steps through the statements in a function by each line, or steps through assembly statements by each instruction. (For a line that calls a function, the whole of the called function is executed in a single step.)
Step Out	Steps out of a function, and stops at the next line that calls the function in the program.
Step...	Steps the specified counts repeatedly at a specified rate.

Before executing program stepping, confirm that the program is executed up to the `sort` function line at address H'00003036.




Figure 4.21 [Source] Window (Step Execution)

4.10.1 Executing the [Step In] Command

The [Step In] command steps into the called function and stops at the first line of the called function.

- To step into the `sort` function, select [Step In] from the [Run] menu, or click the [Step In] button  in the toolbar.




Figure 4.22 [Source] Window (Step In)

The highlighted line moves to the first line of the `sort` function in the [Source] window.

4.10.2 Executing the [Step Out] Command

The [Step Out] command steps out of the called function and stops at the next line that called the function in the program.

- To step out of the `sort` function, select [Step Out] from the [Run] menu, or click the [Step Out] button  in the toolbar.




Figure 4.23 [Source] Window (Step Out)

The data of array a displayed in the [Watch Window] window is sorted in ascending order.




Figure 4.24 [Watch Window] Window (Array a Sorted in Ascending Order)

- To execute two steps, use the [Step In] command twice.




Figure 4.25 [Source] Window (Step Out -> Step In)

The value of variable max displayed in the [Watch Window] window is changed to the maximum data value.




Figure 4.26 [Watch Window] Window (Variable max Modified)

4.10.3 Executing [Step Over] Command

The [Step Over] command executes a line that calls a function as a single step.

- Before executing the [Step Over] command, execute two steps up to a line that calls the change function by using the [Step In] command twice.




Figure 4.27 [Source] Window (Before Step Over Execution)

- Select [Step Over] from the [Run] menu, or click the [Step Over] button  in the toolbar.

A line that calls the change function is executed as a single step, and execution stops at the next line in the program.




Figure 4.28 [Source] Window (Step Over)

When the last line of the change function is executed, the data of array a, which is displayed in the [Watch] window, is sorted in descending order.




Figure 4.29 [Watch Window] Window (Array a Sorted in Descending Order)

4.11 Displaying Local Variables

The user can display local variables in a function using the [Locals] window. For example, the local variables in the `main` function, which declares five local variables; `a`, `j`, `i`, `min`, and `max`, will be examined.

- Select [Locals] from the [View] menu.

The [Locals] window is displayed. When no local variables exist, the [Locals] window is empty.




Figure 4.30 [Locals] Window

- Double-click a plus (+) to the left of local variable `a` in the [Locals] window, and the variable will be expanded to show the array elements.




Figure 4.31 [Locals] Window (Showing Elements of Array a)

4.12 Saving and Loading the Session

The information set to the HDI windows and dialog boxes can be saved as a session file. Loading this session file at HDI initialization will allow debugging to be resumed from the same state as the last session.

To save the session file, select [Save Session As...] from the [File] menu. At this time, the window for specifying the file name is displayed. Input the session file name in the window and click the [Save] button.

To load the session file, select [Load Session...] from the [File] menu.

A session file can be automatically saved and loaded by setting the [HDI Options] dialog box of [Options...] in the [Setup] menu.

To automatically save the session file, click on the [Save session automatically] radio button in the [Session] page. The dialog box for specifying the file at HDI termination is then displayed. Specifying the file name enables session information to be automatically saved to the file from the following HDI termination.

To automatically load the session file, enable [Load last session on startup] check box in the [Session] page. The session information is automatically loaded from the specified file when the HDI is terminated.

For more details on sessions and a setting method, refer to the Hitachi Debugging Interface User's Manual in the CD-R.

Section 5 Emulator Functions

5.1 Introduction

The following is a full description of the emulator's functions, including those that were not described in section 4, Tutorial.

Table 5.1 is a list of the emulator functions that are described in this section.

Table 5.1 Emulator Functions

Section	Function	Description
5.2	Operating mode setting	Sets the operating conditions for the emulator
5.3	Realtime emulation	Emulates execution in realtime
5.4	Step execution	Emulation with step execution
5.5	Break	Break functions are provided
5.6	Trace	Acquires, searches for, and displays tracing information
5.7	Execution time measurement	Measures the total execution time of the user program
5.8	Performance analysis	Displays measurements of the user program's efficiency of execution and measurements of profile data during execution
5.9	Interrupt function	Controls interrupts during emulation command input wait state.
5.10	Informational display	Displays the various items set in each dialog box
5.11	Trigger output	Outputs a low-level pulse on the trigger-output probe
5.12	Memory allocation and VP_MAP translation	Allocation of emulation memory and address translation using the VP_MAP tables
5.13	Stack trace	Displays the history of function calls.
5.14	Auto update memory	A display of memory contents is updated every 500 ms during execution of the user program
5.15	MPU control and status check	Checks the clock inputs to the emulator and the user system

5.2 Setting the Emulator's Operating Conditions

The user must set the operating conditions before using the emulator. Table 5.2 lists the settings.

Table 5.2 Setting the Emulator's Operating Conditions

Setting	Item	Description
Emulator setting	Clock	Selects the clock supplied to drive the MPU
Note: Use the [Configuration] dialog box to make these settings.	Conditions for memory access	Specifies whether physical or virtual addresses are accessed when memory is accessed
	Conditions for emulation	Sets conditions for emulation in terms of the following items. Operating mode during execution (emulation mode) Interrupts during step execution: enabled or disabled Memory access during emulation: enabled or disabled Minimum unit for the execution-time measurement counter Bus timeout detection period Entering multibreak mode: enabled or disabled Input of control signals: enabled or disabled Sequential conditions for Condition A and Condition B Controls conditions for trigger output during breaks: enabled or disabled Whether to use the user break controller (UBC) in the MPU

Table 5.2 Setting the Emulator's Operating Conditions (cont)

Setting	Item	Description
MPU setting	Clock mode	Sets the mode for the MPU-driving clock
Use the [CPU Operating Mode] dialog box to make these settings.	PCI mode	Specifies the PCI mode
	CS0 space memory type and bus width	Specifies the memory type and bus width in the CS0 space
	Endian	Specifies big or little endian
	H-UDI clock setting	Sets the input clock for the H-UDI (Hitachi User Debugging Interface (JTAG)) interface
	Memory type for CS space	Sets the memory types for CS space, to be used for the analysis of traced data

5.2.1 Configuration Dialog Box

Select [Configure Platform...] from the [Setup] menu to open the [Configuration] dialog box.




Figure 5.1 [Configuration] Dialog Box

Use this dialog box to set the emulation conditions for the emulator.

Table 5.3 [Configuration] Dialog Box

Page	Description
[General]	Selects the MPU-driving clock and specifies the emulation mode, enabling/disabling of memory access during emulation, whether or not interrupts are accepted during emulation with step execution, and setting conditions related to memory; and produces a dialog box for the setting of driver software
[Execution Mode1]	Sets the unit of time for counting by the execution-time measurement counter, bus timeout detection period, multibreak mode, and whether or not the input of the control signals is enabled
[Execution Mode2]	Sets the conditions for the output of a trigger when a break occurs, sequential conditions Condition A and Condition B (trace, break, or unused), and use of the user break controller (for sequential conditions)
[Loading flash memory]	Enables or disables downloading to flash memory.
[CPU Operating Mode]	Sets and displays the MPU operating mode

Each page of the [Configuration] dialog box is described below.

[General] Page:

Use this to select the MPU-driving clock and specify the emulation mode, enabling/disabling of memory access during emulation, whether or not interrupts are accepted during emulation with step execution, and setting conditions relating to memory; and produce a dialog box for the setting of driver software.




Figure 5.2 [Configuration] Dialog Box ([General] Page)

Table 5.4 [General] Page

Option	Item	Description
[CPU]		Displays the target device
[Clock]		Selects the clock for supply to the MPU (For details on initial values, refer to section 5.15, Controlling and Checking the State of MPU)
	Emulator clock (20.0 MHz)	Emulator-internal clock
	Emulator clock (33.3 MHz)	Emulator-internal clock (not available with the SH7751R)
	User clock	User-system clock signal
	X'TAL	Crystal oscillator on the evaluation chip board

Table 5.4 [General] Page (cont)

Option	Item	Description
[Emulation mode]	Selects the operating mode for emulation	
	Normal	Normal emulation (Initial value)
	Cycle Reset x	Issues a forced RESET signal to the MPU then continues emulation after a specified interval (cycle-reset mode) (x: 6.5us, 9.8us, 50us, 100us, 500us, 1ms, 5ms, 10ms, 50ms, 100ms, 500ms, 1s)
	Break Condition U Sequential x	Uses an internal break (Break Condition U) condition to execute a sequential break (x: 4 -> 3 -> 2 -> 1, 3 -> 2 -> 1, or 2 -> 1)
	Timeout break of Performance Analysis	Trace stops when the Performance Analysis 1 timeout specification or maximum number of passes specification is satisfied
	Timeout trace stop of Performance Analysis	Trace stop when the Performance Analysis 1 timeout specification or maximum number of passes specification is satisfied
	Time interval Measurement (Condition B)	Measures the execution time over which a specific condition is satisfied by using Break Condition B or Trace Condition B
	No Break	Emulation with all break conditions disabled
[Prohibit R/W on the fly]	Selects whether or not to disable access to memory during user-program execution (Initial value: Disabled)	
[Interrupts during step]	Selects whether or not to accept interrupts during step execution (Initial value: Disabled)	
[Memory area]	Selects whether or not physical addresses or virtual addresses are used when memory is accessed	
	Normal	When the VP_MAP table is enabled and the address is within the table's range, the address is translated according to the VP_MAP table. In all other cases, address translation is according to the MMU's state. (Initial value)
	Physical	Specifies physical addresses
	Virtual	Specifies virtual addresses
	ASID	Sets an ASID value when virtual addresses are set: enabled when the [Virtual] radio button is selected
[Driver]	Opens the [Driver Details] dialog box	

[Execution Mode1] Page:

Use this page to set the unit of time for counting by the execution-time measurement counter, bus timeout detection period, multibreak mode, and whether or not the input of the RESET, BREQ, RDY, NMI, and SLEEP signals is enabled.




Figure 5.3 [Configuration] Dialog Box ([Execution Mode1] Page)

Table 5.5 [Execution Mode1] Page

Page	Description
[The minimum time to be measured by Go command execution]	<p>Sets the minimum time (resolution) of the counter for measuring execution time and performance of the emulator station.</p> <p>20 ns: Measures time in minimum time of 20 ns</p> <p>1.6 us: Measures time in minimum time of 1.627604167 μs (614.4 kHz)</p> <p>52 us: Measures time in minimum time of 52.0833333 μs (19.2 kHz) (Initial value)</p>
[Bus timeout]	<p>Sets the bus timeout detection period.</p> <p>100 us: in units of approximately 100 μs (Initial value)</p> <p>1.6 ms: in units of approximately 1.6 ms</p> <p>13 ms : in units of approximately 13 ms</p> <p>210 ms: in units of approximately 210 ms</p>
[Multi break (PRB1)]	<p>Selects whether or not the multibreak function (uses external probe 1 to break execution by multiple emulators, one after another) is enabled during execution (Initial value: Disabled)</p>
[RESET signal]	<p>Selects whether or not the input of the RESET signals is enabled (Initial value: Enabled)</p>
[BREQ signal]	<p>Selects whether or not the input of the BREQ signals is enabled (Initial value: Enabled)</p>
[RDY signal]	<p>Selects whether or not the input of the RDY signals is enabled (Initial value: Enabled)</p>
[NMI signal input]	<p>Selects whether or not the input of the NMI signals is enabled (Initial value: Enabled)</p>
[SLEEP signal]	<p>Selects whether or not the input of the SLEEP signals is enabled (Initial value: Enabled)*</p>

Note: Only available with the SH7751R.

[Execution Mode2] Page:

Use this page to set the conditions for outputting a trigger when a break occurs, to set sequential conditions Condition A and Condition B (trace, break, or unused), and to select whether the E8000S uses the user break controller (UBC) of the MPU.

The screenshot shows a dialog box with several tabs: General, Execution Mode1, Execution Mode2 (selected), Loading flash memory, and CPU Operating Mode. The Execution Mode2 page contains the following settings:

- Sequence:** Condition A is set to "Not used" and Condition B is set to "Not used".
- TRGB Option:** A text box explains: "When Break Condition B or Trace Condition B are satisfied, Specifies whether a pulse is output from trigger output pin of the E8000S without a break". Three radio buttons are present:
 - Break occurs but does not output a trigger
 - Outputs a trigger when any hardware break condition
 - Outputs a trigger when the specified hardware break conditionA dropdown menu below the radio buttons is set to "Condition B1".
- User break controller:** A dropdown menu is set to "Break Condition U7,8".

Figure 5.4 [Configuration] Dialog Box ([Execution Mode2] Page)

Table 5.6 [Execution Mode2] Page

Page	Description
[Sequence]	<p>Sets a sequential break or trace.</p> <p>Not used: The conditions in [Condition A] are not set as sequential break or trace conditions. The conditions in [Condition B] are not set as sequential break or trace conditions (Initial value)</p> <p>Break: The conditions in [Condition A] are set as sequential break conditions. The conditions in [Condition B] are set as sequential break or conditions</p> <p>Trace: The conditions in [Condition A] are set as sequential trace conditions. The conditions in [Condition B] are not set as sequential trace conditions</p>
[TRGB Option]	<p>Selects a condition for the output of a pulse from the trigger output pin of the emulator when the condition set in the [Condition B] dialog box is satisfied.</p> <p>Condition 1: When a condition among channels 1 to 8 is satisfied, a break occurs, and no trigger is output. (Initial value)</p> <p>Condition 2: When a condition among channels 1 to 8 is satisfied, a trigger is output.</p> <p>Condition 3: When a condition of a specified channel is satisfied, a trigger is output. The channel number can be selected from the combo box.</p>
[User break controller]	<p>Selects whether or not the E8000S uses the MPU's on-chip user break controller.</p> <p>User: Releases the UBC to the user. Break Conditions U7 and U8 cannot be used. If these conditions have been set, the settings will be canceled.</p> <p>Break Condition U7,8: The E8000S uses the UBC for Break Conditions U7 and U8. (Initial value)</p> <p>Break Condition U8->7: The E8000S uses the UBC for sequential break of Break Conditions U7 and U8. The user program only stops when Break Conditions U8 and U7 are satisfied, in that order. To use this sequential break function, break conditions must be set for U7 and U8.</p>


Note: For details on selecting a sequential break or trace condition, refer to sections 5.5, Break Functions, and 5.6, Trace Functions.

[Loading flash memory] Page:

The E8000S can download data to the flash memory area.

Prepare a program for writing to flash memory (writing module) and a program for erasing flash memory (erasing module).

Use this page to set parameters for downloading to the flash memory area.



The image shows a software configuration dialog box with five tabs: "General", "Execution Mode1", "Execution Mode2", "Loading flash memory", and "CPU Operating Mode". The "Loading flash memory" tab is selected. The dialog contains the following controls:

- "Loading flash memory": Radio buttons for "Disable" (unselected) and "Enable" (selected).
- "Erasing flash memory": Radio buttons for "Disable" (unselected) and "Enable" (selected).
- "File name": A text input field followed by a "Browse..." button.
- "Bus width of flash memory": A dropdown menu currently showing "32-bit bus width".
- "Flash memory erasing time": A text input field containing "3" followed by the unit "minute".
- "Entry point" section (enclosed in a box):
 - "All erasing module address": A text input field containing "H'0".
 - "Writing module address": A text input field containing "H'0".

Figure 5.5 [Configuration] Dialog Box ([Loading flash memory] Page)

Table 5.7 [Loading flash memory] Page

Page	Description
[Loading flash memory]	<p>Enables or disables downloading to flash memory. Select Enable to download to the flash memory area. After Enable is selected, the writing module is always invoked when [Load Program...] is selected from the [File] menu or [Load...] is selected from the [Memory] menu.</p> <p>Disable: Does not download to flash memory. Enable: Downloads to flash memory.</p>
[Erasing flash memory]	<p>Enables or disables erasing before downloading to flash memory. Select Enable to invoke the erasing module before invoking the writing module.</p> <p>Disable: Does not erase flash memory. Enable: Erases flash memory.</p>
[File name]	<p>Sets the file names for the writing and erasing modules. The files specified here will be loaded to the RAM area before loading to flash memory.</p>
[Bus width of flash memory]	<p>Sets the bus width for flash memory.</p>
[Flash memory erasing time]	<p>Sets the timeout value for erasing flash memory . If erasing requires a long time, choose a large value. A positive integer value from 0 to 65535 can be specified.</p>
[All erasing module address]	<p>Sets the address of the erasing module.</p>
[Writing module address]	<p>Sets the address of the writing module.</p>

Note: The writing and erasing modules must be prepared by the user.

Execution jumps from the E8000S firmware to the writing and erasing modules. To ensure that the execution successfully jumps from the E8000S firmware to the writing and erasing modules then returns to the E8000S firmware, satisfy the following conditions:

- All general and control register values must be saved and restored before and after invoking the writing and erasing modules.
- The writing and erasing modules must be created so that execution always returns to the calling program.

Create the modules using the following interface to give the information necessary for flash memory access:

Table 5.8 Module Interface

Module Name	Parameters	Return Value
Writing module	R4(L): Writing address R7(L): Verification option 0 = Writing with verification 1 = Writing without verification R5(L): Access size 0x4220 = Byte 0x5720 = Word 0x4C20 = Longword R6(L): Write data	R0(L): Termination code Normal termination = 0 Abnormal termination = Other than 0 Verification error = "BT"
Erasing module	R4(L): Access size 0x4220 = Byte 0x5720 = Word 0x4C20 = Longword	None

Notes: 1. (L) means the long size.

2. Writing module

The write data is set in an area of specified access size in the R6 register. When the access size is a word or byte, the upper bits of the R6 register will be filled with 0s.

- Notes: 1. When the flash memory downloading function is enabled, data cannot be downloaded to other areas.
2. The flash memory area can be accessed only by this downloading function. The memory writing or software break functions must only be performed to the RAM area.
3. When the flash memory downloading function is enabled, execution cannot be stopped by clicking the [Stop] button during erasing.
4. The entry areas of the modules must be in the MMU-disabled area.
5. If data has been written to flash memory, be sure to select [Enable] for [Erasing flash memory]. If [Disable] is selected, a verification error will occur.
6. The settings of the [Loading flash memory] page will be stored in the session file. However, when the session file is loaded, the setting of [Loading flash memory] always becomes [Disable]. Be sure to select [Enable] for [Loading flash memory] before downloading to flash memory.

Sample Programs: Sample programs are provided in the \FMtool folder in the HDI installation folder. Refer to these programs when creating user-specific programs.

Table 5.9 Sample Program Specifications

Item	Description
Endian	Big
RAM area to be used	H'0C001000 to H'0C001FFF
Start address of writing module	H'0C001100
Start address of erasing module	H'0C001000
Workspace for the HEW	\<Folder where the following HDI file is installed> \FMTOOL\FMTOOL.HWS
Load module file in the S-type format	\<Folder where the following HDI file is installed> \FMTOOL\FMTOOL\RELEASE\FMTOOL.MOT
Source file	\<Folder where the following HDI file is installed> \FMTOOL\FMTOOL\FMTOOL.SRC \<Folder where the following HDI file is installed> \FMTOOL\FMTOOL\FMTOOL.C

Note: This program was created by using v.1.2 of the HEW. It is not possible to open the attached workspace in an older version of the HEW. In such cases, creation of a new workspace is necessary.

[CPU Operating Mode] Page:

Use this page to set and display the details of the MPU's operating mode.




Figure 5.6 [Configuration] Dialog Box ([CPU Operating Mode] Page)

Table 5.10 [CPU Operating Mode] Page

Page	Description
[Item]	Displays a list of the [CPU Operating Mode] items
[Status]	Displays the current setting for the item
[Setting...]	Displays the [CPU Operating Mode] dialog box that is used to change the settings. When [Finish] is clicked in the [CPU Operating Mode] dialog box, the E8000S restarts and ignores the settings made in other dialog boxes.

5.2.2 [CPU Operating Mode] Dialog Box

Use this ‘wizard’-style dialog box to set the MPU’s operating mode. This dialog box has three pages, and they are listed in table 5.11. Changing the settings in the [CPU Operating Mode] dialog box will invoke the HDI.

Table 5.11 [CPU Operating Mode] Dialog Box

Page	Description
[MD Pin]	Sets the PCI mode, clock input, master/slave, CS0 memory type, endian, CS0 bus width, and clock mode
[Memory Type]	Indicates the type of memory in CS0 to CS6
[Multiplexed Pin]	Selects port or bus functions for pins D51 to D32*
[H-UDI (JTAG) Clock]	Sets the input clock to the H-UDI (JTAG interface)

Note: Only available for the SH7750R.

Settings made in the [CPU Operating Mode] dialog box are saved in the emulator and not in the session file. The initial values on each page are the values initially installed with the system files. If the settings have changed, the initial values at initiation are the changed values.

[MD Pin] Page:

Use this page to set the PCI mode, clock input, CS0 memory type, endian, CS0 bus width, and clock mode. Set the conditions on each page as required, then click the [Next] button.

MD10-0	MD10	MD9	MD8	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
E8000S	High	High	Low	High	High	Low	High	High	Low	High	High
User System	High										

Figure 5.7 [CPU Operating Mode] Dialog Box ([MD Pin] Page)


Table 5.12 [MD Pin] Page

Item	Description
[PCI (MD10-9)]* ¹	Sets the PCI mode. Select PCI host with external clock input, PCI host with bus clock, PCI non-host with external clock input, or PCI disabled.
[Clock Status (MD8)]	Sets the input clock (fixed to External input clock).
[Master/Slave (MD7)]	Fixed to Master.
[CS0 Memory Type (MD6)]	Sets the type of memory in CS0. Select MPX or NORMAL (initial value).
[Endian (MD5)]	Sets the endian in use. Select Big (initial value) or Little.
[CS0 Bus Width (MD4-3)]	Sets the bus width of the CS0 space. Select 8 Bit, 16 Bit, 32 Bit (initial value), or 64 Bit* ² .
[Clock Mode (MD2-0)]	Sets the clock mode (Initial value: Clock Mode 4).
[MD10-0]	Displays the current status of the mode pins in High or Low.* ³
[Next >]	Goes to the next page [Memory Type].
[Cancel]	Cancels changes to the CPU operating mode settings

- Notes: 1. When the user system is not connected, the [PCI (MD10-9)] setting is switched to "PCI disabled" when the emulator starts up. Only available for the SH7751R.
2. Only available for the SH7750R.
3. MD10 and MD9 are only available for the SH7751R.

[Memory Type] Page:

Use this page to indicate the types of memory in CS0 to CS6, the type of SDRAM type in CS2 and CS3, and the bus widths. The settings on this page are used in analyzing the external bus trace information. Make the settings correctly then click the [Next] button.



Memory Bank	Memory Type
CS0	NORMAL
CS1	NORMAL
CS2	NORMAL
CS3	NORMAL
CS4	NORMAL
CS5	NORMAL
CS6	NORMAL

< Back Next > Cancel Help

Figure 5.8 [CPU Operating Mode] Dialog Box ([Memory Type] Page)

Table 5.13 [Memory Type] Page

Item	Description
[CS0]	Indicates the type of memory in area 0 (CS0 space). Select NORMAL (initial value), BURST ROM, or MPX.
[CS1]	Indicates the type of memory in area 1 (CS1 space). Select NORMAL (initial value) or MPX.
[CS2]* ¹	Indicates the type of memory, and, if SDRAM, its type and the SDRAM bus width in area 2 (CS2 space). Select NORMAL (initial value), BYTE Control SRAM, SDRAM, or MPX.
[CS3]* ¹	Indicates the type of memory, and, if SDRAM, its type and the SDRAM bus width in area 3 (CS3 space). Select NORMAL (initial value), SDRAM 16M:1M x 8bit x 2, 64M:2M x 8bit x 4/Bus width 32 bit, SDRAM 16M:1M x 8bit x 2, 64M:2M x 8bit x 4/Bus width 64 bit, SDRAM 128M:4M x 8bit x 4/Bus width 32bit, SDRAM 256M:4M x 16bit x 4/Bus width 32bit, SDRAM Other/Bus Width 32bit, SDRAM Other/Bus Width 64bit, DRAM, EDO-DRAM, or MPX.
[CS4]	Indicates the type of memory in area 4 (CS4 space). Select NORMAL (initial value), BYTE Control SRAM, or MPX.
[CS5]	Indicates the type of memory in area 5 (CS5 space). Select NORMAL (initial value), BURST ROM, MPX, or PCMCIA.
[CS6]	Indicates the type of memory in area 6 (CS6 space). Select NORMAL (initial value), BURST ROM, MPX, or PCMCIA.
[< Back]	Returns to the [MD Pin] page
[Next >]	Goes to the next page [Multiplexed Pin]
[Cancel]	Cancels changes made to the settings

Note: The emulator uses this setting to acquire bus trace information. To correctly acquire bus-trace information in the CS2 or CS3 space, set each option correctly.

SDRAM (synchronous DRAM) bus widths that can be connected for selection by [CS3] can be classified as follows (for details, refer to the hardware manual).

- SDRAM 16M: $1 \text{ Mbit} \times 8 \text{ bits} \times 2$, 64M: $2 \text{ Mbits} \times 8 \text{ bits} \times 4$ /Bus width 32 bits
BUS 32 (16M: $1 \text{ Mbit} \times 8 \text{ bits} \times 2$) $\times 4$, BUS 32 (64M: $2 \text{ Mbits} \times 8 \text{ bits} \times 4$) $\times 4$,
BUS 32 (128M: $2 \text{ Mbits} \times 16 \text{ bits} \times 4$) $\times 2$
- SDRAM 16M: $1 \text{ Mbit} \times 8 \text{ bits} \times 2$, 64M: $2 \text{ Mbits} \times 8 \text{ bits} \times 4$ /Bus width 64 bits
BUS 64 (16M: $1 \text{ Mbit} \times 8 \text{ bits} \times 2$) $\times 8$, BUS 64 (64M: $2 \text{ Mbits} \times 8 \text{ bits} \times 4$) $\times 8$,
BUS 64 (128M: $2 \text{ Mbits} \times 16 \text{ bits} \times 4$) $\times 4$
- SDRAM 128M: $4 \text{ Mbits} \times 8 \text{ bits} \times 4$ /Bus width 32 bits
BUS 32 (64M: $4 \text{ Mbits} \times 4 \text{ bits} \times 4$) $\times 8$, BUS 32 (128M: $4 \text{ Mbits} \times 8 \text{ bits} \times 4$) $\times 4$
- SDRAM 128M: $4 \text{ Mbits} \times 8 \text{ bits} \times 4$ /Bus width 64 bits
BUS 64 (128M: $4 \text{ Mbits} \times 8 \text{ bits} \times 4$) $\times 8$
- SDRAM 256M: $4 \text{ Mbits} \times 16 \text{ bits} \times 4$ /Bus Width 32 bits
BUS 32 (256M: $4 \text{ Mbits} \times 16 \text{ bits} \times 4$) $\times 2$
- SDRAM 256M: $4 \text{ Mbits} \times 16 \text{ bits} \times 4$ /Bus width 64 bits
BUS 64 (256M: $4 \text{ Mbits} \times 16 \text{ bits} \times 4$) $\times 4$
- SDRAM Other/Bus Width 32 bits
BUS 32 (16M: $256 \text{ kbits} \times 32 \text{ bits} \times 2$) $\times 1$, BUS 32 (16M: $512 \text{ kbits} \times 16 \text{ bits} \times 2$) $\times 2$,
BUS 32 (64M: $512 \text{ kbits} \times 32 \text{ bits} \times 4$) $\times 1$, BUS 32 (64M: $1 \text{ Mbit} \times 16 \text{ bits} \times 4$) $\times 2$,
BUS 32 (64M: $1 \text{ Mbit} \times 32 \text{ bits} \times 2$) $\times 1$
- SDRAM Other/Bus Width 64 bits
BUS 64 (16M: $256 \text{ kbits} \times 32 \text{ bits} \times 2$) $\times 2$, US 64 (16M: $512 \text{ kbits} \times 16 \text{ bits} \times 2$) $\times 4$,
BUS 64 (64M: $512 \text{ kbits} \times 32 \text{ bits} \times 4$) $\times 2$
BUS 64 (64M: $1 \text{ Mbit} \times 16 \text{ bits} \times 4$) $\times 4$, BUS 64 (64M: $1 \text{ Mbit} \times 32 \text{ bits} \times 2$) $\times 2$

Note: The bus width of 64 bits is only available for the SH7750R.

[Multiplexed Pin] Page:

Sets port functions for pins D51-D32.* Set the conditions then click the [Next] button.




Figure 5.9 [CPU Operating Mode] Dialog Box [Multiplexed Pin] Page

Note: Only available for the SH7750R.

Table 5.14 [Multiplexed Pin] Page

Option	Description
[D51-D32]	Sets the port function for pins D51-D32.* Select DATA BUS (to use these pins as data pins) (initial value) or I/O PORT (to use these pins as I/O port pins).
[< Back]	Returns to the [Memory Type] page
[Next >]	Goes to the next page [H-UDI (JTAG) Clock]
[Cancel]	Cancels any change in settings

Note: When 64 Bit is selected for [CSO Bus width (MD4-3)] in the [Mode 8-0] page, [DATA BUS] will always be selected.

[H-UDI (JTAG) Clock] Page:

Sets the H-UDI (JTAG interface) input clock. Set the conditions and click the [Finish] button to close the [CPU Operating Mode] dialog box. The HDI will be restarted.




Figure 5.10 [CPU Operating Mode] Dialog Box ([H-UDI (JTAG) Clock] Page)

Table 5.15 [H-UDI (JTAG) Clock] Page

Item	Description
[H-UDI (JTAG) Clock]	Sets the frequency of the clock for input to the H-UDI. Select 5 MHz (initial value), 10 MHz, or 20 MHz
[< Back]	Returns to the [Memory Type] page
[Finish]	Sets the emulator according to the content of each page, then re-initiates the emulator
[Cancel]	Cancels changes made to the settings

Note: The input clock for the H-UDI must be set at a frequency lower than that of the clock that drives the peripheral internal module (P ϕ).

5.3 Realtime Emulation

5.3.1 Execution

Table 5.16 shows the main forms of realtime emulation.

Table 5.16 Settings in the [Configuration] Dialog Box

Form	Function	Procedure
Normal execution	Executes the user program from the current PC (program counter) address.	Click the [Go] button Select [Go] from the [Run] menu
Execution from the reset vector	Inputs the RESET signal to the MPU, then execute the user program from the reset vector.	Click the [Reset Go] button Select [Reset Go] from the [Run] menu
Execution from a specified address	Executes the user program from the specified address	Place the mouse cursor on the [Source] window. Then click the [Go To Cursor] button or select [Go To Cursor] from the [Run] menu. Specify a start address for the [Program Counter] in the [Run] dialog box, then click the [Go PC] button
Execution to a specified address	Specifies the end address, and executes the user program up to that address.	Specify a start address for the [Program Counter] in the [Run] dialog box, specify an end address for [Stop At] in the [Run] dialog box, then click the [Go PC] button. More than one address can be specified as an end address.

Any of the various modes of emulation listed in table 5.17 can be specified by selecting [Emulation mode] from the [General] page of the [Configuration] dialog box.

Table 5.17 Emulation Modes

Emulation Mode	Description	[Emulation mode] Setting
Cycle reset mode	The emulator periodically inputs the RESET signal to the MPU during realtime emulation and execution from the reset state is thus periodically repeated. When the RESET signal is input to the MPU, a low-level pulse is concurrently output on the trigger-output probe. This function is useful for observing waveforms from the initial state, for example during a power-on-reset up to a specified time. The reset intervals can be selected from among 6.5 us, 9.8 us, 50 us, 100 us, 500 us, 1 ms, 5 ms, 10 ms, 50 ms, 100 ms, 500 ms, or 1 s.	Cycle Reset X (X: 6.5 us, 9.8 us, 50 us, 100 us, 500 us, 1 ms, 5 ms, 10 ms, 50 ms, 100 ms, 500 ms, or 1 s)*
Internal sequential break mode	An internal sequential break can be specified by using Break Condition U1 to U4. For details, refer to section 5.5.6, Internal Sequential Break.	Break Condition U Sequential X (X: 4 -> 3 -> 2 -> 1, 3 -> 2 -> 1, or 2 -> 1)
Timeout break mode	A break occurs when the Performance Analysis 1 [Time Out] specification or [Count] (maximum number of passes) specification is satisfied. For details, refer to section 5.5.10, Timeout Break.	Timeout break of Performance analysis
Timeout trace-stop mode	Acquisition of trace information is terminated when the Performance Analysis 1 [Time Out] specification or [Count] (maximum number of passes) specification is satisfied. For details, refer to section 5.6.1, Timeout Trace Stop.	Timeout trace of Performance analysis
Elapsed time of condition satisfaction mode	The execution time over which the condition specified as Condition B is satisfied. For details, refer to section 5.7.2, Measuring Execution Time between Satisfaction of Specified Conditions	Time interval measurement (Condition B)
Break-disabled mode	All break functions except the forced break are disabled during program execution	No break

Note: In cycle-reset mode, the RESETP signal is output to the MPU regardless of the MPU's operating state when the time specified by the command has elapsed. Figure 5.11 shows the timing with which the TRIG signal is output to the trigger-output probe in cycle-reset mode.




Figure 5.11 Timing for Trigger Signal Output

Restrictions on emulation modes are listed in table 5.18.

Table 5.18 Restrictions on Emulation Modes

Emulation Mode	Restrictions
Cycle-reset mode, and elapsed time of condition satisfaction mode	<ul style="list-style-type: none"> Settings for software, software sequential, hardware, hardware sequential, internal, and internal sequential breaks are all ignored. Trace-acquisition conditions are ignored. Trace-halt mode is not available.
Internal sequential break mode	Settings for software and software sequential breaks are ignored.
Timeout break mode	Settings for software and software sequential breaks are ignored.
Timeout trace-stop mode	Settings for software and software sequential breaks are ignored.
Break-disabled mode	Settings for software, software sequential, hardware, hardware sequential, internal, internal sequential breaks are all ignored.

See section 5.5, Break Functions for details on break conditions, and see section 5.6, Trace Functions for details on trace-acquisition conditions.

5.3.2 Trace Halt Mode

Function: While in trace-halt mode, tracing is halted, and this means that trace information cannot be acquired by the trace buffer. During periods in trace-halt mode, emulation continues and is not suspended.

Entering trace-halt mode: trace-halt mode can be entered in any of the following ways.

- Select [Halt] from the pop-up menu of the [Trace] window
- When emulation is in timeout trace-stop mode, trace-halt mode is automatically entered when the condition set in Performance Analysis 1 is satisfied (i.e., when the specified timeout period or number of passes has been exceeded).
- Trace-halt mode is automatically entered when a condition that has been specified as a trace-stop condition (Trace Conditions A, B, C, either as individual channels or as sequential breaks) is satisfied. 'TRACE STOP' will be displayed in the status bar.
- When trace is halted by the overflow of the trace buffer.

Returning from trace-halt mode: any of the following actions will return the system to normal emulation.

- Enter the END command in the [Command Line] window.
- Select [Restart] from the [Trace] window's popup menu.

Stopping the execution of the user program: any of the followings actions will stop execution of the user program.

- Enter the HALT command in the [Command Line] window.
- Click the [Stop] button.
- Select [Halt] from the [RUN] menu.

5.3.3 Display of Reason for Termination and Operating Status

Reason for Termination: when emulation is terminated, the cause of termination is displayed as the [Cause of last break] on the [Platform] page in the [System Status] window, and on the HDI window's status bar.

Table 5.19 is a list of the messages that indicate the various reasons for termination.

Table 5.19 Reasons for Termination

Display	Meaning
BREAK CONDITION A1,2,3,4,5,6,7,8	Break Condition A has been satisfied.
BREAK CONDITION B1,2,3,4,5,6,7,8	Break Condition B has been satisfied.
BREAK CONDITION C1,2,3,4,5,6,7,8	Break Condition C has been satisfied.
BREAK CONDITION U1,2,3,4,5,6,7,8	Break Condition U has been satisfied.
BREAK CONDITION SEQUENTIAL U	Sequential Break Conditions U1 to U4 have been satisfied.
BREAK CONDITION SEQUENTIAL UBC	Sequential Break Conditions U7 and U8 have been satisfied.
BREAK CONDITION SEQUENTIAL A	Sequential Break Condition A has been satisfied.
BREAK CONDITION SEQUENTIAL B	Sequential Break Condition B has been satisfied.
BREAK KEY	A forced break has been issued via the [Stop] button or [Halt] from the [Run] menu.
BREAKPOINT	The break was triggered by a software breakpoint.
BREAK SEQUENCE	The break was triggered by a software sequential breakpoint.
ILLEGAL INSTRUCTION	A break instruction (H'003B) has been executed.
MULTI BREAK	Break triggered by the multibreak feature.
RESET BY E8000S	An error has occurred in the user system. The emulator has input a RESET signal to the user system and forced the termination of execution.
STOP ADDRESS	Termination was because of a GO command with a break address as an argument.
SUBROUTINE TIMEOUT	The timeout condition specified in Performance Analysis 1 has been satisfied.
SUBROUTINE COUNT OVERFLOW	The maximum number of passes condition specified in Performance Analysis 1 has been satisfied.
TRACE BUFFER OVERFLOW	The break is due to a trace-buffer overflow.
WRITE PROTECT	Writing to a write-protected area was attempted.

Operating Status Display: While the user program is in execution, the MPU's operating status is monitored and displayed on the HDI window's status bar. This function allows the user to observe the progress of the program. The display is only updated when the status changes.

Table 5.20 is a list of the operating status messages.

Table 5.20 Operating Status Display

Display	Meaning
AB=xxxxxxxx	During execution of the user program, the address from which operations are fetched is displayed here.
Reset	The MPU has been reset. The RESET signal is low.
Running	Execution of the user program has been initiated. This message is displayed once the execution has been started or restarted. Note that this message is deleted when AB=xxxxxxxx starts to be displayed.
Sleep	The MPU is in its sleep state
Standby	The MPU is in its standby state
TOUT A=xxxxxxxx	The value displayed is the value on the address bus. The bus termination period has exceeded the time specified as [Bus timeout] in the [Configuration] dialog box.
VCC Down	V_{DDQ} (power voltage) is lower than 2.65 V. The MPU is not operating correctly (this message is only displayed when the user clock has been selected).
RDY A=xxxxxxxx	The RDY signal is low. The value displayed is the value on the address bus. This is not displayed during refresh cycles.
BREQ	The BREQ signal is low.

Note: Includes the case when memory access is to cached memory and is thus not via the external bus.

5.4 Step Functions

5.4.1 Step Execution

Several types of step execution are available, and are shown in table 5.21.

Table 5.21 Step Execution

Type	Description	Procedure
Executing each instruction of a function as a single step	Executes each line or instruction as one step. When a function is called, the call is executed, and execution stops at the first line or instruction of the called function.	Click the [Step In] button. Select [Step In] from the [Run] menu.
Executing all instructions of a function as a single step	Executes each line or instruction as one step until a function is called. When a function is called, all instructions of the called function are executed as a single step, and execution stops at the line or instruction immediately after the calling line or instruction. This style of step execution is only possible in the RAM area in the user system, or in an area allocated to the emulation memory.	Click the [Step Over] button. Select [Step Over] from the [Run] menu.
Executing a specified number of steps	Executes the specified number of steps.* Note: The specified address must be the start of an instruction. If, for example, the address of the second byte of an instruction is specified, execution will not stop, and the specified number of steps will still be executed.	Click the [Step dialog] button, specify the number of steps in [Steps] in the [Step Program] dialog box, and start execution. Selecting [Step Over Calls] allows a function call to be executed as a single step. Select [Step...] from the [Run] menu. The settings are the same as above.
Stopping function execution	Steps out of a function. Execution stops at the line after the calling line in the program.	Click the [Step Out] button. Select [Step Out] from the [Run] menu.


Note: The settings of some break conditions may become invalid according to the type of step function to be executed. For details on the relation between the type of step function and the available break conditions, refer to appendix E.9, Step Function.

5.4.2 Interrupts during Step Execution

Interrupts cannot normally be accepted during step execution. Select [Interrupts during step] from the [General] page of the [Configuration] dialog box if you want interrupts to be accepted during step execution.

5.5 Break Functions

The emulator provides break function shown in table 5.22. The HDI displays a list of breakpoints in the [Breakpoints] window, and the break conditions are specified in the dialog boxes for break functions.



Enable	File/Line	Symbol	Address	Type
●			0C000040	Break Point Virtual Space ASID=D'255
●			0C000000	Break Sequence Virtual Space ASID=D'0
0				Break Condition A Sequential
0	Tlb_s.src/76	Tlbs_P2	A0000088	Break Condition B1:Enable address H'a0000088
0	Tlb_s.src/97	Tlbs_L200	A0000088	Break Condition C1:Enable address H'a00000b8
0				Break Condition U1:Enable asid D'255

Figure 5.12 [Breakpoints] Window

For details on the [Breakpoints] window, refer to the Hitachi Debugging Interface User's Manual in the CD-R.

Table 5.22 Break Functions

Type	Description
Software break	The contents of the specified address are replaced by a break instruction (at dedicated instruction for use with the emulator), and the program is then executed. When the break instruction is executed, a break occurs. "Break Point" is displayed under Type in the [Breakpoints] window.
Software sequential break	An order for the satisfaction of conditions can be specified for software breakpoints. When all of the specified conditions have been satisfied in the specified order, a break occurs. Up to seven pass points (in order of satisfaction) and one reset point can be specified. "Break Sequence" is displayed under Type in the [Breakpoints] window.
Hardware break	This type of break is generated by the dedicated hardware in the emulator. Conditions can be specified as Break Condition A, B, and C, and when one of these conditions has been satisfied, a break occurs. "Break Condition Xn" (X: A, B, or C; n: number) is displayed under Type in the [Breakpoints] window.
Hardware sequential break	An order of satisfaction can be specified for hardware break conditions, too (Break Condition A or B). When all of the specified conditions have been satisfied in the specified order, this kind of break occurs. "Break Condition X Sequential" (X: A or B) is displayed under Type in the [Breakpoints] window.
Internal break	This break function is implemented by the MPU. When any of the conditions specified as Break Condition U1 to U8 has been satisfied, this kind of break occurs. "Break Condition Un" (n: number) is displayed under Type in the [Breakpoints] window. Break Condition U5 is for breaks due to internal I/O access, and Break Condition U6 is for breaks due to the execution of an LDTLB instruction. The user break controller can be used for Break Condition U7 and U8.
Internal sequential break	An order of satisfaction can be specified for internal break conditions. This kind of break occurs when all of the specified conditions have been satisfied in the specified order. Break Condition U1 to U4 can be used in four levels of sequential break conditions. Break Condition U7 and U8 can be used in two levels of sequential break conditions.
Forced break	This is the break for the forcible termination of a program that is issued on selection of the HDI's [Stop] button.
Forced break due to writing to a write-protected area	This kind of break occurs when the current user program writes to an area of the emulation memory that has the write-protected attribute.

Table 5.22 Break Functions (cont)

Type	Description
Break due to trace buffer overflow	This break occurs when the trace buffer in the emulator station overflows during trace acquisition.
Timeout break	A timeout break occurs when the execution time exceeds the timeout condition specified for Performance Analysis 1.

Notes: 1. In the [Enable] column of the [Breakpoints] window, O is displayed when the corresponding Break Condition A, B, C or U is enabled. Nothing is displayed when the Break Condition is disabled.
When a breakpoint is specified at an address that has also been specified as the address-bus condition for Break Condition A, B, C or U, ● is displayed instead of O.

2. During execution of the user program, [Go to Source] item of the pop-up menu in the [Breakpoints] window cannot be used to move from the display of a breakpoint to the corresponding line of source code (or address) in the [Source] or [Disassemble] window.

5.5.1 Software Break

Overview: Any content at the specified address is replaced by a break instruction (a dedicated instruction for use with the emulator). Execution of the user program stops when the break instruction is executed. The instruction that had been at the address is not executed, so the result is a break before execution. A number of passes can be specified as a break condition, and a break will then occur when the breakpoint has been passed the specified number of times. It is possible to specify up to 255 software breakpoints. Up to 65,535 passes can be specified for each software breakpoint.




Figure 5.13 Example of a Software Break Instruction

When memory is accessed in trace-halt mode, the contents at the specified address are replaced with a break instruction.

Setting a Software Break: Place the cursor in the [Breakpoints] window and click the right-hand mouse button to display the pop-up menu. Select [Add...] from the menu, and the [Break] dialog box will appear.




Figure 5.14 [Point] Page ([Break] Dialog Box)

Click the [Add...] button to open the [Break Point] dialog box. Specify the breakpoint's address, a number of passes, and the memory space used for the address specification, then click the [OK] button.

Table 5.23 [Point] Page Options

Option	Description
[Break point]	Displays the specified pass point addresses and the number of passes. The pass point and reset point address settings are displayed as follows. <pass point address> <specified count> <number of passes><address space> <number of passes> indicates the number of times the breakpoint was passed before execution was completed. This is cleared on the next execution. <address space> is displayed as follows: Physical Space: Physical space Virtual Space ASID=D'xxx: Virtual space (xxx is an ASID value)
[Add...]	Sets software breakpoints. Clicking [Add...] opens the [Break Point] dialog box.
[Edit...]	Allows the user to modify the software breakpoint settings selected in the [Break point] list box. Clicking [Edit...] opens the [Break Point] dialog box.
[Reset]	Clears the software breakpoint settings selected in the [Break point] list box.
[Reset All]	Clears all software breakpoints.

Click the [Add...] button on the [Point] page to open the [Break Point] dialog box. Specify the breakpoint's address, the number of passes, and memory space for the specified addresses, then click the [OK] button.




Figure 5.15 [Break Point] Dialog Box ([Address] Page)

The display returns to the [Point] page. The [Break point] list box now displays the specified address and memory space. Click the [OK] button to close the [Break] dialog box.

Table 5.24 [Break Point] Dialog Box Options

Option	Description
[Value]	Sets the breakpoint's address as a numeric or symbolic value.
[Count Number]	Sets a number of passes. A break occurs when the breakpoint has been passed the specified number of times. The default setting is H'1. Any value from H'1 to H'FFFF can be set here.
[Normal]	Translates addresses according to the current state of the emulator. When the VP_MAP table is enabled and the address is within the table's range, the address is translated according to the VP_MAP table. When the address is beyond the table's range, the address is translated according to the MMU's state when the corresponding command is input. When the VP_MAP table is disabled, the address is translated according to the MMU's state when the command is input.
[Physical Space]	Sets the address space as physical addresses.
[Virtual Space]	Sets the address space as virtual addresses.
[ASID]	Sets an ASID value for use when a virtual address is specified. This is only enabled when the [Virtual Space] radio button is selected.

When a software break is placed, it replaces the instruction at the specified address. It is only possible to set a software break in the RAM area (including the standard emulation memory). However, it is not possible to set a software breakpoint at an address that satisfies any of these conditions:

- The address holds H'003B
- The address is used as part of a software sequential breakpoint
- The address is in any area other than CS areas
- An instruction which may satisfy Break Condition U4
- The address of the delay slot for a delayed-branch instruction

- Notes:
1. When the number of passes is specified, emulator firmware stops the program (for about 100 ms) every time the program passes the address set as a break condition so that it can update its count of passes. As a result, the program does not operate in realtime. When the program passes such an address, the emulator executes the instruction at the address as a single step then returns to normal program execution. Break Condition U4 becomes invalid during execution of this single step.
 2. Use software breakpoints for the [Stop At] settings allowed in the [Run Program] dialog box. Therefore, when 255 software breakpoints have been set, any further specification made by using the [Stop At] item of the [Run...] menu is invalid. Ensure that the total number of software breakpoints and settings made by using the [Stop At] item of the [Run...] menu is 255 or less.

3. When a disabled breakpoint address is specified as a stop address in the [Run Program] dialog box, the breakpoint becomes enabled after the first time that execution subsequently stops at that address.
4. When the content of a software breakpoint address is modified during execution of the user program, the following message will be displayed after execution stops.

BREAKPOINT IS DELETED A=xxxxxxxx

When the above message is displayed, use the [Delete All] or [Disable] button in the [Breakpoints] window to cancel all software breakpoint settings.

5. If it is not possible to correctly set a breakpoint when a session file is loaded, the breakpoint is registered as DISABLE in the [Breakpoints] window.
6. Software breakpoints are ignored during step execution.
7. Do not set a software breakpoint immediately after the delay slot of a delayed branch instruction. If this is attempted, a slot illegal instruction interrupt will occur when the delayed branch instruction is executed, and the break will not occur.
8. Do not allow the user program to modify memory at a breakpoint address.
9. The contents of the specified address where a breakpoint has been set are replaced by a break instruction during emulation.

5.5.2 Software Sequential Break

Overview: A software sequential break occurs when software breakpoints are encountered in the specified order.





Figure 5.16 Example of a Software Sequential Break

A reset point can be specified along with the pass points. When execution passes the reset point, or if the breakpoints are not executed in the specified order, the record of execution for the software breakpoint up to that point is cleared. The emulator then restarts checking for satisfaction of the sequential break conditions from the first breakpoint. Up to seven pass points and one reset point can be specified.



Setting Software Sequential Break: Place the cursor in the [Breakpoints] window then click the right-hand mouse button to display the pop-up menu. Select [Add...] from the menu, and the [Break] dialog box will appear. Select the [Sequence] page.




Figure 5.18 [Break] Dialog Box ([Sequence] Page)

Table 5.25 [Sequence] Page Options

Option	Description
[Sequence point]	<p>Displays the specified pass point addresses. This display is empty if there are no settings.</p> <p>1 to 7: Settings for pass point addresses 1 to 7 R: Setting of the reset point address</p> <p>The pass point and reset point address settings are displayed as follows. <pass point address> <number of passes> <address space></p> <p>The number of passes indicates the number of times the pass point or reset point was passed while the program was being executed. However, counting re-starts from 0 when the number of passes exceeds D'16383. Cleared on the next execution.</p> <p><address space> is displayed as follows. Physical Space: Physical space Virtual Space ASID=D'xxx: Virtual space (xxx is an ASID value)</p>
[Edit...]	<p>Allows the user to modify the software sequential breakpoint settings selected in the [Sequence point] list box. Clicking [Edit...] opens the [Break Point Sequence] dialog box.</p>
[Reset All]	<p>Clears all software sequential breakpoint settings in the [Sequence point] list box.</p>

Click the [Edit...] button to open the [Break Point Sequence] dialog box. Specify pass point addresses in the order of [Address 1] to [Address 7], a reset point address in [Reset Point], and the memory space for the specified address (when the specified pass points are executed in order from [Address 1] to [Address 7], the break condition will be satisfied). Click the [OK] button.




Figure 5.19 [Break Sequence] Dialog Box

The display returns to the [Sequence] page. The [Sequence point] list box will display the specified software sequential break conditions. Click the [Close] button to close the [Break] dialog box.

Table 5.26 [Break Sequence] Page Options

Option	Description
[Sequence Point] group box	[Address 1] to [Address 7] Sets a breakpoint address in the sequence of points to be passed as a number or a symbol. One to seven pass points can be set. At least two points must be set.
	[Normal] Address translation is according to the current state of the emulator state. When the VP_MAP table is enabled and the address is within the table's range, the address is translated according to the VP_MAP table. When the address is outside the table's range, the address is translated according to the MMU's state when the command is input. When the VP_MAP table is disabled, the address is translated according to the MMU's state when the command is input.
	[Physical] Sets a pass point as a physical address.
	[Virtual] Sets a pass point as a virtual address.
	[ASID] Sets an ASID value for a pass point that is set as a virtual address. This setting is only enabled when the [Virtual] radio button is selected.
[Reset Point] group box	[Address] Sets the reset point as a numerical or symbolic value. A reset point need not be set.
	[Normal] Address translation is according to the current state of the emulator state. When the VP_MAP table is enabled and the address is within the table's range, the address is translated according to the VP_MAP table. When the address is outside the table's range, the address is translated according to the MMU's state when the command is input. When the VP_MAP table is disabled, the address is translated according to the MMU's state when the command is input.
	[Physical] Sets a reset point as a physical address.
	[Virtual] Sets a reset point as a virtual address.
	[ASID] Sets an ASID value for when a reset point is set as a virtual address. This setting is only enabled when the [Virtual] radio button is selected.

When a software sequential break is placed, it replaces the instruction at the specified address. It is only possible to set a software break in the RAM area (including the emulation memory).

However, it is not possible to set a software breakpoint at an address that satisfies any of these conditions:

- The address holds H'003B
- The address is used as part of a software sequential breakpoint
- The address is in any area other than CS areas
- The address holds an instruction which may satisfy Break Condition U4

- The address of the delay slot for a delayed-branch instruction

- Notes:
1. When the number of passes or reset point is specified, emulator firmware stops the program every time the program passes the address set as a break condition so that it can update its count of passes. As a result, the program does not operate in realtime (it will stop about 100 ms). When the program passes such an address, the emulator executes the instruction at the address as a single step then returns to normal program execution. Break Condition U4 becomes invalid during this single-step execution.
 2. When a software breakpoint is set in the delay slot of a delayed branch instruction, the value in the PC will become illegal. Do not set a software breakpoint as the slot instruction after a delayed branch instruction.
 3. Do not allow the user program to modify values in memory at software sequential breakpoints.
 4. Software sequential breakpoints are ignored during step execution.

5.5.3 Hardware Break

Overview: Hardware break functions are implemented by dedicated hardware in the emulator station. The hardware break conditions shown in table 5.27 can be specified for Break Condition A, B, or C. These are AND conditions.

Table 5.27 Hardware Break Conditions

Break Condition	Description
Address bus	The condition is satisfied when the value on the address bus matches the specified value.
Data bus	The condition is satisfied when the value on the data bus matches the specified value.
Read/Write	The condition is satisfied when the RD and RDWR signal levels match a specification.
External probe	The condition is satisfied when the external probe (PRB) signal levels match a specification.
External interrupt	The condition is satisfied when the external interrupt signal levels match a specification.
Satisfaction count	The break occurs when the above conditions are satisfied the specified number of times.
Delay	The break occurs the specified number of bus cycles after the above conditions have been satisfied.

Figure 5.20 shows an example of the operation of a hardware break when an address-bus condition and satisfaction-count condition have been specified.




Figure 5.20 Example of a Hardware Break with a Satisfaction-Count Condition Specified

Figure 5.21 shows an example of the operation of a hardware break when an address-bus condition and delay condition have been specified.




Figure 5.21 Example of a Hardware Break with Delay Condition Specified

Break Conditions A, B, and C: Eight channels for each condition (24 channels in total)

The conditions available for specification as Break Conditions A, B, and C are shown in table 5.28.

Table 5.28 Specifiable Hardware Break Conditions

Break Condition	Break Condition A (1 to 8)	Break Condition B (1 to 8)	Break Condition C (1 to 8)
Address bus	O	O	O
Data bus	O	O	X
Read/Write	O	O	X
External probe	O	O	X
External interrupt	O	O	X
Satisfaction count	O	O	X
Delay	O	O	X

Note: O: Can be specified.

X: Cannot be specified.

The delay condition is only available for Break Conditions A7 and B7.

Setting a Hardware Break: The setting of Break Condition A7 is taken as an example.

Place the cursor in the [Breakpoints] window then click the right-hand mouse button to display the window's pop-up menu. Select [Add...] from the menu, and the [Break] dialog box will appear. Select the [Condition A] page.




Figure 5.22 [Break] Dialog Box ([Condition A] Page)

Table 5.29 [Condition A, B, C] Page Options

Option	Description
[Condition]	Displays the current settings for Break Condition A, B, or C. 'Empty' is displayed if there are no settings. 1 to 8: Settings for Break Condition x1 to x8 (x: A, B, or C.)
[Edit...]	Modifies the Break Condition A, B, or C settings selected in the [Condition] list box. Clicking this button opens the [Break Condition Xn] dialog box. (X: A, B, or C; n: channel number.)
[Set Condition]	Modifies the Break Condition A or B settings selected in the [Condition] list box. Clicking this button opens the [Condition] dialog box. (This option is not displayed on the [Condition C] page.)
[Reset]	Clears the Break Condition A, B, or C settings selected in the [Condition] list box.
[Reset All]	Clears all Break Condition A, B, or C settings in the [Condition] list box.

Click condition 1 to select it from the [Condition] list box. Click the [Edit...] button to open the [Break Condition A7] dialog box.

Hardware break conditions are specified in the [Break Condition A1 to A8, B1 to B8, C1 to C8] dialog box, which has the tabbed pages listed in table 5.30. However, [Break Condition C1 to C8] dialog box only has the [Address] page.

Table 5.30 [Break Condition A1 to A8, B1 to B8, C1 to C8] Dialog Box Pages

Page	Description
[Address]	Sets address bus conditions.
[Data]	Sets data bus conditions.
[Bus State]	Sets read/write cycle conditions.
[Probe]	Sets external probe signal conditions.
[Interrupt]	Sets external interrupt signal conditions.
[Count]	Sets satisfaction count conditions.
[Delay]	Sets delay conditions.

Specify the required conditions on the corresponding pages, then click the [OK] button. The [Break Condition A7] dialog box closes and the display returns to the [Condition A] page. The specified hardware break conditions will now be displayed as condition 7 in the [Condition] list box. Click the [OK] button to close the [Break] dialog box.

Hardware break conditions for the other channels are specified in the same way.

The following sections describe the pages of the [Break Condition A1 to A8, B1 to B8, C1 to C8] dialog box.

(a) [Address] Page

Use this page to specify an address bus condition.




Figure 5.23 [Break Condition A7] Dialog Box ([Address] Page)

Table 5.31 [Address] Page Options

Option	Description
[Don't Care]	Selects no address condition.
[Address]	The condition is satisfied when an address in the range above [Start] or that is selected by [Mask] is accessed.
[Range]	The condition is satisfied when an address in the range set as [Start]-[End] is accessed.
[VP_MAP]	Selects translation of addresses in the range from [Start] to [End] according to the VP_MAP command. Addresses are not translated when this option is not set or when VP_MAP is invalid.
[Start]	Sets the start of the range of address-bus values as a number or a symbol.
[End]	When [Range] is selected, sets the end of the range of address-bus values as a number or a symbol.
[Outside Range]	The condition is satisfied at any address that is not in the range above [Start] or an address selected by [Mask] or in the range set as [Start]-[End].
[Non user mask]	Selects no mask condition.
[User mask]	Sets mask conditions.
[Mask]	Set required values for bits and select bits to be masked after selecting [Address] and [User mask]. The [Range] condition will be satisfied regardless of any values set as part of the mask. The [Mask] setting is disabled if [Range] is selected as the type of address condition.

Use this page to specify a data bus condition.




Figure 5.24 [Break Condition A7] Dialog Box ([Data] Page)

Table 5.32 [Data] Page Options

Option	Description
[Don't Care]	Selects no data condition.
[High]*	Sets a value or a mask for data bus bits D63 to D32. When a mask is set on a bit, that bit always satisfies the condition regardless of its value.
[Low]	Sets a value or a mask for data bus bits D31 to D0. When a mask is set on a bit, that bit always satisfies the condition regardless of its value.
[Outside Range]	Sets the condition as any value other than those selected by [High] or [Low].

Note: Only available for the SH7750R.

The valid bus location and valid address bus differs from the memory area data bus width and endian in data bus conditions. For details on valid bus location address bus in data bus conditions, refer to the hardware manual corresponding to each MPU.

Use this page to specify a read/write cycle condition.




Figure 5.25 [Break Condition A7] Dialog Box ([Bus State] Page)

Table 5.33 [Bus State] Page Options

Option	Description
[Read/Write]	Sets either read or write cycles as the break condition.
[Read]	Sets read cycles as the break condition.
[Write]	Sets write cycles as the break condition.

Use this page to specify external probe signal (PRB1-PRB4) conditions.




Figure 5.26 [Break Condition A7] Dialog Box ([Probe] Page)

Table 5.34 [Probe] Page Options

Option	Description
[High]	Sets the high level of this external probe signal as a break condition.
[Low]	Sets the low level of this external probe signal as a break condition.
[Don't Care]	Selects no external probe signal state condition.

Use this page to specify NMI signal and external interrupt (IRL0 to IRL3) signal conditions.




Figure 5.27 [Break Condition A7] Dialog Box ([Interrupt] Page)

Table 5.35 [Interrupt] Page Options

[NMI] Group Box

Option	Description
[High]	Sets the high level of the NMI signal as a break condition.
[Low]	Sets the low level of the NMI signal as a break condition.
[Don't Care]	Selects no NMI signal state condition.

[IRL0 – IRL3] Group Box

Option	Description
[High]	Sets the high level of this external interrupt signal as a break condition.
[Low]	Sets the low level of this external interrupt signal as a break condition.
[Don't Care]	Selects no external interrupt signal state condition.

(f) [Count] Page

Use this page to specify a satisfaction count condition.




Figure 5.28 [Break Condition A7] Dialog Box ([Count] Page)

Table 5.36 [Count] Page Options

Option	Description
[Don't Care]	Selects no satisfaction count condition.
Input area	Sets the satisfaction count condition as a number of passes. The default is D'1. Any value in the range from D'1 to D'65535 can be set here.

Use this page to specify a delay condition.




Figure 5.29 [Break Condition A7] Dialog Box ([Delay] Page)

Table 5.37 [Delay] Page Options

Option	Description
[Don't Care]	Selects no delay condition.
Input area	Sets a delay condition values as a number of bus cycles. The default is D'1. Any value in the range from D'1 to D'32767 can be set here.

- Notes:
1. Break Condition A shares hardware with Trace Condition A. Therefore, when any channel of Trace Condition A has been specified, it is not possible to set or modify Break Condition A.
 2. Break Condition B shares hardware with Trace Condition B. Therefore, when any channel of Trace Condition B has been specified, it is not possible to set or modify Break Condition B.
 3. Break Condition C shares hardware with Trace Condition C and Performance Analysis. Therefore, when any channel of Trace Condition C or a Performance Analysis setting has been specified, it is not possible to set or modify Break Condition C.
 4. When a hardware break condition has been satisfied, execution may continue for two or more instructions before it stops. Other hardware break conditions may thus be satisfied before execution stops. If this is the case, two or more causes of termination will then be displayed.

Displaying a History of Hardware Break Conditions and Creating a New Condition: A history of hardware break conditions that have been set as Break Condition A or B can be displayed in the [Condition] dialog box. New conditions can also be created by using the [Condition] dialog box.

For example, click to select a channel number from the [Condition] list box on the [Condition A] page of the [Break] dialog box. Click the [Set Condition] button to open the [Condition] dialog box.

The [Condition] dialog box has the pages shown in table 5.38.

Table 5.38 Pages of the [Condition] Dialog Box

Page	Description
[History]	Displays the history of conditions that have been set as Break Condition A or B. Conditions can be moved from the [History] page to the [Entry List] page.
[Entry List]	Creates, modifies, duplicates, and deletes new conditions for Break Condition A or B.

(a) [History] Page

Use this page to display the history of hardware break condition settings for Break Condition A or B.




Figure 5.30 [Condition] Dialog Box ([History] Page)

Table 5.39 [History] Page Options

Option	Description
[Condition]	Up to 32 conditions are displayed in a list as a history of the conditions that have been set as Break Condition A or B.
[Entry]	Makes the condition selected in the [Condition] list available for use again as a channel of Break Condition A or B. Clicking the [Entry] button moves any condition selected in the [Condition] list box to the [Entry List] page, and deletes it from the [Condition] list on the [History] page.

Note: [New], [Edit], [Delete], and [Duplicate] are not available.

The last 32 hardware break condition that have been specified in the [Break Condition A1 to A8, B1 to B8] dialog boxes are displayed in the [Condition] list on the [History] page.

Select a condition from the [Condition] list then click the [Entry] button to register that condition on the [Entry List] page. The condition is deleted from the [Condition] list.

(b) [Entry List] Page

Use this page to create, modify, duplicate, delete, and display conditions for Break Condition A or B.




Figure 5.31 [Condition] Dialog Box ([Entry List] Page)

Table 5.40 [Entry List] Page Options

Option	Description
[Condition]	Up to 32 conditions that have previously been created can be redisplayed in a list.
[New]	Displays the [Condition A/B] dialog box so new conditions can be created.
[Edit]	Modifies a condition. Select a condition to be modified from the [Condition] list then click the [Edit] button to display the [Condition A/B] dialog box and modify the condition.
[Delete]	Deletes the condition selected in the [Condition] list.
[Duplicate]	Duplicates the condition selected in the [Condition] list.

Note: [Entry] is not available.

The [Condition] list displays a list of hardware break conditions that have been created. Click to select a condition then click the [OK] button to set that condition as a hardware break condition.

To modify a hardware break condition after it has been created, click its entry in the [Entry List] then click the [Edit] button to open the [Condition A/B] dialog box. Modify the condition then click the [OK] button.

To create a new hardware break, click the [New] button to open the [Condition A/B] dialog box. Specify a condition then click the [OK] button.

Any entry in the history of hardware break condition settings displayed in the [Condition] list on the [History] page can be registered in the [Condition] list on the [Entry List] page. Click the entry to select the condition from the [Condition] list on the [History] page then click the [Entry] button. After the condition has been registered in the [Condition] list on the [Entry List] page, it is deleted from the [Condition] list on the [History] page.

To delete a hardware break condition that has been created, click the condition's entry to select it from the [Condition] list box then click the [Delete] button.

To duplicate a hardware break condition that has been created, click the condition's entry to select it from the [Condition] list box then click the [Duplicate] button.

5.5.4 Hardware Sequential Break

Overview: A hardware sequential break occurs after the selected of channels of a hardware break condition have been satisfied in a specified order.

This function uses Break Condition A or B; a sequence of up to seven break conditions along with one reset point can be specified as Break Condition A or B.

The user must consider the order of satisfaction in specifying break conditions for Break Conditions A and B; a break will only occur when the break conditions have all been satisfied in the order specified by the user.

When the reset point is passed, the record of hardware sequential break conditions that have been satisfied to that point is cleared, and the emulator restarts checking for satisfaction of the sequential break conditions from the first break condition.

Setting a Hardware Sequential Break: Select [Break] for [Condition A] under [Sequence] on the [Execution Mode2] page of the [Configuration] dialog box.




Figure 5.32 [Configuration] Dialog Box (Hardware Sequential Break)

This setting selects Break Condition A for use as a hardware sequential break. At this time, any existing condition settings for Break Condition A are cleared (if there are conditions for Trace Condition A, those conditions are cleared).

Select the [Condition A] page of the [Breakpoints] window.

The same setting procedure applies to the [Condition B] page.

Figure 5.33 shows an example of the display when three break-condition points and one reset point have been specified as Break Condition A.




Figure 5.33 [Break] Dialog Box (after Hardware Sequential Break Setting)

Table 5.41 [Condition A/B] Page Options (When a Sequential Break Has Been Specified)

Option	Description
[Sequential Condition]	Displays the sequence of break conditions for Break Condition A or B. Up to seven points are displayed in the order in which they must be satisfied. 1 to 7: Hardware break conditions One reset point is displayed. R: Reset point setting
[Edit...]	Modifies the Break Condition A or B setting that was selected in the [Sequential Condition] list box. Clicking this button opens the [Condition] dialog box.
[Reset All]	Clears all Break Condition A or B settings in the [Sequential Condition] list box.

Click the [Edit...] button to open the [Condition] dialog box.

The sequence of hardware-break conditions is added by either of the two methods described below.

(a) Using the history of hardware break condition settings on the [History] page

Any hardware break condition displayed on the [History] page of the [Condition] dialog box can be used as a hardware sequential break condition.

Click to select a condition from the [Condition] list on the [History] page, then click the [▼] button; the condition is now added to the [Sequence] list box as No. 1. In the same way, hardware break conditions Nos. 2 to 7 can be added in sequence. The order in which the conditions must be satisfied to generate a break is the order in which they were added in the [Sequence] list box.

Click the [▼R] button to add a reset point. The reset point condition will be displayed to the right of Reset in the [Sequence] list box.

Click the [OK] button to return to the [Condition A] page, and the hardware sequential break conditions will have been set. The [Sequential Condition] list displays the hardware sequential break conditions that have been specified. Click the [OK] button to close the [Break] dialog box.




Figure 5.34 [Condition] Dialog Box ([History] Page)

Table 5.42 [History] Page Options

Option	Description
[Condition]	Up to 32 conditions can be displayed in a list as a history of the conditions that have been set as Break Condition A or B.
[Entry]	Makes the condition selected in the [Condition] list available for use again as a channel of Break Condition A or B. Clicking the [Entry] button moves any condition selected in the [Condition] list box to the [Entry List] page, and deletes it from the [Condition] list on the [History] page.
[▼]	Selecting a condition from the [Condition] list then clicking this button adds that condition to the [Sequence] list as one of Nos. 1 to 7.
[▼R]	Selecting a condition from the [Condition] list and clicking this button adds that condition next to Reset in the [Sequence] list.
[Sequence]	Displays the sequential conditions that have been specified as a list.
[No]	Numerals indicate the sequential point number. Reset indicates the reset point.
[Delete]	Deletes any condition selected in the [Sequence] list.

(b) Specifying hardware sequential break conditions on the [Entry List] page

A hardware break condition can be created on the [Entry List] page in the [Condition] dialog box, then added as a sequential break condition.

The [Condition] list displays the hardware break conditions that have been created. Click to select a condition, then click the [▼] button; the condition will be added to the [Sequence] list box as No. 1. In the same way, hardware break conditions 2 to 7 can be added in sequence. The order in which the conditions must be satisfied to generate a break is the order in which they were added in the [Sequence] list box.

Click the [▼R] button to add a reset point. The reset-point condition will be displayed to the right of Reset in the [Sequence] list box.

Click the [OK] button to return to the [Condition A] page, and the hardware sequential break conditions will have been set. The [Sequential Condition] list displays the hardware sequential break conditions that have been specified. Click the [OK] button to close the [Break] dialog box.

For details on the creation of hardware break conditions, refer to the description of the [Entry List] page under Displaying a History of Hardware Break Conditions and Creating a New Condition in section 5.5.3, Hardware Break.




Figure 5.35 [Condition] Dialog Box ([Entry List] Page)

Table 5.43 [Entry List] Page Options


Option	Description
[Condition]	Up to 32 conditions that have previously been created are displayed in a list.
[New]	The [Condition A/B] dialog box is displayed so that new conditions can be created.
[Edit]	Selecting a condition to be modified from the [Condition] list then clicking the [Edit] button displays the [Condition A/B] dialog box so that the condition can be modified.
[Delete]	Deletes the condition selected in the [Condition] list.
[Duplicate]	Duplicates the condition selected in the [Condition] list.
[▼]	Selecting a condition from the [Condition] list then clicking this button adds that condition to the next empty spot in Nos. 1 to 7 of the [Sequence] list.
[▼R]	Selecting a condition from the [Condition] list then clicking this button places that condition next to Reset in the [Sequence] list.
[Sequence]	Displays a list of sequential conditions that have been specified.
[No]	Numerals indicate the sequential point number; Reset indicates the reset point.
[Delete]	Deletes the condition selected in the [Sequence] list.

The status of hardware break condition satisfaction before the actual hardware break occurs will be displayed on the status bar during program execution, in the following format:

Condition A or B Seq Number of passes/specified number

When no condition has been specified, the status of hardware break conditions is displayed from Condition B to Condition A, rather than in the format shown above. Figure 5.36 shows an example of the display.

A hardware sequential break condition has been specified with Nos. 1 to 3 of Break Condition A, and No. 1 has been satisfied. A hardware sequential break condition has also been specified with Nos. 1 to 5 of Break Condition B and Nos. 1 to 3 have been satisfied.



Condition B Seq 3/5 Condition A Seq 1/3 AB = 00001028

Figure 5.36 Example: Display of the Status of a Hardware Sequential Break Condition

5.5.5 Internal Break

Overview: These break functions use the MPU's on-chip break function. The internal break conditions are shown in table 5.44. They are satisfied by an AND operation.

Table 5.44 Internal Break Conditions

Break Condition	Description
Address bus *	Satisfied when the value on the address bus matches the specified value.
PC *	Satisfied when the value on the address bus for an instruction fetch matches the specified value. The break can be specified to occur either before or after execution of the fetched instruction.
Data bus	Satisfied when the value on the data bus matches the specified value.
Read/write	Satisfied when the RD and RDWR signal levels match the specified condition. When no condition is specified here, the read/write condition is always satisfied. This condition is usually specified in combination with an address bus or data bus condition.
ASID	Satisfied when the value in the ASID register is as specified.
Access type (bus-state) condition	Satisfied when the bus cycle matches the specified condition. When [All] is specified here, all bus cycles, including instruction-fetch cycles, satisfy the condition. This condition is usually specified in combination with an address bus or data bus condition.
Internal I/O area access	Breaks when the internal I/O area is accessed.
LDTLB instruction execution	Breaks when an LDTLB instruction is executed.

Note: Either an address bus condition or a PC condition can be specified.

Six channels of Break Condition U can be used in total (a maximum of eight channels when the user break controller is used). Note that Break Condition U5 is a dedicated condition for breaking on access to the internal I/O area, and Break Condition U6 is a dedicated condition for breaking on the execution of a LDTLB instruction.

Internal break conditions that can be specified by Break Condition U1 to U6 are shown in table 5.45.

Table 5.45 Specifiable Internal Break Conditions

Break Condition	Break Condition U1, U7	Break Conditions U2 to U4, U8	Break Condition U5	Break Condition U6
Address bus	O* ¹	O* ¹	X	X
PC			X	X
Data bus	O* ²	X	X	X
Read/Write	O* ²	O* ²	X	X
ASID	O	O	X	X
Access type	O* ²	O* ²	X	X
Internal I/O area access	X	X	O	X
LDTLB instruction execution	X	X	X	O

Notes: O: Can be specified.
X: Cannot be specified.

1. Either an address bus condition or a PC condition can be specified.
2. These conditions are not available when a PC condition has been specified.

Setting an Internal Break: The setting of Break Condition U1 is taken as an example.

Select [Add...] from the pop-up menu on the [Breakpoints] window, and the [Break] dialog box will appear. Select the [Condition U] page.




Figure 5.37 [Break] Dialog Box ([Condition U] Page)

Table 5.46 [Condition U] Page Options

Option	Description
[Condition]	Displays the current settings for Break Condition U. 'Empty' is displayed if there are no settings. 1 to 6: Settings for channels U1 to U6 7 and 8 are displayed when the user break controller is used for Break Condition U.
[Edit...]	Modifies the Break Condition U setting selected in the [Condition] list box. Clicking this button opens the [Break Condition Un] dialog box. (n: channel number.)
[Reset]	Clears the Break Condition U settings selected in the [Condition] list box.
[Reset All]	Clears all Break Condition U settings in the [Condition] list box.

Click the list entry to select condition 1 in the [Condition] list box. Click the [Edit...] button to open the [Break Condition U1] dialog box.

The [Break Condition U1 – U8] dialog boxes have the pages shown in table 5.47.

Table 5.47 [Break Condition U1 – U8] Dialog Box Pages

Channel	Page	Description
Break Condition U1, U7	[Address]	Sets address bus or PC conditions.
	[Data]	Sets data bus conditions.
	[Bus State]	Sets read/write cycle and access type conditions.
	[ASID]	Sets ASID conditions.
Break Condition U2 to U4, U8	[Address]	Sets address bus or PC conditions.
	[Bus State]	Sets read/write cycle and access type conditions.
	[ASID]	Sets ASID conditions.
Break Condition U5	[IO]	Sets internal I/O area access break.
Break Condition U6	[LDTLB]	Sets LDTLB instruction execution break.

Specify the required conditions on the corresponding pages then click the [OK] button. The [Break condition U1] dialog box closes and the display returns to the [Condition U] page. The [Condition] list box will now display the specified internal break conditions as condition 1. Click the [OK] button to close the [Break] dialog box.

Internal break conditions are specified for the other channels in the same way.

The following sections describe each page.

(a) [Address] Page

Use this page to specify the address bus conditions.




Figure 5.38 [Break Condition U1] Dialog Box ([Address] Page)

Table 5.48 [Address] Page Options

Option	Description
[Don't Care]	Selects no address condition.
[Address]	Select this button to set the address bus value specified in [Address] as the condition
[Only program fetched address]	Select this button so that the condition is satisfied as soon as the value specified in [Address] is on the address but before the instruction is fetched from the address.
[Only program fetched address after]	Select this button so that the condition is only satisfied after an instruction fetch from the address specified in [Address].
[Address]	Sets an address-bus value as a number or a symbol.
[Mask]	Masked bits satisfy the break conditions regardless of their values. To disable the mask setting, select Non User Mask. Lower 10bit: Masks the lower 10 bits of the input address. Lower 12bit: Masks the lower 12 bits of the input address. Lower 16bit: Masks the lower 16 bits of the input address. Lower 20bit: Masks the lower 20 bits of the input address.

The pages displayed in the [Break Condition U] dialog box change according to the address setting.

When [Address] is selected, setting of conditions in four pages [Address], [Data], [ASID], and [Bus State] is allowed.

When [Only program fetched address] or [Only program fetched address after] is selected, setting of conditions is only allowed on two pages [Address] and [ASID]. Only these two pages are displayed.

(b) [Data] Page

Use this page to specify the data bus conditions.




Figure 5.39 [Break Condition U1] Dialog Box ([Data] Page)

Table 5.49 [Data] Page Options

Option	Description
[Don't Care]	Selects no data condition.
[Value]	Sets a data bus value as a number.
[Byte]	Sets byte-data-access cycles.
[Word]	Sets word-data-access cycles.
[Long]	Sets longword-data-access cycles.
[Quad]	Sets quadword-data-access cycles.
[Non user mask]	Sets no mask conditions.
[User mask]	Sets mask conditions.
[Mask]	Sets the mask bits if [User mask] is selected. Masked bits on the data bus satisfy this break condition regardless of their values.

Use this page to specify conditions for the read/write cycle and access type.




Figure 5.40 [Break Condition U1] Dialog Box ([Bus State] Page)

The bus-state (access type) condition is set under [Bus State].

Table 5.50 [Bus State] Buttons

Option	Description
[All]	All bus states satisfy this condition.
[Data]	Instruction execution cycles satisfy this condition.

The read/write cycle condition is set under [Read/Write].

Table 5.51 [Read/Write] Buttons

Option	Description
[Read/Write]	Sets either read/write cycles as satisfying this condition.
[Read]	Sets read cycles as satisfying this condition.
[Write]	Sets write cycles as satisfying this condition.

(d) [ASID] Page

Use this page to specify the ASID conditions.




Figure 5.41 [Break Condition U1] Dialog Box ([ASID] Page)

Table 5.52 [ASID] Page Options

Option	Description
[Don't Care]	Selects no ASID condition.
[ASID]	Sets a value as an ASID condition. The default setting is D'0. Any value in the range of D'0 to D'255 can be set.

(e) [Break Condition U5, U6] Dialog Boxes




Figure 5.42 [Break Condition U5] Dialog Box




Figure 5.43 [Break Condition U6] Dialog Box

Table 5.53 [Break Condition U5, U6] Dialog Box Options

Page	Description
[General]	Activates Break Condition U5, access to the internal I/O area, or Break Condition U6, execution of an LDTLB instruction.

Note: When continuous trace mode has been selected, Break Conditions U5 and U6 will not function as break conditions.

5.5.6 Internal Sequential Break

Overview: An internal sequential break occurs when internal break conditions are satisfied in one of three specified orders.

These orders are referred to as modes and are shown in table 5.54.

Table 5.54 Internal Sequential Break Modes (Break Condition U1 to U4)

Mode	Description
1	A break occurs when internal break conditions U2 and U1 are satisfied, in that order.
2	A break occurs when internal break conditions U3, U2, and U1 are satisfied, in that order.
3	A break occurs when internal break conditions U4, U3, U2, and U1 are satisfied, in that order.

When the user break controller is used for sequential break conditions U7 and U8, set the internal sequential break conditions in the specified order (Break Condition U8->U7) on the [Execution Mode2] page of the [Configuration] dialog box.

Setting an Internal Sequential Break: Specify the internal break conditions. To set the internal sequential break mode using Break Condition U1 to U4, select a mode from [Emulation mode] on the [General] page of the [Configuration] dialog box. In the example shown in figure 5.43, internal sequential break mode 1 is selected.




Figure 5.44 [Configuration] Dialog Box (Internal Sequential Break)

When using Break Condition U1 to U4 for internal sequential break, any one of the modes shown in table 5.54 can be selected from [Emulation mode].

When using Break Condition U7 and U8 for internal sequential break, select [Break Condition U8->7] for [User break controller] on the [Execution Mode2] page in the [Configuration] dialog box.

Table 5.55 [Emulation mode] Options (Break Condition U1 to U4)

Option	Description
Sequential break mode U2->1	Internal sequential break: mode 1
Sequential break mode U3->2->1	Internal sequential break: mode 2
Sequential break mode U4->3->2->1	Internal sequential break: mode 3

5.5.7 Forced Break

A user program can be forcibly terminated by clicking the [Stop] button or by selecting [Halt] from the [Run] menu. The system will leave trace-halt mode if trace-halt mode has been specified.

5.5.8 Forced Break on Writing to a Write-Protected Area

A break occurs when an emulation memory area, which the user has specified, is write-protected and written to during emulation.

5.5.9 Break Due to Trace-Buffer Overflow

A break occurs when the external bus trace buffer overflows.

Select [Break] in [Buffer Over Flow] on the [Trace Mode] page of the [Trace Acquisition] dialog box.




Figure 5.45 [Trace Acquisition] Dialog Box ([Trace Mode] Page)

5.5.10 Timeout Break

A break occurs when the execution time or number of passes exceeds the conditions specified on the respective pages of Performance Analysis 1.

Select [Timeout break of Performance analysis] from [Emulation mode] in the [Configuration] dialog box.




Figure 5.46 [Configuration] Dialog Box ([General] Page)

Open the [Performance 1] dialog box from the [Performance] window, set the conditions on the [Time Out] page (timeout) and [Count] page (maximum number of executions), then execute the user program. When the specified time or number is exceeded, a break occurs.

For details on the [Performance 1] dialog box, [Time Out] page, and [Count] page, refer to section 5.8, Setting Performance Conditions.

Note: Software break conditions and software sequential break conditions are ignored.

5.6 Trace Functions

The emulator provides realtime trace functions of two types: the external bus trace and the internal trace.

In the external bus trace, information is acquired in bus-cycle units. Information on up to 131,070 cycles can be acquired to a trace memory. In the internal trace, information on branches in the user program is acquired. Information on up to 1024 branches can be acquired.

A total of up to 65,535 lines of information can be displayed in the HDI's [Trace] window. For details on the [Trace] window, refer to the Hitachi Debugging Interface User's Manual in the CD-R.

5.6.1 External Bus Trace Function

Dedicated hardware is used to acquire the external bus trace. External bus information can be acquired on each bus cycle. The settings for external bus tracing can be made in [Trace Cycle] on the [Trace Mode] page of the [Trace Acquisition] dialog box which will be displayed by clicking [Acquisition] in the pop-up menu of the [Trace] window.

Trace Conditions A, B, and C are available.

Specify a trace acquisition condition on the [Condition A, B, C] page of the [Trace Acquisition] dialog box which will be displayed by clicking the [Acquisition] in the pop-up menu of the [Trace] window.

The trace acquisition modes for external trace are shown in table 5.56.

Table 5.56 Trace Acquisition Modes

Acquisition Mode	Description
Free trace	Trace acquisition is continuous; from the start of user-program execution until any of the trace conditions is satisfied.
Trace stop	Trace acquisition stops when a specified condition is satisfied. In this mode, realtime emulation will not stop, but trace acquisition is stopped, and emulation enters the trace-halt mode.
Sequential trace stop ^{*1}	An order in which trace conditions must be satisfied can be specified. When all of the conditions are satisfied in the specified order, trace acquisition will stop.
Trace stop due to an overflow of trace buffer	Trace acquisition stops when the trace buffer in the emulator overflows. ^{*2}
Range trace	Trace information is only acquired during execution that satisfies the specified conditions.
Trigger output	A pulse is output from the trigger pin when the specified conditions are satisfied.
Timeout trace stop	Trace acquisition stops when the timeout condition specified for Performance Analysis 1 has been exceeded. ^{*2}

- Notes: 1. Can be specified for Trace Conditions A and B, but not for Trace Condition C.
2. After the satisfaction of a condition, the trace acquisition takes several cycles to stop.

Free Trace Mode: Trace information is acquired continuously from the start of user program execution until any of the break conditions is satisfied. The free trace mode is the default when no trace condition is specified.




Figure 5.47 Trace Acquisition in Free Trace Mode

Trace-Stop Mode:

(a) Overview

Trace acquisition stops when the specified conditions are satisfied.




Figure 5.48 Trace Acquisition in Trace-Stop Mode

In this mode, execution of the user program will not be suspended but the emulator enters the trace-halt mode.

The trace stop conditions are shown in table 5.57. These are AND conditions.

Table 5.57 Trace Stop Conditions

Condition	Description
Address bus	The condition is satisfied when the value on the address bus or in the program counter matches the specified value.
Data bus	The condition is satisfied when the value on the data bus matches the specified value.
Read/Write	The condition is satisfied when the RD and RDWR signal levels match a specification.
External interrupt	The condition is satisfied when the NMI and IRL signal levels match a specification.
External probe	The condition is satisfied when the external probe (PRB) signal levels match a specification.
Satisfaction count	Trace acquisition stops when the above five conditions are satisfied the specified number of times.
Delay	Trace acquisition stops the specified number of bus cycles after the above six conditions have been satisfied.

Trace Conditions A, B, and C: Eight channels for each condition (24 channels in total)

Trace-stop conditions that can be specified for Trace Conditions A, B, and C are shown in table 5.58.

Table 5.58 Specifiable Trace-Stop Conditions

Trace-Stop Condition	Trace Condition A (1 to 8)	Trace Condition B (1 to 8)	Trace Condition C (1 to 8)
Address bus	O	O	O
Data bus	O	O	X
Read/Write	O	O	X
External interrupt	O	O	X
External probe	O	O	X
Satisfaction count	O	O	X
Delay	O	O	X

Note: O: Can be specified.
X: Cannot be specified.
The delay condition is only available for Trace Conditions A7 and B7.

(b) Setting Trace-Stop Conditions

Trace Condition A7 is taken as an example of setting a trace stop condition.

Place the cursor in the [Trace] window then click the right-hand mouse button to display the pop-up menu. Select [Acquisition] from the menu, and the [Trace Acquisition] dialog box will appear. Select the [Condition A] page.




Figure 5.49 [Trace Acquisition] Dialog Box ([Condition A] Page)

Table 5.59 [Condition A, B, C] Page Options

Option	Description
[Condition]	Displays the current settings for Trace Condition A, B, or C. Empty is displayed if there are no settings. 1 to 8: Settings for Trace Condition X1 to X8 (X: A, B, or C.)
[Edit...]	Modifies the Trace Condition A, B, or C settings selected in the [Condition] list box. Clicking this button opens the [Trace Condition Xn] dialog box. (X: A, B, or C; n: channel number.)
[Set Condition]	Modifies the Trace Condition A or B settings selected in the [Condition] list box. Clicking this button opens the [Condition] dialog box. (This option is not displayed on the [Condition C] page.)
[Reset]	Clears the Trace Condition A, B, or C settings selected in the [Condition] list box.
[Reset All]	Clears all Trace Condition A, B, or C settings in the [Condition] list box.

Click condition 7 to select it from the [Condition] list box. Click the [Edit...] button to open the [Trace Condition A7] dialog box.




Figure 5.50 [Trace Condition A1] Dialog Box ([General] Page)

Select [Trace Stop] on the [General] page.

The [Trace Condition A1 to A8, B1 to B8, C1 to C8] dialog box has the tabbed pages listed in table 5.60.

Table 5.60 [Trace Condition A1 to A8, B1 to B8, C1 to C8] Dialog Box Pages

Page	Description
[General]	Selects the trace mode.
[Address]	Sets address bus conditions.
[Data]	Sets data bus conditions.
[Bus State]	Sets read/write cycle conditions.
[Probe]	Sets external probe signal conditions.
[Interrupt]	Sets external interrupt signal conditions.
[Count]	Sets satisfaction count conditions.
[Delay]	Sets delay conditions.

Specify the required conditions on the corresponding pages, then click the [OK] button. The [Trace condition A] dialog box closes and the display returns to the [Condition A] page. The specified trace conditions will now be displayed as condition 7 in the [Condition] list box. Click the [OK] button to close the [Trace Acquisition] dialog box.

Trace stop conditions for the other channels are specified in the same way.

The options on each page are the same as those of the corresponding [Break Condition A1 to A8, B1 to B8, C1 to C8] dialog boxes, except the [General] page. For details of the options on each page, refer to section 5.5.3, Hardware Break.

When the trace conditions are satisfied during emulation, "TRACE STOP" will appear in a dedicated message box or on the status bar, and the emulator will enter the trace-halt mode.

To leave trace-halt mode and reactivate the emulation, select [Halt] from the pop-up menu in the [Trace] window, or execute the END command in the [Command Line] window. To leave the trace-halt mode and end emulation, execute the HALT command in the [Command Line] window.

- Notes:
1. Trace Condition A shares hardware with Break Condition A. Therefore, when any channel of Break Condition A has been specified, it is not possible to set or modify the corresponding Trace Condition A.
 2. Trace Condition B shares hardware with Break Condition B. Therefore, when any channel of Break Condition B has been specified, it is not possible to set or modify the corresponding Trace Condition B.
 3. Trace Condition C shares hardware with Break Condition C and Performance Analysis. Therefore, when any channel of Break Condition C or Performance Analysis has been specified, it is not possible to set or modify the corresponding Trace Condition C.

(c) Displaying a History of Trace Stop Conditions and Creating a New Condition

A history of trace stop conditions that have been set as Trace Condition A or B can be displayed in the [Condition] dialog box. New conditions can also be created by using the [Condition] dialog box.

Click to select condition 1 from the [Condition] list box on the [Condition A] page of the [Trace Acquisition] dialog box. Click the [Set Condition] button to open the [Condition] dialog box.

The [Condition] dialog box has the pages shown in table 5.61.

Table 5.61 Pages of the [Condition] Dialog Box Pages

Page	Description
[History]	Displays the history of conditions that have been set as Trace Condition A or B. Conditions can be moved from the [History] page to the [Entry List] page.
[Entry List]	Creates, modifies, duplicates, and deletes conditions for Trace Condition A or B.

For details on each page, refer to the description under Displaying a History of Hardware Break Conditions and Creating a New Condition in section 5.5.3, Hardware Break.

Sequential Trace Stop:

(a) Overview

A sequential trace stop occurs after a set of channels of a trace-stop condition have been satisfied in a specified order.

This function uses Trace Condition A or B; a sequence of up to seven trace-stop conditions and one reset point can be specified as Trace Condition A or B.

The user must consider the order of satisfaction in specifying trace-stop conditions for Trace Conditions A and B; tracing only stops when the trace-stop conditions have all been satisfied in the order specified by the user.

When the reset point is passed, the record of sequential trace-stop conditions that have been satisfied to that point is cleared, and the emulator restarts checking for satisfaction of the sequential trace-stop conditions from the first condition.

(b) Setting a Sequential Trace Stop:

Select [Trace] for [Condition A] under [Sequence] on the [Execution Mode2] page of the [Configuration] dialog box. (The same setting procedure can be used on the [Condition B] page.)




Figure 5.51 [Configuration] Dialog Box ([Execution Mode2] Page)

This setting selects Trace Condition A for use as a sequential trace stop. At this time, any existing condition settings for Trace Condition A and Break Condition A are cleared. Therefore, any trace stop conditions which you wished to use must be specified again.

Select the [Condition A] page of the [Trace] window using the same procedure described when setting trace stop conditions (the same setting procedure applies to the [Condition B] page).

For details on the [Condition A] and [Condition B] pages, refer to section 5.5.4, Hardware Sequential Break.

Click the [Edit...] button to open the [Condition] dialog box, which will be used to add the sequential trace-stop conditions. For details on the sequence and status of sequential trace-stop conditions, refer to section 5.5.4, Hardware Sequential Break.

Trace Stop Due to Trace Buffer Overflow: Trace acquisition can be stopped when the trace buffer in the emulator overflows.

Select [Trace stop] under [Buffer Over Flow] on the [Trace Mode] page of the [Trace Acquisition] dialog box.




Figure 5.52 [Trace Acquisition] Dialog Box ([Trace Mode] Page)

Range Trace Mode:

(a) Overview

Information is only acquired while the specified conditions are satisfied.




Figure 5.53 Example of Range Trace Mode

The conditions for range tracing are shown in table 5.62. These are AND conditions.

Table 5.62 Range Trace Conditions

Condition	Description
Address bus	Satisfied when the value on the address bus matches the specified value.
Data bus	Satisfied when the value on the data bus matches the specified value.
Read/write	Satisfied when the RD and RDWR signal levels match the specified condition.
External interrupt	Satisfied when the NMI and IRL signal levels match the specified conditions.
External probe	Satisfied when the external probe (PRB) signal levels match the specified conditions.

Trace Conditions A, B, and C: Eight channels for each condition (24 channels in total)

Range trace conditions that can be specified for Trace Conditions A, B, and C are shown in table 5.63.

Table 5.63 Specifiable Range Trace Conditions

Range Trace Condition	Trace Condition A (1 to 8)	Trace Condition B (1 to 8)	Trace Condition C (1 to 8)
Address bus	O	O	O
Data bus	O	O	X
Read/Write	O	O	X
External interrupt	O	O	X
External probe	O	O	X

Note: O: Can be specified.

X: Cannot be specified.

(2) Setting Range Trace Conditions

Trace Condition A1 is taken as an example of setting a range trace condition.

Place the cursor in the [Trace] window then click the right-hand mouse button to display the pop-up menu. Select [Acquisition...] from the menu, and the [Trace Acquisition] dialog box will appear. Select the [Condition A] page.

Click condition 1 to select it from the [Condition] list box. Click the [Edit...] button to open the [Trace Condition A1] dialog box.

Select [Range] (range-trace mode) on the [General] page.

The [Trace Condition A1 to A8, B1 to B8, C1 to C8] dialog box has the tabbed pages listed in table 5.64. However, [Trace Condition C1 to C8] dialog box has only the [General] and [Address] pages.

Table 5.64 [Trace Condition A1 to A8, B1 to B8, C1 to C8] Dialog Box Pages

Page	Description
[General]	Selects the trace acquisition mode.
[Address]	Sets address bus conditions.
[Data]	Sets data bus conditions.
[Bus State]	Sets read/write cycle conditions.
[Probe]	Sets external probe signal conditions.
[Interrupt]	Sets external interrupt signal conditions (NMI and IRL0 to IRL3).

Specify the required conditions on the corresponding pages, then click the [OK] button. The [Trace condition A1] dialog box closes and the display returns to the [Condition A] page. The specified trace conditions will now be displayed as condition 1 in the [Condition] list box. Click the [OK] button to close the [Trace Acquisition] dialog box.

Trace conditions for the other channels are specified in the same way.

The options on each page are the same as those of the corresponding [Break Condition A1 to A8, B1 to B8, C1 to C8] dialog boxes, except the [General] page. For details of the options on each page, refer to section 5.5.3, Hardware Break.

Trigger Output: A low-level pulse is output from the trigger-output probe when the conditions specified for Trace Condition B are satisfied during execution of the user program. For details, refer to section 5.10, Trigger Output.

Timeout Trace Stop: Trace acquisition can be stopped when execution time or number of passes exceeds the respective conditions (timeout or maximum number of passes) specified in Performance Analysis 1.

To use this function, select [Timeout trace of Performance analysis] under [Emulation mode] in the [Configuration] dialog box.




Figure 5.54 [Configuration] Dialog Box ([General] Page)

Specify the timeout on the [Time Out] page and the maximum number of passes in execution on the [Count] page of the [Performance 1] dialog box, which can be opened from the [Performance] window displayed by selecting [Edit...] in the pop-up menu, then execute the user program. When either the execution time or count exceeds the specified conditions, trace acquisition will stop.

For details on the [Performance 1] dialog box, [Time Out] page, and [Count] page, refer to section 5.8, Performance Analysis Function.

Other Conditions: A minimum period can be specified for the time stamping of the measured external bus trace information.

Specify the minimum time under [Time Stamp] on the [Trace Mode] page of the [Trace Acquisition] dialog box.




Figure 5.55 [Trace Mode] Page ([Bus Trace] Group Box)

Table 5.65 [Bus Trace] Group Box Options

Option	Description
[Time Stamp]	<p>Selects the minimum time (resolution) for the time stamping of the measured bus trace information from among the values listed below.</p> <p>20ns: Time stamping is in minimum time units of 20 ns (initial value).</p> <p>1.6us: Time stamping is in minimum time units of 1.627604167 μs (614.4 kHz) μs.</p> <p>52us: Time stamping is in minimum time units of 52.0833333 μs (19.2 kHz).</p> <p>CPU clock: Time stamping is in terms of the number of bus-clock cycles, i.e., is synchronized with the cycles of the MPU's CKIO signal.</p> <p>1/2 CPU clock: Time stamping is in terms of the number of bus-clock cycles, i.e., is synchronized with 1/2 cycle of the MPU CKIO signal.</p> <p>1/4 CPU clock: Time stamping is in terms of the number of bus-clock cycles, i.e., is synchronized with 1/4 cycle of the MPU CKIO signal.</p> <p>1/8 CPU clock: Time stamping is in terms of the number of bus-clock cycles, i.e., is synchronized with 1/8 cycle of the MPU CKIO signal.</p>

Note: The two types of errors listed below must be considered for time stamping.

- A margin of error with ± 1 resolution (a margin of error with ± 20 ns occurs when the resolution is 20 ns)

- Frequency stability of the crystal oscillating module for time stamping: $\pm 0.01\%$

Click the [Apply] button to set the minimum time, then click the [Close] button.

5.6.2 External Bus Trace Timing

The timing for the acquisition of trace information in the trace buffer depends on the memory space being accessed.

- Normal SRAM, ROM, and PCMCIA: On the last rising edge of the CKIO clock before the current bus cycle ends.
- DRAM: When the CASxx signal is negated.
- SDRAM: On the rising edge of the CKIO clock when the CS signal is asserted.

In each bus cycle, the number of cycles between the end of the previous bus cycle and the end of the current bus cycle is measured.

An example of a bus-trace timing for access to an area of normal SRAM is shown in figure 5.56.




Figure 5.56 Bus Trace for Normal SRAM

- (1) Trace timing for read cycles
- (2) Trace timing for write cycles
- (A) Trace timing for address bus values
- (B) Trace timing for data bus values in reading
- (C) Trace timing for data bus values in writing

Three clock cycles are traced in each bus cycle (A).

An example of a bus-trace timing for access to an area of SDRAM is shown in figure 5.57.




Figure 5.57 Bus Trace for SDRAM

- (1) (B) is traced when the CKIO signal rises during the CSn signal cycle (A). (D), /RAS, /CAS, data bus, and BS signals are also traced.
- (2) (E) is traced when the CKIO signal rises during the CSn signal cycle (A). (C), /RAS, /CAS, data bus, and BS signals are also traced.
- (3) (F) is traced when the CKIO signal rises during the CSn signal cycle (A). Address bus, /RAS, /CAS, and BS signals are also traced.

When a refresh cycle is generated during access to SDRAM, *** SDRAM CYCLE *** will be displayed as the trace information.

5.6.3 Internal Trace Functions

There are two types of internal trace functions: MPU internal trace and AUD trace (only for the SH7751R).

MPU Internal Trace: This trace function uses the MPU's on-chip trace function. The trace conditions are specified in the [Internal Trace] group box on the [AUD/Internal Mode] page of the [Trace Acquisition] dialog box.

Information of the three types shown in table 5.66 is acquired.

Table 5.66 MPU Internal Trace Information

Acquired Information	Description
Branch instruction trace	<ul style="list-style-type: none">• General branch instruction trace Traces and displays all general branch instructions. The general branch instructions are the BF, BF/S, BT/S, BRA, BRAF, and JMP instructions.• Subroutine branch instruction trace Traces and displays all subroutine branch instructions. The subroutine branch instructions are the BSR, BSRF, JSR, and RTS instructions.• Exception branch instruction trace Traces and displays all exception branch instruction. The exception branch instruction is the RTE instruction. In addition, all exception and interrupt operations are traced.
LDTLB instruction execution trace	Traces and displays the addresses on which the LDTLB instruction is executed.
Internal I/O access trace	Traces and displays the addresses and data when the internal I/O area is accessed.

MPU internal tracing has the two trace acquisition modes shown in table 5.67.

Table 5.67 MPU Internal Trace Acquisition Modes

Acquisition Mode	Description
Realtime	Acquires the trace information within up to eight branches in the trace buffer in realtime.
Continuous trace	<p>Continuously acquires trace information. Execution of the user program is suspended (for about 100 ms). Then trace information is stored in the trace buffer. Execution is then restarted. Therefore, emulation in realtime is not possible.</p> <p>Information on up to 1024 branches can be acquired in continuous-trace mode.</p> <p>The internal I/O access trace and LDTLB instruction execution trace are only possible in the continuous trace mode.</p> <p>However, Break Conditions U5 (internal I/O area access break) and U6 (LDTLB instruction execution break) do not operate in continuous trace mode.</p>

Select the [Internal Trace] radio button in the [AUD/Internal Mode] page.

The options in the [Internal Trace] group box in the [AUD/Internal Mode] page are described below.




Figure 5.58 [Trace Acquisition] Page ([AUD/Internal Mode] Page)

Table 5.68 [Internal Trace] Group Box Options

Option	Description
[Mode]	Selects one of the following internal trace acquisition modes. Realtime trace: Internal trace in realtime mode Continuous trace: Internal trace in continuous trace mode
[Instruction]	Selects one of the following types of instructions for internal trace. Branch: Acquires information on general branch instructions Subroutine Call: Acquires information on subroutine calls Exceptional Event: Acquires information on exception processing

Click the [Apply] button to set the trace mode, then click the [Close] button. The [Apply] button must be clicked to set the conditions.

- Notes:
1. When continuous tracing is in use, do not issue the INTERRUPT command to enable user interrupts during emulator command-wait states or execution of the user program.
 2. The emulator accesses memory to get the mnemonic codes for branch instructions. If a TLB error occurs at this time, the code displayed will be invalid.
 3. It is not possible to acquire trace information on the following branch instructions:
 - Those BF and BT instructions with a displacement value of 0
 - Those branching to H'A0000000 on a reset
 4. If a completion-type exception occurs during exception branch acquisition, the address following the exception address will be acquired.
 5. When user interrupts in emulator command input wait state or during user program execution is allowed by the INTERRUPT command, information on interrupts when program execution (including single-step execution) is started or stops can be acquired in realtime.

AUD Trace (Only for the SH7751R): The AUD trace function acquires information output from the AUD pin of the SH7751R. The AUD trace conditions are specified in the [AUD Trace] group box on the [AUD/Internal Mode] page of the [Trace Acquisition] dialog box.

Information of the three types shown in table 5.69 is acquired.

Table 5.69 Internal Trace Information

Acquired Information	Description
Branch instruction trace	Acquires information on all branch instructions.
Window trace	Acquires memory accesses in the specified range. Memory ranges can be specified for channels A and B, that is, two ranges in total. For tracing the bus cycle, read cycles, write cycles, or both cycles can be specified.
Software trace	Acquires the address where the trace () instruction is executed, and the contents of the variables specified by the trace () instruction.*

Note: For the topic of how to use the trace () instruction, refer to the description of the intrinsic functions in the Super H C/C++ Compiler User's Manual.

AUD tracing is in one of the three trace acquisition modes shown in table 5.70.

Table 5.70 AUD Trace Acquisition Modes

Acquisition Mode	Description
Realtime	When the next branch occurs while the trace information is being output, the output of the information is stopped and the next trace information is output. The user program can be executed in realtime, but some trace information may be lost.
Full trace	When the next branch occurs while the trace information is being output, the MPU stops operations until the information is output. The user program is not executed in realtime.

Select the [AUD Trace] radio button in the [AUD/Internal Mode] page.

The options in the [AUD Trace] group box in the [AUD/Internal Mode] page are described below.




Figure 5.59 [Trace Acquisition] Dialog Box ([AUD/Internal Mode] Page)

Table 5.71 [AUD Trace] Group Box Options

Option	Description
[Mode]	Selects one of the following AUD trace acquisition modes. Realtime trace: AUD trace in realtime mode Full trace: AUD trace in non-realtime mode
[Clock]	Selects one of the following minimum time of AUD trace acquisition. CPU clock: Sets the CPU clock signal as the AUD acquisition clock. 1/2 CPU clock: Sets 1/2 CKIO as the AUD acquisition clock. 1/4 CPU clock: Sets 1/4 CKIO as the AUD acquisition clock. 1/8 CPU clock: Sets 1/8 CKIO as the AUD acquisition clock.
[Branch Trace]	Sets whether the branch trace information is acquired.
[Software Trace]	Sets whether the software trace information is acquired.
[Window Trace A]	Sets whether the window trace information is acquired from channel A.
[Read/Write]	Selects one of the following bus cycle conditions for window trace acquisition on channel A. Read: Trace acquisition of read cycles Write: Trace acquisition of write cycles Read/Write: Trace acquisition of read and cycles
[Start]	Sets the start address of the memory range as a numerical or symbolic value for window trace acquisition on channel A.
[End]	Sets the end address of the memory range as a numerical or symbolic value for window trace acquisition on channel A.
[Window Trace B]	Sets whether the window trace information is acquired from channel B.
[Read/Write]	Selects one of the following bus cycle conditions for window trace acquisition on channel B. Read: Trace acquisition of read cycles Write: Trace acquisition of write cycles Read/Write: Trace acquisition of read and cycles
[Start]	Sets the start address of the memory range as a numerical or symbolic value for window trace acquisition on channel B.
[End]	Sets the end address of the memory range as a numerical or symbolic value for window trace acquisition on channel B.

Click the [Apply] button to set the trace mode, then click the [Close] button. The [Apply] button must be clicked to set the conditions.

- Notes:
1. The emulator accesses memory to get the mnemonic codes for branch instructions. If a TLB error occurs at this time, the displayed code will be invalid.
 2. To reduce the amount of information displayed, only the IP is incremented when a loop is executed multiple times.
 3. When trace information is displayed during user program execution, the mnemonic codes and operands are not displayed.

4. When MMU settings are modified, or when a user program is modified after Go command completion before trace display, the displayed mnemonics, operands, or source may not be correct.
5. If the 32-bit address cannot be displayed, the source line is not displayed.
6. Some of the AUD trace information may be lost in realtime mode .

5.6.4 Trace Display

Select the trace display format on the [General] page of the [Trace Filter] dialog box. Select [Filter...] from the pop-up menu of the [Trace] window to produce this dialog box.




Figure 5.60 [Trace Filter] Dialog Box ([General] Page)

When there is no trace information the [Trace] window will initially display nothing, but it will display “no trace record” once it has been updated.

External Bus Trace Display: Select [Bus trace] from the [Display] combo box to display the external bus trace information. The range for display can be specified by setting the start and end pointers in bus cycles (bus cycle pointers) in [Start] and [End] on the [General] page of the [Trace Filter] dialog box. The pointer is a value relative to the location at which the delay condition has been satisfied. Bus cycles before the delay condition has been satisfied are indicated by a minus sign (-), while cycles after the condition's satisfaction is displayed with a plus sign (+).

No.	Label	BP	AB	DB	R/W	IRL	MMI	RES	SLP	VCC	PRE	Time Stamp/Clock
96		-000009	00002001	7deb6b4d	R	1111	1	1	1	1	1111	000H00M00S019965U
97		-000008	00000840	60300009	R	1111	1	1	1	1	1111	000H00M00S019966U
98		-000007	00002001	**eb****	W	1111	1	1	1	1	1111	000H00M00S019966U
99		-000006	00002801	68a99e44	R	1111	1	1	1	1	1111	000H00M00S019967U
100		-000005	00000844	23000009	R	1111	1	1	1	1	1111	000H00M00S019967U
101		-000004	00000848	00430009	R	1111	1	1	1	1	1111	000H00M00S019968U
102		-000003	00002801	**a9****	W	1111	1	1	1	1	1111	000H00M00S019968U
103		-000002	0000084c	afe00009	R	1111	1	1	1	1	1111	000H00M00S019969U
104	S01	-000001	00000850	000b0009	R	1111	1	1	1	1	1111	000H00M00S019969U
105	L00	+000000	00000810	60120009	R	1111	1	1	1	1	1111	000H00M00S019969U

Figure 5.61 [Trace] Window (External Bus Trace Display)

The items shown in table 5.72 are displayed as external bus trace information in the [Trace] window.

Table 5.72 External Bus Trace Information Items and Display Format in [Trace] Window

Item	Description and Format
No	Line number in the [Trace] window.
Label	Label name
BP	<p>Bus cycle pointer.</p> <p>The location of a bus cycle relative to the bus cycle where the delay condition has been satisfied. Pointers are usually negative values (-xxxxxx), but when a delay condition has been specified as a break or trace condition, the bus cycles during the delay period are positive (+xxxxxx).</p>
AB	32-bit address bus values.
DB	32-bit data bus values in 4-bit units.
R/W	<p>Whether the cycle was for reading or writing.</p> <p>R: read cycle W: write cycle</p>
IRL	<p>IRL0 to IRL3 signal state.</p> <p>x4x3x2x1 (xn is the state of IRLn) (0: low level; 1: high level)</p>
NMI	NMI signal state. (0: low level; 1: high level)
RES	RESETM signal state. (0: low level; 1: high level)
SLP	SLEEP signal state. (0: low level; 1: high level)
VCC	Voltage on V _{DDQ} (1: 2.65 V or more; 0: less than 2.65 V)
PRB	<p>External probe (PRB) signal state.</p> <p>x4x3x2x1 (xn is the state of PRBn) (0: low level; 1: high level)</p>
Time Stamp	<p>Time stamp.</p> <p>xxxHxxMxxSxxxxxxUxxxN (H: hour; M: minute; S: second; U: microsecond; N: nanosecond)</p>
Clock	<p>Number of clock cycles from the end of the previous bus cycle to the end of the current bus cycle.</p> <p>xx: Hexadecimal value.</p> <p>Up to 255 clock cycles can be counted. When execution has continued for more than 255 clock cycles, ** is displayed here.</p> <p>Only one of Time Stamp or Clock can be displayed at a time.</p>
Source	<p>The corresponding line of source code.</p> <p>Clicking in the Source column activates the [Source] window and jumps to the corresponding line. The contents of the source column are not displayed in external bus trace.</p>

Note: ***E800S*** will be displayed if cycles are invalid in items [R/W] to [PRB]. This is only available for the SH7751R.

AUD Trace Display (Only for the SH7751R): Select [AUD trace] in the [Display] combo box to display AUD trace information. The range for display can be specified by setting the start and end pointers in units of branch instructions (instruction pointers) under [Start] and [End] on the [General] page of the [Trace Filter] dialog box. The header for AUD trace display is the same as that of external bus trace display.




Figure 5.62 [Trace] Window (AUD Trace Display)

The items shown in table 5.73 are displayed as AUD trace information in the [Trace] window.

Table 5.73 AUD Trace Information Items and Display Format in [Trace] Window

Item	Description and Format
No	Line number in the [Trace] window.
Label	Label name. When LOST is displayed for AUD trace type, no label is displayed.
R/W to PRB (a)	Instruction pointer. The instruction location relative to the last branch instruction for which internal trace acquisition stopped. Values other than for the pointer to the last instruction are negative. Branch source and destination instructions are displayed, but the pointer value is only displayed for the branch source instruction. However, if the branch source instruction has not been acquired, the pointer value is displayed for the branch destination instruction alone.
R/W to PRB (b)	AUD trace type. BRANCH: Branch instruction (source) DESTINATION: Branch instruction (destination) MEMORY(R): Memory read access in window trace MEMORY(W): Memory write access in window trace S-TRACE: Software trace LOST: Information lost (trace information is lost in realtime trace)

Table 5.73 AUD Trace Information Items and Display Format in [Trace] Window (cont)

Item	Description and Format
R/W to PRB (c)	32-bit address ^{*1} When the trace type is BRANCH or DESTINATION, it is the branch source or destination address. When the trace type is MEMORY(R), it is the read address. When the trace type is MEMORY(W), it is the write address. When the trace type is S-TRACE, it is the address where the macro was executed. When the trace type is LOST, ***** is displayed.
R/W to PRB (d)	When the trace type is BRANCH or DESTINATION, it is the opcode. ^{*2} When the trace type is MEMORY(R), it is the read data. When the trace type is MEMORY(W), it is the write data. When the trace type is S-TRACE, it is the data output when the macro was executed. When the trace type is LOST, ***** is displayed.
Time Stamp	When branch information with the same destination address and source address repeatedly exists, only one branch information is displayed, and number of branch instruction repetitions is displayed.
Source	The source code line corresponding to the displayed address. Clicking in the Source column activates the [Source] window and jumps to the corresponding line. When the trace type is MEMORY(R), MEMORY(W), or LOST, nothing is displayed. When the address does not have 32 bits, nothing is displayed.

- Notes:
1. When the address information output does not have 32 bits, an asterisk (*) is displayed for each four undetermined bits.
 2. Memory is accessed to display the opcode and operand for the branch address. If the MMU is enabled, the opcode or operand may be incorrect if the virtual address space from the time when branch information was acquired from the MPU and emulation was halted is different.

Display of Both External Bus Trace and AUD Trace Information (Only for the SH7751R):

Select [Bus/AUD trace] in the [Display] combo box to display both the external bus trace and AUD trace information. The display range can be specified by setting [Start] and [End] on the [General] page of the [Trace Filter] dialog box.




Figure 5.63 [Trace] Window (Display of Both External Bus and AUD Trace Information)

MPU Internal Trace Display: Select [Internal trace] in the [Display] combo box to display MPU internal trace information. The range for display can be specified by setting the start and end pointers in units of branch instructions (instruction pointers) under [Start] and [End] on the [General] page of the [Trace Filter] dialog box. The header for MPU internal trace display is the same as that of external bus trace display.




Figure 5.64 [Trace] Window (MPU Internal Trace Display)

The items shown in table 5.74 are displayed as MPU internal trace information in the [Trace] window.

Table 5.74 MPU Internal Trace Information Items and Display Format in [Trace] Window

Item	Description and Format
No	Line number in the [Trace] window.
Label	Label name
R/W to PRB (a)	<p>Instruction pointer.</p> <p>The location of the instruction relative to the last branch instruction on which internal trace acquisition stopped. Values other than for the pointer to the last instruction are negative (-Dxxxxxx). Branch source and destination instructions are displayed, but the pointer value is only displayed for the branch source instruction. However, if the branch source instruction has not been acquired, the pointer value is displayed for the branch destination instruction alone.</p>
R/W to PRB (b)	<p>MPU Internal trace type</p> <p>BRANCH: Branch instruction (source)</p> <p>DESTINATION: Branch instruction (destination)</p> <p>I/O: Internal I/O access</p> <p>LDTLB: LDTLB instruction access</p>
R/W to PRB (c)	<p>32-bit address¹</p> <p>When the trace type is BRANCH or DESTINATION, it is the branch source or destination address.</p> <p>When the trace type is I/O, it is the accessed internal I/O address.</p> <p>When the trace type is LDTLB, it is the LDTLB instruction address.</p>
R/W to PRB (d)	<p>When the trace type is BRANCH or DESTINATION, it is the opcode.²</p> <p>When the trace type is I/O, it is the data written to or read from the internal I/O address, as 32-bit value.*³</p> <p>When the internal trace type is LDTLB, "LDTLB" is displayed here.</p>
Time Stamp	<p>When branch information with the same destination address and source address repeatedly exists, only one branch information is displayed, and number of branch instruction repetitions is displayed.</p>
Source	<p>The source code line corresponding to the displayed address.</p> <p>Clicking in the Source column activates the [Source] window and jumps to the corresponding line. When the internal trace type is I/O, nothing is displayed.</p>

- Notes:
1. If the MMU is enabled, the opcode or operand may be incorrect if the virtual address space from the time when branch information was acquired from the MPU and emulation was halted is different.
 2. Displays 32 bits of data even when the internal I/O address is being accessed in byte units. Determine the width of data from the address being accessed.
 3. The opcode and operand will not be displayed when acquired during program execution.

5.6.5 Trace Search Functions

The emulator has two functions for searching for trace information, as shown in table 5.75.

Table 5.75 Trace Search Functions

Search Function	Description
Trace Filter	Displays all trace information that satisfies the specified conditions.
Trace Find	Jumps to the next record of trace information that satisfies the specified conditions

Trace Filter Function: This function displays all trace information that satisfies the conditions specified in the [Trace] window. The search conditions can be specified in the [Trace Filter] dialog box.

A search in the records of an external bus trace is taken as our example of using the trace filter.

Place the cursor in the [Trace] window then click the right-hand mouse button to display the pop-up menu. Select [Filter...] from the menu, and the [Trace Filter] dialog box will appear. Select the [General] page, then select [Bus Trace] from the [Display] combo box and the [Pattern] radio button in the [Type] group box.




Figure 5.65 [Trace Filter] Dialog Box ([General] Page)

Table 5.76 [General] Page Options

Option	Description
[Display]	<p>Selects the trace information to be displayed in the [Trace] window.</p> <p>[Bus trace]: Displays external bus trace information. (default)</p> <p>[AUD trace]: Displays AUD trace information.</p> <p>[Bus/AUD trace]: Displays both external bus and AUD trace information.</p> <p>[Internal trace]: Displays MPU internal trace information.</p>
[Type]	<p>Selects a format for the display of trace information.</p> <p>[Cycle]: Disables any search conditions set in the [Trace Filter] dialog box. Displays the whole contents of the trace buffer in the [Trace] window.</p> <p>[Pattern]: Searches under the conditions set in the [Trace Filter] dialog box, and displays the results in the [Trace] window.</p>
[VP_MAP]	<p>Uses the VP_MAP table to translate the address information for the target trace data and display the result of translation. Addresses will not be translated when this option is not selected or when VP_MAP is disabled.</p> <p>This option can be selected when [Bus trace] or [Bus/AUD trace] is selected in [Display].</p>
[Add source]	<p>Sets whether the source is added to the internal trace line. If not specified, adding the source and jumping to the specified line of source are disabled.</p> <p>This option can be selected when [AUD trace], [BUS/AUD trace], or [Internal trace] is selected in [Display].</p>
[Cycle]	<p>Sets the range to be displayed.</p> <p>[BUS Cycle]: Specifies the display range for external bus trace. This option can be used when [Bus trace] is selected. Specify bus cycle pointer values. The pointer value is 0 for the bus cycle in which the delay condition is satisfied, and negative for the bus cycles before that. Specify the start pointer in [Start], and the end pointer in [End]. Be sure to enter a value in each input area. The defaults are -D'512 for [Start] and D'255 for [End].</p> <p>[AUD/Internal Cycle]: Specifies the display range for AUD trace and MPU internal trace. This option can be used when [Bus/AUD trace], [AUD trace], or [Internal trace] is selected. Specify instruction pointer values. Specify the start pointer in [Start], and the end pointer in [End]. Be sure to enter a value in each input area. The defaults are -D'512 for [Start] and D'255 for [End].</p>

Specify the required conditions on the corresponding pages, then click the [OK] button. The [Trace Filter] dialog box closes and the search results are displayed in the [Trace] window.

The trace-search conditions that can be specified and the corresponding pages in the [Trace Filter] dialog box are shown in table 5.77.

Table 5.77 Trace Search Conditions and Pages in the [Trace Filter] Dialog Box

(1) External bus trace information

Page	Condition	Description
[General]	—	Sets trace-search range.
[Address]	Address bus	Searches for records in which the value on the address bus matches the specified condition.
[Data]	Data bus	Searches for records in which the value on the data bus matches the specified condition.
[Bus State]	Bus state	Searches for records in which the RD and RDWR signal levels match the specified condition.
[Probe]	External probe	Searches for records in which the external probe signal levels match the specified condition.
[Interrupt]	External interrupt	Searches for records in which the NMI, RESET, or IRL0 to IRL3 signal levels match the specified condition.
[Time]	Time stamp	Searches for records in which the time stamp matches the specified condition (time or range).

(2) AUD trace information

Page	Condition	Description
[General]	—	Sets trace search range.
[AUD/Internal]	—	Searches for the branch source and destination addresses that match the specified value or range.

(3) Both external bus and AUD trace information

Page	Condition	Description
[General]	—	Sets trace-search range.
[Address]	Address bus	Searches for records in which the value on the address bus matches the specified condition.
[Data]	Data bus	Searches for records in which the value on the data bus matches the specified condition.
[Bus State]	Bus state	Searches for records in which the RD and RDWR signal levels match the specified condition.
[Probe]	External probe	Searches for records in which the external probe signal levels match the specified condition.
[Interrupt]	External interrupt	Searches for records in which the NMI, RESET, or IRL0 to IRL3 signal levels match the specified condition.
[Time]	Time stamp	Searches for records in which the time stamp matches the specified condition (time or range).
[AUD/Internal]	Address bus	Searches for the branch source and destination addresses that match the specified value or range.

(4) MPU Internal trace information

Page	Condition	Description
[General]	—	Sets trace search range.
[AUD/Internal]	—	Searches for the branch source and destination addresses that match the specified value or range.

The conditions that can be specified for [Address] (except [Outside Range]), [Data], [Bus State], [Probe], and [Interrupt] (except [RESET]) are the same as those in the dialog boxes of break conditions. For details on setting these conditions, refer to section 5.5.3, Hardware Break.

The [Time] page, which is displayed when [Bus trace] or [Bus/AUD trace] is selected, and the [AUD/Internal] page, which is displayed when [AUD trace], [Bus/AUD trace], or [Internal trace] is selected, are described in the following passages.

(a) [Time] Page

Use the [Time] page to specify time-stamp conditions for use in the search for external bus trace information.




Figure 5.66 [Trace Filter] Dialog Box ([Time] Page)

Table 5.78 [Time] Page Options

Option	Description
[Don't Care]	No time stamp condition is set.
[Point]	Sets the trace-search condition to values above the value set as [From].
[Range]	Sets the range set by [From] to [To] as a trace-search condition.
[From]	Sets the time-stamp value from which the valid range starts as a numerical value (decimal). When any number is omitted, 0 is assumed. [H]: hour (0 to 999) [M]: minute (0 to 59) [S]: second (0 to 59) [US]: microsecond (0 to 999999)
[To]	When [Range] is selected, sets the time-stamp value of the end of the range of valid values as a numerical value (decimal). When any number is omitted, 0 is assumed. [H]: hour (0 to 999) [M]: minute (0 to 59) [S]: second (0 to 59) [US]: microsecond (0 to 999999)

Use the [AUD/Internal] page to specify the conditions for use in searching for AUD trace and MPU internal trace information.




Figure 5.67 [Trace Filter] Dialog Box ([AUD/Internal] Page)

Table 5.79 [AUD/Internal] Page Options

Option	Description
[Don't Care]	No address bus conditions are set.
[Address]	Sets the address-bus values specified by [Start] or [Mask] as an internal trace-search condition.
[Range]	Sets the range of address-bus values set by [Start] and [End] as an internal trace-search condition.
[Start]	Sets the start address bus value; enter a numerical or symbolic value.
[End]	Sets the end address bus value; enter a numerical or symbolic value when [Range] is specified.
[Non user mask]	No mask condition is set.
[User mask]	Sets a mask condition.
[Mask]	Sets the mask bits when [Address] or [User mask] is selected. When a bit is masked, it satisfies the condition regardless of its value. When [Range] is selected, this setting is disabled.

If no trace information matches the specified conditions, "no trace record" will be displayed in the [Trace] window.

Trace Find Function: This function makes the display jump to the trace information item that satisfies the specified conditions in the [Trace] window. The search conditions can be specified in the [Trace Find] dialog box. Search conditions are the same as those for the trace filter functions, except on the [General] page.

Place the cursor in the [Trace] window then click the right-hand mouse button to display the pop-up menu. Select [Find...] from the menu. Click [Find Next] in the pop-up menu of the [Trace] window to jump to the next trace information item that satisfies the specified conditions. Select the [General] page, then select the [Search from top] check box to search from the start of the trace information.




Figure 5.68 [Trace Find] Dialog Box ([General] Page)

5.7 Measurement of Execution Time

5.7.1 Measuring Execution Time to a Break or Termination

This function provides a way of measuring the total time taken to execute the user program. The total execution time is the total time with the user program in execution; from the start of execution until the program stops due to the satisfaction of a break condition.

The resulting measurement is displayed next to [Run Time Count] in the [System Status] window.




Figure 5.69 Display of Execution Time in the [System Status] Window

In the window, the user program execution time will be displayed as decimal numbers of hours, minutes, etc. The user is able to use the [The minimum time to be measured by Go command

execution] in the [Configuration] dialog box to set a maximum period of measurement. The maximum times are approximately 9999 hours (with a sampling interval during execution of 52 us), 488 hours (with a sampling interval during execution of 1.6 us), or 6 hours (with a sampling interval during execution of 20 ns). If the user specifies a time other than the available values, the emulator will display * instead of the setting.

5.7.2 Measuring Execution Time between Satisfaction of Specified Conditions

Break Condition B (or Trace Condition B) is used in the measurement of the execution time between the satisfaction of specified conditions.

The emulator will begin to measure the execution time when one condition set in [Break Condition B1 to B8] or [Trace Condition B1 to B8] dialog boxes is satisfied, and stop measuring when another condition is satisfied. The emulator will continue to start and stop measurement whenever the respective conditions are satisfied.

Example

Condition 1 (the condition can be set as Break Condition 1 or Trace Condition 1)

→ Condition 2 (the condition can be set as Break Condition 2 or Trace Condition 2) → Condition 1 → Condition 2

When conditions 1 and 2 are satisfied in the above sequence, the emulator will measure the execution of the user program in the following order.

Condition 1 (start measurement) → Condition 2 (end measurement) → Condition 1 (start measurement) → Condition 2 (end measurement)

The emulator will measure the sum of the periods of execution between satisfaction of conditions 1 and 2, in that order.

The following is an explanation of how to use this function.

Set the conditions for the start and end of measurement in the [Break Condition B1 to B8] or [Trace Condition B1 to B8] dialog boxes.

Select [Time interval measurement (Condition B)] from [Emulation Mode] in the [Configuration] dialog box.

Run the user program. The results of measurement will be displayed next to [Run Time Count] in the [System Status] window.

The maximum period measured can be set by using [The minimum time to be measured by Go command execution] in the [Configuration] dialog box. The values that can be set are 9999 hours

(with a sampling interval during execution of 52 us), 488 hours (with a sampling interval during execution of 1.6 us) and 6 hours (with a sampling interval during execution of 20 ns). If the user specifies a time other than the available values, the emulator will display * instead of the setting.

When execution time measurement is in operation, only the [Stop] button can be used to break the emulation of the user program. When the [Stop] button is pressed, measurement is halted. In this case, trace acquisition conditions will be ignored (tracing will not take place).

When the user sets no conditions for Break Condition B or Trace Condition B, the emulator will not measure the execution time in this way even if the user selects [Time interval measurement (Condition B)] in [Emulation Mode] in the [Configuration] dialog box.

When specifying the conditions for this function, observe the limitations listed below.

- All settings of software breaks, software sequential breaks, and hardware sequential breaks are ignored.
- All trace acquisition conditions are ignored.
- It is not possible for the trace acquisition condition to be shifted to the trace halt mode.

- Notes:
1. While the user is using this function, no other performance functions are available (except the MPU internal performance).
 2. The two types of errors listed below must be considered for measurement.
 - A margin of error with ± 1 resolution (a margin of error with ± 20 ns occurs when the resolution is 20 ns) which occur when starting and halting (break) a user program execution, and starting and halting a measurement by specifying the conditions.
 - Frequency stability of the crystal oscillating module for measurement: $\pm 0.01\%$

5.8 Performance Analysis Function

Performance analysis applies functions of the E8000S station or internal functions of the MPU to the measurement of performance.

5.8.1 Measuring with E8000S Station Function

The emulator's performance analysis function is for measuring the efficiency of parts of a user program in terms of their execution times against the overall execution time, and for measuring the number of times a part of the user program is executed.

- Setting the Conditions for Performance Measurement

In the HDI, the user can set the execution efficiency and the execution count through a certain dialog box and display the measured results in the [Performance Analysis] window.




Figure 5.70 [Performance Analysis] Window

In the [Performance Analysis] window, the user is able to assign any of eight independent channels. To set a condition, click [Edit...] in the pop-up menu of the [Performance Analysis] window to produce the [Performance 1 to 8] dialog box.

Measurement Mode: Measurement modes are explained in table 5.80.

Table 5.80 Measurement Modes

Measurement Mode	Description
Subroutine Time Measurement Mode 1	<p>Measures the execution time and number of passes through the subroutine over the specified address range. Measurement starts with the execution of the subroutine within the address range, is suspended when execution moves outside the specified range, and is restarted when execution returns to the specified address range of the subroutine. The execution count (count of the number of passes) is incremented every time the <end address> of the specified address range is passed. The execution times of instructions at addresses outside the range that are called from within the specified range are not included in the results of measurement.</p> <p>Set the conditions in the [Performance 1 to 8] dialog box. Set the timeout value and maximum number of passes as the conditions for Performance Analysis 1.</p>
Subroutine Time Measurement Mode 2	<p>Measurement is executed in the same way as in mode 1 above, except that the execution times of instructions at addresses outside the range that are called from within the specified range are included in the results of measurement .</p> <p>The emulator will also measure the maximum/minimum execution times over the specified range.</p> <p>Set the timeout value and maximum number of passes as the conditions for Performance Analysis 1.</p>
Subroutine Time Measurement Mode 3	<p>Measurement starts at the <start address range> and halts when it reaches the <end address range>. The execution count is incremented every time the specified <end address range> is passed.</p>

- Example of subroutine time measurement mode 1

An example of subroutine time measurement mode 1 will be described below:

Here, the start address is assumed to be H'1000 and the end address to be H'1FFF. When the user program is running, the emulator will measure the execution time of the user program in the address range from H'1000 to H'1FFF. When the user program jumps to address H'3000, measurement by the emulator will stop. When the user program returns from address H'3FFF, measurement by the emulator will start again.




Figure 5.71 Example of Subroutine Time Measurement Mode 1

- Example of subroutine time measurement mode 2

In subroutine time measurement mode 2, the emulator starts to measure the execution time after it has passed the start address and continues to measure the time until it reaches the end address.

An example of the use of subroutine time measurement mode 2 is described below:

Here, the start address is assumed to be H'1000 and the end address to be H'1FFF. When the user program is running, the emulator will start to measure the execution time of the user program from the start address (H'1000) until the user program reaches the end address (H'1FFF). When the emulator starts to measure the execution time, it will continue to measure until the user program reaches address H'1FFF or until user program emulation breaks. Therefore, the emulator will continue to measure the execution time of the user program after execution of the user program has jumped to address H'3000.




Figure 5.72 Example of Subroutine Time Measurement Mode 2

- Example of subroutine time measurement mode 3

In subroutine time measurement mode 3, the emulator starts to measure the execution time of the user program in the start address range specified by the user, and continues to measure the execution time of the user program until the user program reaches the end address range.

An example of the use of subroutine time measurement mode 3 is described below:

Here, the start address range is assumed to be from H'1000 to H'13FF and the end address range to be from H'1C00 to H'1FFF. While the user program is running, the emulator will start to measure the execution time of the user program from the start address range (H'1000 to H'13FF) until the user program reaches the end address range (H'1C00 to H'1FFF). When the emulator starts to measure the execution time of the user program, it will not stop until the user program reaches the end address range (H'1C00 to H'1FFF) or there is a break in the emulation of the user program. Therefore, the emulator will continue to measure the execution time when the user program jumps to address H'3000.



Figure 5.73 Example of Subroutine Time Measurement Mode 3

A list of subroutine measurement modes that can be set in the [Performance 1 to 8] dialog box is shown in table 5.81.

Table 5.81 Modes that are Available in the [Performance1 to 8] Dialog Boxes

Mode	Channel number for performance analysis							
	1	2	3	4	5	6	7	8
Subroutine time measurement mode 1	o ^{*1}	o	o	o	o	o	o	o
Subroutine time measurement mode 2 ^{*2}	o	o	o	o	o	o	o	o
Subroutine time measurement mode 3	o	× ^{*1}	o	×	o	×	o	×

Notes: 1. o: Can be set.

×: Cannot be set.

- Only channels 1 to 4 can be used to measure the maximum/minimum execution times in subroutine time measurement mode 2.

Performance Measurement Time: To set the time over which the emulator to measure the performance, use the [The minimum time to be measured by Go command execution] of the [Execution Mode1] page in the [Configuration] dialog box. The user can select approximately 14 minutes (with a sampling interval during execution of 52 μs), 26 seconds (with a sampling interval during execution of 1.6 us), or 0.33 seconds (with a sampling interval during execution of 20 ns) as the maximum time interval over which the emulator is to measure performance. The counter used in measurement has 24 bits.

Notes: 1. The two types of errors listed below must be considered for measurement.

- A margin of error with ± 1 resolution (a margin of error with ± 20 ns occurs when the resolution is 20 ns) which occur when starting and halting (break) a user program execution, and satisfying start and end conditions.
 - Frequency stability of the crystal oscillating module for measurement: $\pm 0.01\%$
2. The resolution of the time interval must be one or more from the satisfaction of the end condition to the next start condition in each measurement mode. If the time interval is less than 1, the measurement includes the satisfaction of the end condition to the next start condition.
 3. In subroutine time measurement mode 1, the satisfaction of the end condition occurs when the address outside the specified range is executed. In subroutine time measurement modes 2 and 3, the satisfaction of the end condition occurs when the specified condition is satisfied. Therefore, when the same address is specified for subroutine time measurement modes 1, 2, and 3, the measured result of subroutine time measurement mode 1 becomes larger than those of subroutine time measurement modes 2 and 3.
 4. External address bus values are used for the measurement of each measurement mode. Therefore, the condition may be satisfied by the prefetched cycles or the cache-fill cycles. Also, the condition is not satisfied when the external bus is not accessed because of the cache hit occurrence.

How to Set the Conditions for Measuring the Performance: To set the conditions for measuring the performance, use the [Performance Analysis] dialog box that can be displayed by clicking [Edit...] in the pop-up menu in the [Performance Analysis] dialog box. An example of the use of Performance Analysis 1 is described below:




Figure 5.74 [Performance Analysis] Dialog Box

Select 1 from the [Condition] list then click the [Edit...] button. The [Performance 1] dialog box will be displayed. Set the conditions for measuring performance then click the [OK] button.

The individual pages of the [Performance 1 to 8] dialog box are explained in table 5.82.

Table 5.82 Pages of the [Performance 1 to 8] Dialog Box

Page	Description
[General]	Sets the measurement mode.
[Address]	Sets conditions for the address range.
[Time Out]	Sets a timeout value. When the user program is running in the address range specified by the user, the emulator will compare the measured time with the timeout time specified by the user. When (timeout value setting) < (measured time), the user program emulation will break (the timeout break function). While (timeout value setting) > (measured time), the emulator will measure the user program's execution time.
[Count]	Sets a maximum number of passes.

Note: These settings are only available in Performance Analysis 1.

Each page is described in detail below.

- [General] page

Use this page to set the measurement mode.




Figure 5.75 [Performance 1] Dialog Box ([General] Page)

Table 5.83 Options on the [General] Page

Option	Description
[Subroutine time measurement mode 1]	Selects subroutine measurement mode 1.
[Subroutine time measurement mode 2]	Selects subroutine measurement mode 2.
[Subroutine time measurement mode 3]	Selects subroutine measurement mode 3.
[Name]	Sets a name for the address range to be measured.

- [Address] Page

Set conditions for the address range on this page.

The format varies according to the subroutine measurement mode selected on the [General] page. The format of the [Address] page is shown below.

- When [Subroutine time measurement mode 1,2] is selected
Set the start and end addresses.




Figure 5.76 [Performance 1] Dialog Box ([Address] Page)

Table 5.84 Options on the [Address] Page (When [Subroutine time measurement mode 1, 2] is Selected)

Option	Description
[Start]	Sets a start address as a numerical or symbolic value.
[End]	Sets an end address as a numerical or symbolic value.
[...]	Displays the [Input Function Range] dialog box, in which a start address is entered as a numerical or symbolic value. When the setting is made in this dialog box, the corresponding start and end addresses are automatically displayed.
[VP_MAP]	Sets translation of the addresses in [Start] and [End] according to the VP_MAP command's setting for the respective addresses. When this option is not set or VP_MAP is invalid, no translation takes place.

— When [Subroutine time measurement mode 3] is selected
Set the start and end address ranges.




Figure 5.77 [Performance 1] Dialog Box ([Address] Page)

Table 5.85 Options on the [Address] Page (When [Subroutine time measurement mode 3] is Selected)

[Start Address Range]

Option	Description
[Start]	Sets the start address in the start-address range as a numerical or symbolic value.
[End]	Sets the end address in the start-address range as a numerical or symbolic value.
[...]	Displays the [Input Function Range] dialog box to which a start address in the start address range is input as a numerical or symbolic value. When the setting is made in this dialog box, the start address and end address in the start address range are automatically displayed.

[End Address Range]

Option	Description
[Start]	Sets the start address in the end-address range as a numerical or symbolic value.
[End]	Sets the start address in of the end-address range as a numerical or symbolic value.
[...]	Displays the [Input Function Range] dialog box to which a start address in the end address range is input as a numerical or symbolic value. When the setting is made in this dialog box, the start address and end address in the end address range are automatically displayed.
[VP_MAP]	Sets translation of the addresses in [Start] and [End] in the [Start Address Range] and [End Address range] according to the VP_MAP command's setting for the respective addresses. When this option is not set or VP_MAP is invalid, no translation takes place.

Note: Efficiency of execution is measured by using the address bus. Note that if the end address is specified as an address that is close to the first instruction after a branch instruction or as the address of the slot for a delayed-branch instruction, the measured results will not be correct.

- [Time Out] page

Use this page to set the timeout value. This dialog box is only displayed to allow setting of the conditions for Performance Analysis 1.




Figure 5.78 [Performance 1] Dialog Box ([Time Out] Page)

Table 5.86 Options of the [Time Out] Page

Option	Description
[Don't Care]	Selects no timeout value.
Input area	Sets a timeout value as a number. When this is omitted, the setting is 0. [M]: minutes, in the range from 0 to 59 [S]: seconds, in the range from 0 to 59 [US]: microseconds, in the range from 0 to 999999

Note: The maximum measurement time is approximately 14 minutes. If the value set is greater than 14 minutes it will be ignored. When a time-out occurs while the display of the [Performance Analysis] window is being updated, the message 'RUN-TIME OVERFLOW' will be displayed.

Note: When a timeout is specified, the measurement counter for Performance Analysis 1 is reset every time the end condition is satisfied. Therefore, the measured result of Performance Analysis 1 becomes the satisfaction of the last start condition to the satisfaction of the end condition.

- [Count] page

Set the value for the maximum number of passes. This dialog box is only displayed to allow setting of the conditions for Performance Analysis 1.




Figure 5.79 [Performance 1] Dialog Box ([Count] Page)

Table 5.87 Options on the [Count] Page

Option	Description
[Don't Care]	Selects no maximum number of passes.
Input area	Sets a maximum number of passes as a number. A break occurs when the conditions set in the [Performance1] dialog box are satisfied the specified number of times. The default value is D'1. Any value from D'1 to D'65,535 can be set here.

Note: This condition is detected as an overflow. The test takes place when the user program passes through the end address. Therefore, the execution time and execution count displayed after break due to this setting will represent the number of specified passes plus one. When a time-out occurs while the display of the [Performance Analysis] window is being updated, the message `RUN-TIME OVERFLOW' will be displayed.

Entering a function name in [Subroutine Address] of the [Input Function Range] dialog box will automatically set the address range of that function in the area for the user input of addresses to the [Address] page.




Figure 5.80 [Input Function Range] Dialog Box

Displaying the Results of Performance Measurement: The results of performance measurement are displayed in the [Performance Analysis] window. To display the results, click the right-hand mouse button with the cursor in the [Performance Analysis] window then select a menu item from the pop up menu. The menu items are shown in table 5.88.

Table 5.88 Menu Items for Displaying the Results

Menu Item	Description
[Address]	Displays the list of executed addresses (default).
[Count]	Displays the number and period of execution.
[Graph]	Displays the proportions of execution times to the whole period of execution on a graph.

[Address]: Select [Address] to produce a list of addresses as shown in figure 5.81.




Figure 5.81 [Performance Analysis] Window (Measurement of Executed Addresses)

- (a) Window name and display format
- (b) Channel numbers of [Performance Analysis] that were used
- (c) Display format
- (d) Results

Table 5.89 Display Format of Results When [Address] is Selected

Item	Contents
[NO]	Channel number.
[NAME]	Subroutine name.
[MODE]	Subroutine measurement mode. I1: Subroutine time measurement mode 1 I2: Subroutine time measurement mode 2 I3: Subroutine time measurement mode 3
[CONDITION]	Subroutine start address and end address (for I1, I2). Timeout value and count-setting value (only when the respective conditions are set in I1 or I2). Start-address range and end-address range (for I3).
[TOTAL RUN-TIME]	Total period of execution (H: hours, M: minutes, S: seconds, US: microseconds, NS: nanoseconds).

[Count]: Select [Count] to produce the information on the run times and number of passes in the user program in numerical form shown in figure 5.81.




Figure 5.82 [Performance Analysis] Window (Run Time and Execution Count)

Table 5.90 Display Format of Results When [Count] is Selected

Item	Contents
[NO]	Channel number.
[NAME]	Subroutine name.
[MODE]	Subroutine measurement mode. I1: Subroutine time measurement mode 1. I2: Subroutine time measurement mode 2. I3: Subroutine time measurement mode 3.
[RATE]	Proportion of total execution time (numerical value).
[RUN-TIME]	Execution time.
[E-COUNT]	Number of calls of this subroutine.
[TOTAL RUN-TIME]	Total execution time (H: hours, M: minutes, S: seconds, US: microseconds, NS: nanoseconds).

[Graph]: Select [Graph] to produce a display of the execution time ratios of the user program, as shown in figure 5.83.




Figure 5.83 [Performance Analysis] Window (Execution Time Ratios)

Table 5.91 Display Format of Results When [Graph] is Selected

Item	Contents
[NO]	Channel number.
[NAME]	Subroutine name.
[MODE]	Subroutine measurement mode. I1: Subroutine time measurement mode 1. I2: Subroutine time measurement mode 2. I3: Subroutine time measurement mode 3.
[RATE]	Proportions of execution time (as numerical values and on a graph).
[TOTAL RUN-TIME]	Total execution time (H: hours, M: minutes, S: seconds, US: microseconds, NS: nanoseconds).

Resetting Performance Analysis Settings: To reset the results of performance analysis, select [Initialize] from the pop-up menu of the [Performance Analysis] window. Before the reset, the emulator will display a message box to ask you if you want to reset the settings. To reset the settings, click the [OK] button.

Note: When using the [The minimum time to be measured by Go command execution] in the [Configuration] dialog box to modify the unit for counting by the execution-time measurement counter, be sure to reset the settings for performance analysis before altering the minimum time interval. Otherwise, the emulator will continue to use the minimum time interval from before the alteration in measuring the program's performance.

5.8.2 MPU-Internal Performance Function

The MPU-internal performance function is the measurement of the number of times the conditions listed in table 5.92 are satisfied during execution of the user program.

This function is only available from the [Command Line] window.

Use the commands below to set, display, initialize, and cancel the conditions of performance analysis.

Set: PERFORMANCE_ANALYSIS_I_SET command

Display and initialize: PERFORMANCE_ANALYSIS_I command

Cancel: PERFORMANCE_ANALYSIS_I_CLEAR command

The MPU-internal performance function can also be used to measure two events at a time, measure the conditions in table 5.92. Conditions can also be set for the starting and stopping of measurement. The counter can count up to 48 bits. When it overflows, the measurement becomes invalid.

Measurement time: The period of measurement is the time from when the emulator starts to measure the execution time of the user program until the end of execution.

When this function is used, an error of a few cycles will be generated. Do not use this function to measure step execution. Also, do not use this function when continuous tracing is selected. This is because the user program will be being stopped and restarted inside the emulator.

Measurement conditions: Here, the number of times the following conditions are satisfied can be measured: the operand access count, internal I/O access count, instruction cache miss count, TLB miss count, instruction execution count, interrupt count, cache fill cycle count, and elapsed time cycles.

Table 5.92 Items Measured by the MPU-Internal Performance Function

No.	Item	Measurement Mode	Description
1	Operand access cycle count	OARW	The number of times data was read written to cache while the cache valid.
2		OARAM	The number of times an operand in the internal RAM was accessed.
3		OA	The number of times all operands were accessed.
4	Internal I/O access count	IOA	The number of times the internal I/O was accessed.
5	Cache miss count	DCRW	The number of times accesses to data did not hit the cache (cache miss).
6		EC	The number of times accesses to instructions did not hit the cache (cache miss).
7	TLB miss count	DT	The number of times read and write accesses to data did not hit TLB (TLB miss).
8		ET	The number of times accesses to instructions did not hit TLB (TLB miss).
9	Instruction fetch count	EF	The number of times instructions were fetched to the cache while the cache was valid.
10	Branch count	B	The number of times branch instructions BF (other than with displacement 0), BF/S, BT/S, BT (other than with displacement 0), BT/S, BRA, BRAF, and JMP were encountered.
11		BT	The number of times the branch instruction was satisfied.
12	Instruction access count	EA	The number of times instructions were accessed.

Table 5.91 Items Measured by the MPU-Internal Performance Function (cont)

No.	Item	Measurement Mode	Description
13	Instruction execution count	E	The number of times instructions were executed ¹ , ² .
14		E2	The number of times two instructions were being executed at the same time ¹ , ² .
15		EFP	The number of times FPU instructions were executed.
16		ETR	The number of times TRAPA instructions were executed.
17	Interrupt count	INT	The number of times normal interrupts (i.e., other than the NMI) were encountered.
18		NMI	The number of times the NMI occurred.
19	Cache fill cycles count	ECF	Cycles of instruction cache-fill operations.
20		OCF	Cycles of operand cache-fill operations.
21	Elapsed time	TM	Elapsed time in clock cycles

- Notes:
1. When two instructions are being executed at the same time, this is counted, in item 13, as the execution of a single instruction. Therefore, the sum of the numbers produced by 13 and 14 will produce the actual total count.
 2. Counting of items 13 and 14 may be incremented by from 1 to 3 when an instruction fetch exception (instruction address error, instruction TLB-miss exception, instruction TLB-protection illegal exception) occurs.
 3. Counting of item 19 is incremented by 2 when two FPU instructions are executed at the same time. An FPU instruction is defined as follows: an instruction with an instruction code of H'Fxxx (including the undefined instruction H'FFFD)
LDS Rm, FPUL, LDS.L @Rm+, FPUL, LDS Rm, FPSCR, LDS.L @Rm+,FPSCR
STS FPUL, Rn, STS.L FPUL, @-Rn, STS FPSCR,Rn, and STS.L FPSCR, @-Rn

Some items will also be incremented when the conditions listed in table 5.93 are satisfied.

Table 5.93 Further Conditions for Incrementing Items

Item	Remarks
Operand and instruction access counts	Includes cases where access to operands/instructions was cancelled because of an exception.
Instruction execution count (for the TRAPA instruction)	Includes cases where the execution of the TRAPA instruction was cancelled because of an exception.
Cache miss count (instruction cache)	Includes case when cache miss occurred because an overrun occurred on the fetch for an exception.
TLB miss count	When an exception whose priority is higher than the TLB miss is generated, and thus, the TLB miss is cancelled.
Instruction fetch count	Includes cases where requests to fetch MPU instructions have been accepted.
Branch count	Includes cases where branch operations were cancelled because of exceptions, and the branch destination was in the cache.

Counting the Number of Times Conditions are Satisfied:

1. According to the MPU's operating clock
2. According to the ratio of the frequency of the MPU's operating clock to the frequency of the bus clock

In measurement channels 1 and 2, methods 1 or 2 above can be used.

When method 1 is selected, 1 cycle is counted as 1 count.

When method 2 is selected, 3, 4, 6, 8, 12, or 24 must be added, depending on the clock-frequency ratio. In this case, calculate the execution time by using the following method.

When the execution time is assumed to be T, 1 cycle of the bus clock is B, and the counter's value is C:

$$T = C \times B \div 24.$$

The following passages are explanations of how the performance of a program is measured by using the MPU-internal performance analysis functions.

When the ratio of MPU/bus clock must be modified during execution of the user program, method 2 above is recommended for the measurement of the number of cycles.

- Measuring the cache-hit ratio
Set measurement channel 1 to record the number of cache hits in the reading and writing of data, and set measurement channel 2 to record the number of times the operand cache was accessed (the number of read and write operations).

When the user sets the execution of the Go command as the condition for the start and end counting on channels 1 and 2, the emulator will measure the number of times the cache was accessed the number of times cache miss occurred, and the cache-hit ratio of the user program in execution can then be calculated.

- Measuring the execution times of specified program areas against the total execution time
Set execution of the Go command as the condition for the start and end of measurement on measurement channel 1, and set the PC values for the start and end of measurement on measurement channel 2.

Select the elapsed time in cycles as the item to be measured on measurement channels 1 and 2.

When the emulator measures the execution time under these conditions, it will measure the total execution time and the execution time over the specified address range of the program, and the user can compare the execution time over the specified address range of the program against the total execution time of the program.

Note: When the emulator is measuring the number of times conditions are satisfied in terms of the frequency ratio of the MPU and external bus clocks, the number of cycles must be measured as clock cycles. When the execution of an instruction has been cancelled due to the generation of an exception, there are cases where the event is still counted.

5.8.3 Profile Data Measurement Function

The profile data measurement function acquires the execution time of each function in terms of the ratio between the MPU operating clock and the bus clock. This function uses the MPU's on-chip counter to measure performance. Program execution starts and stops every time a function is called during measurement, and therefore the measured results include errors.

The HDI provides three windows shown in table 5.94. For details of each window, refer to Hitachi Debugging Interface User's Manual in the CD-R.

Table 5.94 Windows for Profile Data Measurement

Window	Description
[Profile-List]	Displays the address and size of each function, the number of times each function is called, and the profile data. This window is opened by selecting [Profile-List] from the [View] menu.
[Profile-Tree]	Displays the address, size, and stack size of each function, the number of times each function is called, and the profile data. The stack size, number of function calls, and profile data are values when the function is called. This window is opened by selecting [Profile-Tree] from the [View] menu.
[Profile-Chart]	Displays the relation of calls for a specific function. This window is opened from the [Profile-List] or [Profile-Tree] window. Clicking the right mouse button on the target function in this window displays the calling relation for the function specified in the [Profile-List] or [Profile-Tree] window opens a pop-up menu. Selecting [View Profile-Chart] in the pop-up menu opens the [Profile-Chart] window and displays the calling relation for the specified function. The specified function is displayed in the middle, the calling function on the left side, and the called function on the right side. Values beside the calling and called functions show the number of times the function has been called.

Measuring Profile Data

1. Downloading a load module
Download a load module of DWARF2 format.
2. Enabling profile data measurement
Select [Enable Profiler] in the pop-up menu in one of the windows shown in table 5.94 to place a check mark to the left of the text, and profile data measurement is enabled. To disable profile data measurement, select [Enable Profiler] again to remove the check mark.
3. [Profile-List] window
This window displays the address ([Address] cell) and size ([Size] cell) of each function, the number of times each function is called ([Times] cell), and the profile data ([Cycle] cell). An example of the display after user program execution is shown below.

Function/Variable	Address	Size	Times	Cycle
main	H'00000000	H'000000AA	1	98
_sort	H'000000AA	H'0000013C	0	0
_change	H'000001E6	H'000000A8	0	0
rand	H'0000028E	H'00000000	1	181
__rnext	H'00000340	H'00000000	3	0

Figure 5.84 [Profile-List] Window (after User Program Execution)

- Notes:
1. When there is no stack information file (.sni extension), which is output by the optimizing linkage editor, only the functions executed during profile data measurement will be displayed. For details on the stack information file, refer to the separate user's manual for the optimizing linkage editor.
 2. If the MMU is enabled, the profile data may be incorrect because the virtual addresses obtained from the debugging information and the stack information file cannot be correctly matched to physical addresses.

To select the profile data type displayed in the [Cycle] cell, click the right mouse button in the window to bring up a pop-up menu. Select [Select Data], and the [Select Data] dialog box shown below will open.




Figure 5.85 [Select Data] Dialog Box

Table 5.95 [Select Data] Dialog Box Options

Option	Description
[Mode]	Sets the mode for analyzing function call relations. Rough (High speed): Acquires profile data by stopping execution only for subroutine call instructions and exception processing. (default) The execution speed is faster than if [Normal] is selected. For an optimizing-compiled program, function calls by normal branch instructions cannot be measured. Normal: Acquires profile data by stopping execution for normal branch instructions, subroutine call instructions, and exception processing. The execution speed is slower than if [Rough (High speed)] is selected. Even for an optimizing-compiled program, function calls by normal branch instructions can be measured.

Click the [OK] button to save the settings and close the dialog box. Click the [Cancel] button to close the dialog box without saving the settings. Click the [Help] button to open a help window for the dialog box.

[Select Data] can be accessed from the pop-up menu for the [Profile-Tree] window.

4. [Profile-Tree] window

This window displays the relation of function calls in a tree structure.

It displays the address ([Address] cell), size ([Size] cell), and stack size ([Stack Size] cell) of each function, the number of times each function is called ([Times] cell), and the profile data ([Cycle] cell). An example of display after user program execution is shown below.




Figure 5.86 [Profile-Tree] Window (after User Program Execution)

Note: Displayed stack size does not represent the actual size. Use it as a reference value when the function is called. If there is no stack information file (.sni extension) output from the optimizing linkage editor, the stack size is not displayed.

5. [Profile-Chart] window

This window displays the relation of calls for a specific function.

This window displays the calling relation for the function specified in the [Profile-List] window or [Profile-Tree] window. The specified function is displayed in the middle, the calling function on the left side, and the called function on the right side. Values beside the calling and called functions show the number of times the function has been called.




Figure 5.87 [Profile-Chart] Window (after User Program Execution)

6. Specifying start and stop conditions for profile data measurement

The profile data is measured between the start and stop of user program execution. The start and stop conditions for profile data measurement are shown in table 5.95.

Table 5.96 Start and Stop Conditions for Profile Data Measurement

Condition	Item	Settings
Start condition	Current program counter (PC)	<ul style="list-style-type: none"> • Selecting [Go] from the [Run] menu ([Go] button on the toolbar) • Specifying the start address in [Program Counter] in the [Run] dialog box of the [Run] menu and clicking the [Go PC] button
	Reset vector address	<ul style="list-style-type: none"> • Selecting [Reset Go] from the [Run] menu ([Reset Go] button on the toolbar) • Clicking the [Go Reset] button in the [Run] dialog box of the [Run] menu
Stop condition	Internal break	Break conditions set in the [Break Condition U1-U8] dialog box
	Stop address	Selecting [Go To Cursor] from the [Run] menu ([Go To Cursor] button on the toolbar)
	Halt	Selecting [Halt] from the [Run] menu ([Stop] button on the toolbar)

Note: When a break instruction is executed, user program execution stops.

Restrictions on Profiler Functions: When user interrupts are allowed by the INTERRUPT command (keyword "enable" is specified), profile data measurement cannot be enabled. Disable user interrupts by the INTERRUPT command (specify keyword "disable"), then enable profile data measurement.

When profile data measurement is enabled, there are some restrictions on emulation functions, as shown in table 5.97.

Table 5.97 Restriction on Emulator Functions When Profiler Is Enabled

Emulation State	Restrictions
User program has stopped	<ul style="list-style-type: none"> • User interrupts cannot be allowed by the INTERRUPT command (if user interrupts have been enabled, they are disabled). • Execution to a specified address (temporary break, shown in table 5.16) cannot be made.
User program is being executed	<ul style="list-style-type: none"> • The settings of [Emulation mode] in the [Configuration] dialog box ([General] page) are ignored. • The settings of [Sequence] and [TRGB Option] in the [Configuration] dialog box ([Execution Mode 2] page) are ignored. • The settings for software break, software sequential break, hardware break, hardware sequential break, and internal sequential break (Break Condition U1 to U4) are ignored.* • The performance analysis conditions are ignored. • The MPU internal performance analysis conditions are ignored. • The trace acquisition conditions are ignored. • The trace-halt mode is not available. • MPU internal and AUD trace information is not acquired. • The settings of [Buffer Over Flow] in the [Trace Acquisition] dialog box ([Trace Mode] page) are ignored. • The settings of the [Trace Acquisition] dialog box ([AUD/Internal Mode] page) are ignored. • Memory accesses such as display and modification in the [Memory] or [Disassemble] window are prohibited. • When an area with write protection is allocated in the emulation memory, a break does not occur even if the memory contents are modified by the user program. • The contents of the [Aum] window are not updated.

Note: The settings for internal break (Break Condition U1 to U8) and Break Condition U8->U7 for internal sequential break remain effective.

- Notes:
1. Profile data measurement will stop due to a break caused by the PC condition ([Only program fetched address] is specified on the [Address] page in the [Break Condition U] dialog box) for internal break (Break Condition U). Even if profile data measurement is restarted, it will stop again due to the same condition. In this case, cancel the PC condition and restart profile data measurement.
 2. When the standby mode is entered due to user program execution, do not use the profile data measurement functions.

Errors in Measurement: Profile data is measured by stopping user program execution to acquire profile data and then restarting execution. Therefore, if a measurement target event occurs at the same time as a program stop or restart, it is counted. Accordingly, the profile data includes errors.

Enabling profile data measurement will increase the time required for user program execution. The following shows reference values for the user program execution time under the specified environment. The profile data measured must be used only for reference.

- Environment:
Host computer: Pentium® II 450 MHz
Memory: 128 Mbytes
OS: Windows® 98
Program executed: 10,000 nested calls.
- Execution time measured:
When profile data measurement is disabled: Less than 1 second
When profile data measurement is enabled, without measuring child functions: 17 seconds
When profile data measurement is enabled, measuring child functions: 317 seconds

5.9 Interrupts

During user program execution or in command input wait state, any interrupt to the MPU can be used. Whether or not to process interrupts during user program execution or in command input wait state can be specified.

5.9.1 When No Interrupt is Processed During User Program Execution or in Command Input Wait State

While the emulator is executing the user program or is in command input wait state, interrupts are not processed generally. However, if an internal interrupt or an edge sensitive external interrupt occurs in command input wait state, the emulator holds the interrupt and executes the interrupt processing routine when the GO command is entered.

5.9.2 When Interrupts are Processed During User Program Execution or in Command Input Wait State

To process interrupts, use the INTERRUPT command. The process can be done only through command line window. It processes as follows.

- Executes non-maskable interrupts (NMI).
- Specify the priority level and execute interrupts with high priority.

- Notes:
1. When interrupts are accepted during user program execution and command input wait state, user interrupt processing is not traced. In this case, continuous trace cannot be enabled.
 2. Use the NOP instruction at the delay slot after the RTE instruction in the interrupt handler. For details on the INTERRUPT command, refer to section 6.2.13, INTERRUPT (IR).
 3. Do not set a software break or software sequential break in an interrupt service routine that is executed by the INTERRUPT command.

5.10 Displaying Various Information

The [System Status] window displays a variety of information set by each dialog box. Open the [System Status] window by selecting [Status] from the [View] menu.



Item	Status
Connected To:	SH7750R E8000S Emulator
CPU	SH7751R
PCI (MD10-9)	PCI disabled
Clock Status (MD8)	External input clock
Master/Slave (MD7)	Master
CS0 Memory Type (MD6)	NORMAL
Endian (MD5)	Big
CS0 Bus Width (MD4-3)	32 Bit
Clock Mode (MD2-0)	Clock Mode 3
CS0 Memory Type	NORMAL
CS1 Memory Type	NORMAL
CS2 Memory Type	NORMAL
CS3 Memory Type	NORMAL
CS4 Memory Type	NORMAL
CS5 Memory Type	NORMAL
CS6 Memory Type	NORMAL
H-UDI(JTAG) Clock	2.5MHz
User system MD10-0	7ff
Clock source	Emulator Clock (22.2MHz)
Run status	Break
Cause of last break	BREAK KEY
Run Time Count	D'0000H:00M:00S:003172US:000NS
Condition A Sequential	Not used
Condition B Sequential	Not used
Interval Timer counter	52us
Bus timeout	100us
Multi break (PRB1)	Disabled
RESET signal	Enabled
BREQ signal	Enabled
RDY signal	Enabled
NMI signal	Enabled
SLEEP signal	Enabled
Output trigger(TRGB)	Disabled
User break controller	Break Condition U7,8
Emulation mode	Normal
Prohibit R/W on the fly	Disabled
Interrupts during step	Disabled

Session Platform Memory Events

Figure 5.88 [System Status] Window

[System Status] window has the four sheets as shown in table 5.98.

Table 5.98 [System Status] Window Configuration

Sheet name	Description
[Session]	Contains such information on the current session as the whether a debugging platform is connected and the names of loaded files.
[Platform]	Includes the status information on the emulator, such as the name of the connected emulator.
[Memory]	Includes the information related to the current state of memory, such as memory mapping and the memory areas to be used by loaded object files.
[Events]	Contains information on the usage of resources on breakpoints.

The [Session] sheet has the following contents.

Table 5.99 [Session] Sheet Configuration

Item	Description
[Target System]	Indicates whether the emulator is connected.
[Session Name]	A session file name.
[Program Name]	The name of a load module that is loaded.

The [Platform] sheet has the following contents.

Table 5.100 [Platform] Sheet Configuration

Item	Description
[Connected To:]	The name of an emulator that is connected.
[CPU]	The type of object MPU.
[PCI (MD10-9) to [H-UDI (JTAG) Clock]	The settings made in the [CPU Operating Mode] dialog box.
[User system MD10-0]	The values set for the mode pins which are input from the user system.
[Clock source]	The clock that is selected.
[Run status]	Whether or not a program is being executed. 'Running' is displayed during execution and 'Break' is displayed during stop.
[Cause of last break]	The cause of termination by a break.
[Run Time Count]	The program execution time (Go to Break time measured). xxxx:H xxM:xxS:xxxxxxUS:xxxNS (H: hour, M: minute, S: second, US: microsecond, NS: nanosecond, x: number)
[Condition A Sequential]	The Condition A sequential points that have been passed.
[Condition B Sequential]	The Condition B sequential points that have been passed.
[Interval Timer counter]	The resolution of the timer used for measuring the execution time (the setting information in the [The minimum time to be measured by Go command execution] combo box of the [Configuration] dialog box).
[Bus timeout]	The timeout detection time setting (the setting in the [Bus timeout] combo box of the [Configuration] dialog box).
[Multi break (PRB1)]	The setting of the multi break function (the setting in the [Enable the multi break for External probe No.1] check box of the [Configuration] dialog box).
[RESET signal]	Whether the input of a RESET signal is allowed (the setting in the [RESET signal] check box of the [Configuration] dialog box).
[BREQ signal]	Whether the input of a BREQ signal is allowed (the setting in the [BREQ signal] check box of the [Configuration] dialog box).
[RDY signal]	Whether the input of a RDY signal is allowed (the setting in the [RDY signal] check box of the [Configuration] dialog box).
[NMI signal]	Whether the input of an NMI signal is allowed (the setting in the [NMI signal] check box of the [Configuration] dialog box).
[SLEEP signal]	Whether the input of a SLEEP signal is allowed (the setting in the [SLEEP signal] check box of the [Configuration] dialog box).

Table 5.100 [Platform] Sheet Configuration (cont)

Item	Description
[Output trigger (TRGB)]	The condition for the output of a pulse from the trigger output pin (the setting in the [TRGB Option] group box of the [Configuration] dialog box).
[User break controller]	Whether the MPU's on-chip user break controller (UBC) is used by the E8000S (the setting in the [User break controller] combo box of the [Configuration] dialog box).
[Emulation mode]	The emulator's operating mode (the setting in the [Emulation mode] combo box of the [Configuration] dialog box).
[Prohibit R/W on the fly]	Whether or not memory access is inhibited while the user program is being executed (the setting in the [Prohibit R/W on the fly] check box of the [Configuration] dialog box).
[Interrupts during step]	Whether or not a user interrupt is permitted during single-step execution (the setting information in the [Interrupts during step] check box of the [Configuration] dialog box).

The [Memory] sheet has the following contents.

Table 5.101 [Memory] Sheet Configuration

Item	Description
[Target Device Configuration]	The memory-map status of the internal module (INTERNAL I/O).
[System Memory Resources]	The remaining capacity of the emulation memory.
[Load Memory Areas]	The address range of the load module that was loaded.

The [Events] sheet has the following content.

Table 5.102 [Events] Sheet Configuration

Item	Description
[Resources]	The number of effective breakpoints that have been set.

5.11 Trigger Output

During execution of the user program, the emulator outputs a low-level pulse from the trigger-output probe under the following two conditions.

- Trace condition satisfaction
- Hardware break condition satisfaction

Using this pulse as an oscilloscope's trigger input signal makes it easy to adjust the user system hardware. For example, the waveform produced when the user program goes to a specified point can be viewed.

When the trigger output is specified by using [TRGB] of the [Execution Mode2] option of the [Configuration] dialog box, a low-level pulse is output from the trigger output pin 10 cycles after bus cycles in which hardware break and hardware break conditions were satisfied during emulation. The trigger signal is output until the end of the subsequent bus cycle. If the conditions are satisfied over consecutive bus cycles, the trigger output remains low.




Figure 5.89 Pulse Output Timing

Note: No pulse is output from the trigger-output probe when a software break condition is satisfied. In addition, the timing of the pulse output and the pulse width differ according to the condition.

5.12 Memory Spaces and VP_MAP Translation

5.12.1 The Allocation of Emulation Memory

In the emulator, the user can use 4 Mbytes (one) of standard emulation memory in memory spaces CS0 to CS6. Also, by using the optional memory board, the user can use a maximum of 16 Mbytes of emulation memory in two 8-Mbyte areas. Use the [Memory Mapping] dialog box to set up this emulation memory. Select [Memory] from [Configure Map...]. The [Memory Mapping] dialog box will be displayed.




Figure 5.90 [Memory Mapping] Dialog Box

Table 5.103 Configuration Items of the [Memory Mapping] Dialog Box

Option	Description
[From To Mapping]	Displays memory address ranges and memory type settings.
[Target Device configuration]	Displays the memory mapping of the internal module (INTERNAL I/O).
[System memory resources]	Displays the total and remaining capacities of the emulation memory.
[Map type]	Selects the map type (cannot be specified).
[Edit...]	Allows modification of the memory allocation information selected by [From To Mapping] by displaying the [Edit Memory Mapping] dialog box.
[Add...]	Allows the allocation of new memory by displaying the [Add Memory Mapping] dialog box.
[Reset]	Clears the memory allocation information selected under [From To Mapping].
[Reset All]	Clears all memory allocation information under [From To Mapping].

Click the [Close] button to close the dialog box. Click [Add...] button to open the [Add Memory Mapping] dialog box to allocate emulation memory. To modify the allocation of emulation memory, select the memory contents for modification from [From To Mapping] then click the [Edit...] button. The [Edit Memory Mapping] dialog box will be displayed. The [Add Memory Mapping] and [Edit Memory Mapping] dialog boxes contain the same items.




Figure 5.91 [Edit Memory Mapping] Dialog Box

Table 5.104 Configuration Items of the [Edit Memory Mapping]/[Add Memory Mapping] Dialog Box

Option	Description
[From]	Sets the start address of a memory block.
[To]	Sets the end address of a memory block.
[Setting]	Selects the memory type.

When the [OK] button is clicked, the conditions are set and the dialog box is closed.

When the [Cancel] button is clicked, the dialog box is closed and the conditions are not set.

The following shows the memory types that can be set in the [Setting] combo box.

Table 5.105 Settings for Memory Type Available in the [Setting] Combo Box

Memory type	Description
EMULATION AREA-16 bit	Sets the address range in the emulation memory area with a 16-bit bus.
EMULATION AREA-32 bit	Sets the address range in the emulation memory area with a 32-bit bus.
EMULATION AREA-64 bit	Sets the address range in the emulation memory area with a 64-bit bus.*
EMULATION AREA Read Only-16 bit	Sets the address range as a write-protected area in the emulation memory area with a 16-bit bus.
EMULATION AREA Read Only-32 bit	Sets the address range as a write-protected area in the emulation memory area with a 32-bit bus.
EMULATION AREA Read Only-64 bit	Sets the address range as a write-protected area in the emulation memory area with a 64-bit bus.*

Note: Only available for the SH7750R.

The attribute settings listed above are only for external memory, and cannot be applied to the internal I/O area.

Note: Refer to appendix E.2, Emulation Memory.

5.12.2 VP_MAP Translation

The MPU, which has an MMU, translates internal addresses (virtual addresses) to actual memory addresses (physical addresses). Address translation is according to the address translation table (translation look-aside buffer: TLB) in the MPU. The MMU operates during command-input wait state as well as during execution of the user program. When a command for memory access is executed while the MMU's address translation function is enabled, the address translated by the MMU is accessed. If the specified address is not within the TLB, a TLB miss occurs, and the TLB must be updated by the user program.

The emulator's address translation function operates according to the VP_MAP tables. The VP_MAP tables are the address translation tables for the emulator created with the VPMAP_SET command.

The following shows an example.

Example:

1. Create VP_MAP tables for translating virtual addresses H'10000 to H'10FFF to physical addresses H'4000000 to H'4000FFF and virtual addresses H'11000 to H'11FFF to physical addresses H'0 to H'FFF.

```
>vs 10000 10FFF 4000000 (RET)
>vs 11000 11FFF 0 (RET)
>vd (RET)
<VADDR_TOP> <VADDR_END> <PADDR_TOP>
00010000      00010FFF      04000000
00011000      00011FFF      00000000
DISABLE
```

2. Then, enable the VP_MAP tables (addresses are not translated while the tables are disabled).

```
>ve enable (RET)
>vd (RET)
<VADDR_TOP> <VADDR_END> <PADDR_TOP>
00010000      00010FFF      04000000
00011000      00011FFF      00000000
ENABLE
```

With the virtual address settings given here, virtual addresses correspond to physical addresses as shown in figure 5.92.




Figure 5.92 Address Translation According to VP_MAP Tables

How to translate addresses depends on the settings of the radio buttons of the [Memory area] group in the [Configuration] dialog box and MEMORYAREA_SET (MAS) command. The following passages show how addresses are translated in each setting state.

- When the Normal radio button is selected (or when Normal is specified with the MAS command):

The VP_MAP table takes priority over the TLB. When the VP_MAP table is enabled and the specified address is within the VP_MAP table settings, the emulator translates the address according to the VP_MAP table. If the specified address is beyond the ranges of VP_MAP table settings, whether the VP_MAP table is enabled or disabled, the emulator translates the address according to the MMU's state.

- When the Virtual radio button is selected (or when Virtual is specified with the MAS command):

The address is translated according to the TLB. If the specified address is outside the TLB table settings, a TLB error will occur.

- When the Physical radio button is selected (or when Physical is specified with the MAS command):

The address is not translated.

Table 5.106 Address Translation Tables

Radio button	VP_MAP	Within/ beyond the range	MMU	Within/beyond the TLB Range	Table used for translation
	Enabled/ disabled		Enabled/ disabled		
Normal	Enabled	Within the range	Enabled	Within the range	The VP_MAP table
				Beyond the range	The VP_MAP table
		Disabled	Within/beyond the range	The VP_MAP table	
			Beyond the range	The TLB table	
			Enabled	Within the range	TLB error
			Disabled	Within/beyond the range	Not translated
	Disabled	Within/ beyond the range	Enabled	Within the range	The TLB table
				Beyond the range	TLB error
		Disabled	Within/beyond the range	Not translated	
Virtual	Enabled/ disabled	Within/ beyond the range	Enabled	Within the range	The TLB table
				Beyond the range	TLB error
		Disabled	Within the range	The TLB table	
			Beyond the range	TLB error	
Physical	Enabled/ disabled	Within/ beyond the range	Enabled/ disabled	Within/beyond the range	Not translated

5.12.3 Notes on Accessing Memory

1. Contents of memory areas that are not reserved areas or user memory (including emulation memory) have no meaning. The contents of such memory is not considered to be actual memory, so should be ignored.
2. If the pointer variables of the [Memory] or [Watch] windows indicate the following items, they must be incorrect.
Word access from address $2n + 1$
Longword access from address $4n + 1$, $4n + 2$, or $4n + 3$
3. No double-float display in little endian operation.
4. The following memory operations do not support the double-float format:
[Fill Memory] dialog box
[Search Memory] dialog box
MEMORY_FILL command
This [Format] specification in the [Copy Memory] dialog box is ignored. Memory is copied in byte unit.
5. In the [Fill Memory] dialog box, it is not possible to execute the FILL command when the start address is specified as greater than the end address.
6. Move Memory displays the first address and memory contents in which an error occurred as a single byte on the status bar regardless of the specified size.
7. Do not save or verify memory during execution of the user program.
8. This HDI does not support Motorola S-type files with the CR code (H'0D) alone at the end of each record.
9. Load Motorola S-type files with CR and LF codes (H'0D0A) at the end of each record.
10. When [Prohibit R/W on the fly] is specified in the [Configuration] dialog box, memory access by the HDI will be inhibited during user program execution. Therefore, if the user program is executed with [Prohibit R/W on the fly] specified, contents of memory will not be displayed when scrolling through the [Memory] window or [Disassembly] window.
11. Do not scroll through the [Memory] or [Disassembly] windows by dragging the scroll bar while the user program is executing. This generates many memory read operations and the user program is suspended until these memory operations have been completed.
12. Memory comparison, which appears to be available as [Compare...] in the [Memory] menu, is not supported.
13. The test function, which appears to be available as [Test] in the [Memory] menu, is not supported.
14. When the [Memory] window is updated during emulation, only the block on a 256-byte boundary that contains the modified address will be updated. Other memory contents will not be updated.

5.13 Stack Trace Function

The stack trace function displays the history of function calls.

The memory contents are displayed in the [Stack Trace] window by the stack trace function. Select [Stack Trace] from the [View] menu to open the [Stack Trace] window.




Figure 5.93 [Stack Trace] Window

Table 5.107 Display Format in [Stack Trace] Window

Item	Description
[Kind]	Type of the symbol. F: Function P: Function parameter L: Local variable
[Name]	Symbol name.
[Value]	Value, address, and type of the symbol

Clicking the right mouse button on the window displays a pop-up menu, which includes the following options.

Table 5.108 [Stack Trace] Window Pop-up Menu Options

Option	Description
[Copy]	Copies the highlighted text into the Windows® clipboard, allowing it to be pasted into other applications.
[Go to Source]	Displays the source program corresponding to the selected function in the [Source] window.
[View Setting...]	Opens the [Stack Trace Setting] dialog box allowing the user to specify the display format of the [Stack Trace] window.

The [Stack Trace Setting] dialog box has the options shown in table 5.109.




Figure 5.94 [Stack Trace Setting] Dialog Box

Table 5.109 [Stack Trace Setting] Dialog Box Options

Option	Description
[Nest level]	Specifies the nesting level of a function call to be displayed in the [Stack Trace] window. The highest nesting level is 64.
[Display symbol]	Specifies the symbol types to be displayed in addition to functions (whether to display parameters or local variables can be specified).
[Display Radix]	Specifies the radix for displays in the [Stack Trace] window.

To view the on-line help, move the mouse pointer into the [Stack Trace] window, then press the [F1] key.

5.14 Auto-Update Memory Function

5.14.1 Overview

In an auto-update of memory, the display of the contents of the specified area of memory is refreshed at intervals of 500 ms while the user program is being executed. The function has the following features:

Automatically updates, with an interval of approximately 500 ms, the display of the specified memory contents while the user program is being executed.

A color may be applied to indicate the contents that have been modified since the last update of the display.

Allows the setting of a maximum of 8 points (auto-update memory items), each running for a maximum of 32 bytes.

Allows the display of memory contents in ASCII, bit, byte, word, longword, or single-precision floating point formats (with or without a sign, and in decimal or hexadecimal).

The following dialog boxes are used to set items for the auto-update memory function.

Table 5.110 Dialog Boxes for Setting Auto-Update Memory Items

Dialog Box	Description
[Auto-update Memory -Add-]	Dialog box for registering items for the auto-update memory function. Select the address, format of display, and number of bytes of memory to be displayed.
[AUM – Target Details]	Dialog box for registering other settings for auto-update memory items. In particular, those conditions that depend on the target device are set here.

Use the [AUM] window for the display of memory ranges selected as auto-update memory items. The [AUM] window is displayed by selecting [Auto update Memory Window] from the [View] menu and specifying Auto update Memory items in the [Auto-update Memory -Add-] dialog box.




Figure 5.95 [AUM] Window

The [AUM] window displays the selected ranges of memory, and this display is refreshed while the user program is being executed. Up to 8 windows (8 points) can be displayed in the [AUM] window.

5.14.2 Setting Auto update Memory

Points to be set and byte size to acquire: Up to 8 points can be set. Up to 32 bytes can be acquired from each point.

Acquisition mode: Auto-update memory has two acquisition modes.

- Realtime parallel monitoring mode

In this mode, the contents of memory are directly acquired and displayed by using the dedicated hardware of the E8000S without halting the user program. Therefore, it does not affect the emulation. Specify this mode by selecting [Realtime parallel monitor] in the [AUM – Target Details] dialog box. Memory access bus widths can be selected from 8, 16, 32, or 64 (only for the SH7750R) bits.

- Nonrealtime mode

This mode temporarily halts the execution of the user program for the display of the memory contents while it is acquiring memory. Since execution of the user program is halted, emulation cannot take place in realtime. Specify this mode by selecting [Non Realtime [Memory read]] in the [AUM – Target Details] dialog box. Memory access bus widths can be selected from 8, 16, 32, or 64 (only for the SH7750R) bits.

The mode and bus width of memory access can be selected through the [AUM – Target Details] dialog box. After selection, click the [OK] button.




Figure 5.96 [AUM – Target Details] Dialog Box

5.14.3 Displaying the Memory

Display format: The auto-update memory function allows the display of memory contents in ASCII, bit, byte, word, longword, or single-precision floating point units (with or without signs, in decimal or hexadecimal).

Click the right mouse button with the cursor in the [AUM] window. The pop-up menu will be displayed. Select [Edit...] from the pop-up menu to open the [Auto-update Memory -Edit-] dialog box. Select [Format] in the dialog box to change the display format.

The display format can also be changed by selecting [Format] from the pop-up menu in the [AUM] window.

Display color: When [Realtime parallel monitor] is specified, a color is applied to indicate the contents that have been modified since the last update of the display. Select [Type] from the [Color] group box in the [Auto-update Memory -Edit-] dialog box.

When [Change] is selected as [Type], modified data will be displayed in color. If [Gray] is selected, the modified data will be displayed in the color, with the unchanged data displayed in gray. It is also possible to specify the foreground and background colors of the window. When [Mayfly] is selected, the color is changed every time the contents of the window is updated.

To set the display format and display color, use the [Auto-update Memory -Edit-] dialog box. After setting the required items, click the [OK] button.




Figure 5.97 [Auto-update Memory -Edit-] Dialog Box

- Notes:
1. In the situations listed below, the user program will not be executed in realtime.
 - When [Non Realtime (Memory read)] is selected and more than one auto-update memory item is set.
 - When an auto-update memory item is set or modified while the user program is being executed.
 - When [Format] is modified while the user program is being executed.
 2. When [Non Realtime (Memory read)] is selected, the user program will be halted for approximately 10.8 ms at intervals of approximately 500 ms (this is so when measured with Clock Mode 4, the JTAG clock running at 5 MHz, emulation memory (accessed in 32 bits) in use and the emulator clock running at 20.0 MHz.)
 3. When an item is set in either of the below address ranges, the contents will not be displayed correctly when [Realtime parallel monitor] is selected: Select [Non Realtime [Memory read]].
SDRAM and internal peripheral module areas
 4. When [Halt] is selected from the pop-up menu of the [Trace] window or trace-halt conditions have been satisfied, no auto-update memory item can be added until [Restart] has been selected from the pop-up menu of the [Trace] window.
 5. When the user program is executed in the cycle reset mode, time measurement mode with conditions specified, or profile measurement-enabled state, the Auto update Memory function cannot be used.
 6. When the user program is executed in the cycle reset mode, time measurement mode with conditions specified, or profile measurement-enabled state while the [AUM] window is open, automatic updating of auto-update memory items will be halted.

7. When a TLB error occurs while memory is being accessed, the cause of the TLB error and the address will be displayed in the title area of the [AUM] window with the following message.
TLB ERROR Occurred (EXPEVT=H'XX) (XX: exception code)
8. When a software-break count has been specified, the program will be halted temporarily. When the auto-update memory display is updated while the program is halted, the [AUM] window may not be displayed correctly.
9. When a software-break condition has been specified, error message 'EMULATOR BUSY' may be displayed.
10. Double-float format is not supported.

5.15 Controlling and Checking the State of MPU

The emulator can select the clock to input to the MPU, check the operation, power supply, and clock state of the user system. The functions are useful when debugging the user system hardware.

5.15.1 Selecting Clock for the MPU

This emulator supports three types of clock for the MPU: external clock input from the user system (hereinafter referred to as subclock), a crystal oscillator attached on the evaluation chip board, and the emulator internal clock. For details on selecting clock, refer to section 6.2.7, `CLOCK` and to section 3.3.4, `Selecting the Clock`.

When selecting a clock, refer to the following:

When a clock is selected, the emulator inputs a `RESET` signal to the MPU. This initializes the registers, so be careful.

To select the user clock, the user clock must be input. Otherwise, an error message will be displayed and the emulator internal clock will be selected.

When the emulator system program is started, the emulator inputs a clock to the MPU in the following order:

- When external clock is input from the user system, the user system clock is selected.
- When a crystal oscillator is attached on the evaluation chip board, crystal oscillation clock will be selected.
- Emulator internal clock (20.0 MHz is selected)

5.15.2 Checking the I/O signals

The emulator checks whether the connection with the user system is correct when the emulator is initiated. Through this check, abnormal operations such as short-circuits of the user system interface signals can be detected.

The same operation as above can be done with the `CHECK` command. For details on the `CHECK` command, refer to section 6.2.6, `CHECK` command.

5.15.3 Checking the Power Supply and Clock State of the User System

The emulator monitors the power supply and the clock state of the user system.

When the MPU clock is selected by setting USER in the CLOCK command, the next operation will be carried out when the user system power is turned off or the clock is stopped, according to the emulator state.

- Notes:
1. When the user system power is turned off, the turn off of the user system power will be detected before the clock will stop (V_{DDQ} is lower than 2.65 V).
 2. The meaning of clock will stop above is the stop of the clock while the user system power is still turned on.

During User Program Execution:

- When user system power is turned off (V_{DDQ} has become lower than 2.65 V) 'VCC Down' is displayed. When power is turned on emulation will resume and the PC of the currently executing user program will be displayed in the host computer.
- When clock is stopped (power is turned on) 'User system not ready' is displayed and the HDI links down. When using the emulator continuously, link up the HDI again.

Emulator Command Wait State:

- When user system power is turned off or clock is stopped. 'User system not ready' is displayed and the HDI links down. When you wish to continue to use the emulator, link up the HDI again.

5.16 Input Format

5.16.1 Entering Masks

Address bus conditions and data bus conditions can be input with masks. Addresses can be masked in bits or in 4-bit units. When a bit is masked, it always satisfies the condition.

To specify a mask for an address condition, specify the mask value in the [Mask] area.

The mask for data conditions is specified in the [Data] area.

There is a separate [Mask] list on the [Data] page of the [Break Condition U1] dialog box. To specify any further mask, specify * for the digits to be ignored. Examples of mask specification is shown below.

Table 5.111 Address Mask Specification

No	Input Value	Mask Unit	Example	Masked Bits
1	Binary	1 bit	B'01101***	Masks bits 0 to 2
2	Hexadecimal	4 bits	H'F50***	Masks bits 0 to 11

5.17 [Source] Window Expanded Function

5.17.1 Setting BP Column

In the HDI, software breakpoints can be set, cancelled, or displayed, and software sequential breakpoints can be displayed or cancelled in the BP column of the [Source] window.

Software breakpoints can be set or cancelled by selecting a program (PC) breakpoint with the left-hand mouse button and double-clicking in the BP column or by placing the cursor at the line where the breakpoint was set and press the F9 key.

This function is the same as for the BP columns in the [Disassembly] and [Labels] windows.

The contents of the items displayed in the BP columns are shown in table 5.112.

Table 5.112 BP Column Display Item

Displayed Item	Contents
No display	Nothing is set.
Break	A software break is set.
PASS	A pass point for a software sequential break is set.
RESET	A reset point for a software sequential break is set.

- Notes:
1. When a software breakpoint is set in the BP column, the satisfaction count is 1 and the address space is Normal.
 2. Software sequential breakpoints (PASS or RESET) can be displayed and cancelled in the BP column, but cannot be set in the BP column. To set a software sequential breakpoint, use the [Break] window or the BSS command.
 3. Software and software sequential breakpoints are displayed in the BP column in such a way that the addresses match, regardless of the specified address spaces.
 4. When software breakpoints are cancelled in the BP column, all of the software breakpoints that match those addresses are also cancelled, regardless of the specified address spaces.

Section 6 Command Line

6.1 List Format

Section 6.1 explains the format for the command line list. Some commands are explained on a single page. Some commands are explained over several pages.

6.1.1 Description

Entries are in the following format:

Command name (abbreviation)

[Command syntax and parameters]

Shows input format for each command.

[Description]

Describes the usage and function of each command.

[Examples]

Example of usage.

[Notes]

Notes on using the command. Some entries have no notes.

6.1.2 Format

Symbols used in the command format have the following meanings:

- <>: Contents of <> are parameters.
- []: Parameters enclosed by [] can be omitted.
- <>=: The parameter shown in the left <> can be expressed in the format in the right <>.
- |: One or both can be selected, non-exclusively.
- | |: Either of two or one can be selected, exclusively.

The parameters of each command are explained in the tables in section 6.2.

6.1.3 Parameter Type Input

1. Numerical parameters

Numerical parameters must be supplied as binary, octal, decimal, or hexadecimal numbers, symbols, or expressions. A symbol can consist of up to 32 characters. Operators (e.g.: + and -) can be used to delimit expressions.

2. Keyword parameters

The bold-faced characters in the tables for each command are the strings that are input as keyword parameters.

Only the listed strings can be used. If a string that is not listed is input, an error will occur.

3. String parameters

String parameters are used to input mask data and file names. When using strings to mask data, specify H' (hexadecimal) or B' (binary) at the head of the data as the radix, and specify "***" for the digits to be masked.

No	Input Value	Mask Unit	Example	Masked Bits
1	Binary	1 bit	B'01110***	Masks bits 0 to 2
2	Hexadecimal	4 bits	H'000F50**	Masks bits 0 to 7

6.1.4 Examples

The examples show how to input the command. When output results, the output is also described.

6.2 List of Commands

The following is a list of HDI emulation commands. Sections in this manual are indicated in the second column. If there is no section number, the description is in the Hitachi Debugging Interface User's Manual.

Table 6.1 List of Commands

Command	Section	Abbreviation	Description
!	—	—	Comment
ASSEMBLE	—	AS	Assembles program.
ASSERT	—	—	Checks condition.
BREAKCONDITION_CLEAR	6.2.1	BCC	Clears hardware break conditions.
BREAKCONDITION_DISPLAY	6.2.1	BCD	Displays hardware break conditions.
BREAKCONDITION_ENABLE	6.2.1	BCE	Enables or disables hardware break conditions.
BREAKCONDITION_SET	6.2.1	BCS	Sets hardware break conditions.
BREAKCONDITION_U_CLEAR	6.2.2	BCUC	Clears internal breakpoints that have been set.
BREAKCONDITION_U_DISPLAY	6.2.2	BCUD	Displays internal breakpoints that have been set.
BREAKCONDITION_U_ENABLE	6.2.2	BCUE	Enables or disables internal breakpoints that have been set.
BREAKCONDITION_U_SET	6.2.2	BCUS	Sets an internal breakpoint.
BREAKPOINT	6.2.4	BP	Sets software breakpoints.
BREAKPOINT_CLEAR	6.2.4	BC	Clears software breakpoints that have been set.
BREAKPOINT_DISPLAY	6.2.4	BD	Displays software breakpoints that have been set.
BREAKPOINT_ENABLE	6.2.4	BE	Enables or disables software breakpoints that have been set.
BREAKSEQUENCE_CLEAR	6.2.5	BSC	Clears software sequential breakpoints that have been set.
BREAKSEQUENCE_DISPLAY	6.2.5	BSD	Displays software sequential breakpoints that have been set.
BREAKSEQUENCE_ENABLE	6.2.5	BSE	Enables or disables software sequential breakpoints that have been set.
BREAKSEQUENCE_SET	6.2.5	BSS	Sets software sequential breakpoints.
CHECK	6.2.6	CHECK	Checks the state of each pin for the MPU.
CLOCK	6.2.7	CK	Sets and displays the CLOCK signal for the MPU.
CONDITION_SEQUENCE	6.2.3	CSQ	Sets hardware sequential break.

Table 6.1 List of Commands (cont)

Command	Section	Abbreviation	Description
DEVICE_TYPE	6.2.8	DE	Displays the type of a currently selected device.
DISASSEMBLE	—	DA	Disassembles program and displays the result.
END	6.2.9	END	Returns to user program execution when the emulator enters the trace hold state because trace conditions have been satisfied.
ERASE	—	ER	Clears the contents of the Command Line window.
EVALUATE	—	EV	Calculates expression.
EXECUTION_MODE	6.2.10	EM	Sets and displays debugging conditions during user program execution.
FILE_LOAD	—	FL	Loads object (program) file.
FILE_SAVE	—	FS	Saves the contents of memory as a file.
FILE_VERIFY	—	FV	Compares the contents of a file with memory.
GO	—	GO	Executes user program.
GO_OPTION	6.2.11	GP	Sets and displays the emulation mode during user program execution.
GO_RESET	—	GR	Executes user program from reset vector.
GO_TILL	—	GT	Executes user program up to temporary breakpoint.
HALT	—	HA	Halts user program.
HELP	—	HE	Displays help for command line and commands.
ID	6.2.12	ID	Displays emulator type and version number.
INITIALISE	—	IN	Initialises a platform.
INTERRUPT	6.2.13	IR	Displays or sets interrupt conditions during emulator command execution and in the command wait state.
LOG	—	LO	Manipulates logging file.

Table 6.1 List of Commands (cont)

Command	Section	Abbreviation	Description
MAP_DISPLAY	—	MA	Displays memory map information.
MAP_SET	6.2.14	MS	Sets emulator memory-map.
MEMORY_DISPLAY	—	MD	Displays memory contents.
MEMORY_EDIT	—	ME	Modifies memory contents.
MEMORY_FILL	—	MF	Fills the memory with the specified data.
MEMORY_MOVE	—	MV	Moves memory block.
MEMORY_TEST	—	MT	Tests memory block.
MEMORYAREA_SET	6.2.15	MAS	Sets and displays memory space for use in commands such as load, verify, save, memory display, and memory modification.
QUIT	—	QU	Terminates HDI.
PERFORMANCE_ANALYSIS	6.2.16	PA	Displays measurements of emulator performance.
PERFORMANCE_CLEAR	6.2.16	PC	Clears performance conditions that have been set for the emulator.
PERFORMANCE_SET	6.2.16	PS	Sets performance conditions.
PERFORMANCE_ANALYSIS_I	6.2.17	PAI	Displays a measurement of the MPU's internal performance.
PERFORMANCE_ANALYSIS_I_CLEAR	6.2.17	PAIC	Clears performance conditions that have been set for the internal MPU.
PERFORMANCE_ANALYSIS_I_SET	6.2.17	PAIS	Sets internal MPU performance conditions.
RADIX	—	RA	Sets input radix.
REFRESH	6.2.18	RF	Updates the memory information in HDI to reflect the latest state.
REGISTER_DISPLAY	—	RD	Displays MPU register values.
REGISTER_SET	—	RS	Sets MPU register values.
RESET	—	RE	Resets MPU.
SLEEP	—	—	Delays command execution.

Table 6.1 List of Commands (cont)

Command	Section	Abbreviation	Description
STATUS	6.2.19	STS	Displays emulator state information.
STEP	—	ST	Executes in steps (specified as instruction units or source line units).
STEP_OUT	—	SP	Executes until the function represented by the address at the program counter has finished.
STEP_OVER	—	SO	Steps over function.
STEP_RATE	—	SR	Sets and displays step execution rate.
SUBMIT	—	SU	Executes emulation command file.
SYMBOL_ADD	—	SA	Sets symbol.
SYMBOL_CLEAR	—	SC	Deletes symbol.
SYMBOL_LOAD	—	SL	Loads symbol information file.
SYMBOL_SAVE	—	SS	Saves symbol information file.
SYMBOL_VIEW	—	SV	Displays symbol.
TRACE_DISPLAY	6.2.21	TD	Displays the acquired trace information.
TRACE_MODE	6.2.22	TM	Sets or acquires and displays the trace mode.
TRACE_SEARCH	6.2.23	TS	Searches for trace information.
TRACEACQUISITION_CLEAR	6.2.20	TAC	Clears trace conditions that have been set.
TRACEACQUISITION_DISPLAY	6.2.20	TAD	Displays trace conditions that have been set.
TRACEACQUISITION_SET	6.2.20	TAS	Sets conditions for acquiring trace information.
VPMAP_CLEAR	6.2.24	VC	Clears address translation tables (VP_MAP) for the emulator.
VPMAP_DISPLAY	6.2.24	VD	Displays address translation tables (VP_MAP) for the emulator.
VPMAP_ENABLE	6.2.24	VE	Enables or disables address translation tables (VP_MAP) for the emulator.
VPMAP_SET	6.2.24	VS	Sets address translation tables (VP_MAP) for the emulator.

6.2.1 Hardware Break Command (BCS, BCC, BCD, BCE)

- Setting BREAKCONDITION_SET (BCS)
- Cancellation BREAKCONDITION_CLEAR (BCC)
- Display BREAKCONDITION_DISPLAY (BCD)
- Enable or Disable BREAKCONDITION_ENABLE (BCE)

[Command syntax and parameters]

- Setting **bcs** <type> **channel** <channel_number> <option> [<option>...]
<option> = <addropt> | <dataopt> | <r/wopt> | <prbopt> | <nmiopt> | <irlopt>
| <countopt> | <delayopt>
- Cancellation **bcc** <type> [**channel** <channel_number>]
- Display **bcd** <type> [**channel** <channel_number>]
- Enable or Disable **bce** <type> [**channel** <channel_number>] <mode>

Parameter	Type	Description
<type>	Keyword	Sets a hardware break condition type. a/b/c : Break Condition A/B/C
<channel_number>	Numeric or string	Sets 1 to 8, p, or r. When setting a break condition channel number, specify 1, 2, 3, 4, 5, 6, 7, or 8. When a hardware sequential break is specified by the CSQ command, select p or r . p : Sequential point r : Reset point
<mode>	Keyword	Sets whether to enable or disable break conditions. enable : Enables break conditions. disable : Disables break conditions.

Description of the bcs command <option> (Specify one or more conditions.)

Parameter	Description
<addropt>	<p>Specifies address condition.</p> <p>To specify an address break condition: address <address> [not] [vpmap]</p> <p>To specify an address range break condition: address <address1> to <address2> [not] [vpmap]</p> <p>To mask address: address mask <maskdata> [not] [vpmap]</p> <p><address>: Address (numeric) <address1>: Start address (numeric) <address2>: End address (numeric) <maskdata>: Specifies mask value.</p> <p>Add not to specify an address or range outside which the user program should break. However, do not add not when specifying c for <type>.</p> <p>Add vpmap to the specification to break the user program at the address translated by the VP_MAP table. If VP_MAP is disabled, or at default, the physical address will be used.</p>
<dataopt>	<p>Specifies data condition. This parameter can be used when <type> is a or b.</p> <p>To specify the data condition, [datahi <datahi> dataalo <dataalo> [not]</p> <p><datahi> and <dataalo>: Specify data value (numeric) <datahi> corresponds to the data value of data buses D63 to D32. H'***** is specified when omitted.<datahi> cannot be specified for the SH7751R.</p> <p><dataalo> corresponds to the data value of data buses D31 to D0. It cannot be omitted. Always specify a 32-bit data size. Specify a mask value if the user wants the emulator to stop the user program execution at a data size equal to or smaller than a 32-bit data size.</p> <p>Add not to the specification to break the user program when the data bus holds a value other than the specified value.</p>
<r/wopt>	<p>Specifies read or write condition. (This parameter can be used when <type> is a or b.)</p> <p>To break the user program with the read cycle: direction read</p> <p>To break the user program with the write cycle: direction write</p>

Parameter	Description
<prbopt>	<p>Specifies external probe signal condition. (This parameter can be used when <type> is a or b.)</p> <p>To specify external probe signal condition: prb <bit specification></p> <p>Specify each bit as follows:</p> <p>PRB1 to PRB4 signal bit specification</p> <p>3 2 1 0 : Bit location x x x x : Value to be specified (Specify 0 (low level) or 1 (high level)) for x.) 4 3 2 1 : PRB number</p> <p>When * is specified, the condition of its bit location is not cared.</p>
<nmiopt>	<p>Specifies NMI signal condition (This parameter can be used when <type> is a or b.)</p> <p>To break the user program when the NMI signal is high: nmi hi</p> <p>To break the user program when the NMI signal is low: nmi low</p>
<irlopt>	<p>Specifies IRL0 to IRL3 signal conditions. (This parameter can be used when <type> is a or b.)</p> <p>To specify IRL0 to IRL3 signal conditions: irl <bit specification></p> <p>Specify each bit as follows:</p> <p>To specify bits IRL0 to IRL3</p> <p>3 2 1 0 : Bit location x x x x : Value to be specified (Specify 0 (low level) or 1 (high level)) for x.) 3 2 1 0 : IRL number</p> <p>When * is specified, the condition of its bit location is not cared.</p>
<countopt>	<p>Specifies the pass count that satisfies the break condition. (This parameter can be used when <type> is a or b.)</p> <p>To specify pass count: count <value></p> <p>Any value from 1 to H'FFFF can be specified as <value>.</p>
<delayopt>	<p>Specifies the number of bus cycles to be executed after the break condition is satisfied. (This parameter can be used when <type> is a or b and <channel_number> is 7.)</p> <p>To specify the number of bus cycles to be executed: delay <value></p> <p>Any value from 1 to H'7FFF can be specified as <value>.</p>

[Description]

- Setting

This command specifies hardware break conditions (Break Condition A/B/C). The emulator stops program execution when the specified conditions are satisfied. For details on conditions, refer to the description of <option> in the BCS command. When the user specifies a hardware sequential break, sequential points and reset points can be set.

- Cancellation

This command clears hardware break conditions (Break Condition A/B/C), sequential points, and reset points (Break Condition A/B).

When the user does not specify a channel number, all of the specified hardware break conditions are cleared. If the user specifies a hardware sequential break, the user cannot specify a channel number.

- Display

This command displays break conditions (Break Condition A/B/C) that have been set. When the user does not specify a channel number, the emulator displays all of the specified hardware break conditions.

Break Condition Xn: <Enable/Disable> <Contents specified>

X: A/B/C

N: Number (from 1 to 8)

The following will be shown when a hardware sequential break is specified.

Break Condition X Sequential:<Enable/Disable>

n <Contents specified>

X: A/B

n: Sequential number (start from 1 and condition is satisfied at maximum of 7.

R indicates a reset point.)

- Enable or Disable

This command enables or disables break conditions (Break Condition A/B/C), sequential points, and reset points (Break Condition A/B) that have been set. When the user does not specify the channel number, the emulator enables or disables all of the specified break conditions. When the user specifies a hardware sequential break, the user cannot specify a channel number.

[Examples]

1. To set the following conditions for channel 2 of Break Condition A:

Address condition: An address bus value from H'10027C to H'100304,

Read/write cycle condition: Write cycle only.

BCS A CHANNEL 2 ADDRESS H'10027C TO H'100304 DIRECTION WRITE

2. To set the following conditions for channel 4 of Break Condition B:
 Data condition: Data bus value of H'4750,
 Read/write cycle condition: Read cycle only.
BCS B CHANNEL 4 DATAHI H'*** 4 DATALO H'****4750 DIRECTION READ**
3. To set the following conditions for channel 5 of Break Condition A:
 Address condition: An address bus value other than H'10027C,
 External probe condition: PROBE4 = low, PROBE3 = high, PROBE2 = low, PROBE1 = high.
BCS A CHANNEL 5 ADDRESS H'10027C NOT PRB 0101
4. To set the following conditions for channel 7 of Break Condition B:
 NMI signal condition: NMI = low.
BCS B CHANNEL 7 NMI LOW
5. To set the following conditions for channel 1 of Break Condition B:
 Address condition: An address bus value with mask specification = H'1000***.
BCS B CHANNEL 1 ADDRESS MASK H'1000***
6. To set the following conditions for channel 6 of Break Condition B:
 Address bus value: Except the range from H'100000 to H'1001C0.
BCS B CHANNEL 6 ADDRESS H'100000 TO H'1001C0 NOT
7. To display the conditions set to channel 3 of Break Condition B:
BCD B CHANNEL 3
 Display:
 >BCD B CHANNEL 3
 Break Condition B3:Enable address H'100000 to H'1001c0 not
8. To display all of the conditions set to Break Condition A:
BCD A
 Display:
 >BCD A
 Break Condition A1:Disable
 Break Condition A2:Enable address H'10027c to H'100304 direction write
 Break Condition A3:Disable
 Break Condition A4:Disable
 Break Condition A5:Enable address H'10027c not prb 0101
 Break Condition A6:Disable
 Break Condition A7:Disable
 Break Condition A8:Disable
9. To enable the condition of Break Condition B3.
BCE B CHANNEL 3 ENABLE
10. To disable all conditions of Break Condition A.
BCE A DISABLE

11. To clear the condition set to channel 3 of Break Condition B.

BCC B CHANNEL 3

12. To clear all conditions of Break Condition A.

BCC A

13. To set sequential point when a hardware sequential break is set to Break Condition A.

Address bus value: H'100000

BCS A CHANNEL P ADDRESS H'100000

14. To set a reset point when a hardware sequential break is set to Break Condition A.

Address bus value: H'300000

BCS A CHANNEL R ADDRESS H'300000

15. To display the conditions when a hardware sequential break is set to Break Condition A.

BCD A

Display:

>BCD A

Break Condition A Sequential:Enable

1 address H'100000

2 address H'200000

R address H'300000

16. To disable the condition when a hardware sequential break is set to Break Condition A.

BCE A DISABLE

17. To clear the condition when a hardware sequential break is set to Break Condition A.

BCC A

- Notes:
1. When a Break Condition is satisfied, emulation may stop after two or more instructions have been executed.
 2. Set an address condition to the external area. A break will not occur in the internal I/O area.
 3. For data bus condition, the valid bus position or address bus value will be changed depending on the data bus width and an endian in the memory area. For the relationship between the bus position and the address bus value, refer to the hardware manual.

6.2.2 Internal Break Commands (BCUS, BCUC, BCUD, BCUE)

- Setting BREAKCONDITION_U_SET (BCUS)
- Cancellation BREAKCONDITION_U_CLEAR (BCUC)
- Display BREAKCONDITION_U_DISPLAY (BCUD)
- Enable/Disable BREAKCONDITION_U_ENABLE (BCUE)

[Command syntax and parameters]

- Setting **bcus channel** <channel_number> <option> [<option>...]
- Cancellation **bcuc** [**channel** <channel_number>]
- Display **bcud** [**channel** <channel_number>]
- Enable/Disable **bcue** [**channel** <channel_number>] <mode>

Parameter	Type	Description
<channel_number>	Numeric	<p>Sets an internal break (Break Condition U) channel number. The channel number that can be specified depends on the <ubc> setting with the EXECUTION_MODE command. When <ubc> is set to ubc user, 1 to 6 can be specified for the channel number, and when set to ubc bcu or ubc sbcu, 1 to 8 can be specified.</p> <p>For BCUS commands, items that can be as <option> depend on the channel number. For the <option> parameter, see the description of the BCUS command <option> parameters.</p> <p>1: <addropt>, <dataopt>, <asidopt>, or <r/wopt>, <accessopt></p> <p>2 to 4: <addropt>, <asidopt>, <r/wopt>, or <accessopt></p> <p>5: <iiopt></p> <p>6: <ldtlbopt></p> <p>7: <addropt>, <dataopt>, <asidopt>, <r/wopt>, <accessopt></p> <p>8: <addropt>, <asidopt>, <r/wopt>, <accessopt></p>
<mode>	Keyword	<p>Enables or disables internal break.</p> <p>enable: Enabled</p> <p>disable: Disabled</p>

Description of the bcus command <option> (Specify one or more conditions.)

Parameter	Description
<addropt>	<p>Specifies an address condition.</p> <p>To specify an address as a break condition: address <address> [<addrmask>]</p> <p>To specify the address to be prefetched and generate a break before the corresponding instruction is executed: address <address> pc <addrmask></p> <p>To specify the address to be prefetched and generate a break after the corresponding instruction is executed: address <address> pcafter <addrmask></p> <p><address>: Address (numeric)</p> <p><addrmask>: Specifies the number of bits to be masked. Select one from the following: m1: Lower 10 bits, m2: Lower 12 bits, m3: Lower 16 bits, m4: Lower 20 bits</p> <p>When <addrmask> is not specified, no bits are masked.</p>
dataopt	<p>Specifies a data condition.</p> <p>To break on a specified 8-bit value: data <data> byte To break on a specified 16-bit value: data <data> word To break on a specified 32-bit value: data <data> long To break on a specified 64-bit value: data <data> quad</p> <p><data>: Data value (numeric)</p> <p>When a 64-bit data is specified, it is divided into the upper 32 (D63 to D32) and lower 32 (D31 to D0) data bus bits and is interpreted as two longwords. The user program breaks when either the upper 32 or lower 32 bits match the specification. When <data> is specified, a break will not occur during the program fetch cycle.</p> <p>Specifies a mask value: To break on a specified 8-bit value (mask): data mask <maskdata> byte To break on a specified 16-bit value (mask): data mask <maskdata> word To break on a specified 32-bit value (mask): data mask <maskdata> long To break on a specified 64-bit value (mask): data mask <maskdata> quad</p> <p><maskdata>: Specifies a mask value (numeric).</p>
<asidopt>	<p>Specifies an ASID value for internal break.</p> <p>asid <ASID value></p> <p>Specifies a value within the range from H'0 to H'FF.</p>

Parameter	Description
<r/wopt>	Specifies a read/write condition. direction read: Searches for a read cycle, direction write: Searches for a write cycle
<accessopt>	Specifies a bus status condition. access dat: Data access cycle
<iioopt>	Specifies whether or not a break occurs when internal I/O is accessed. (Can only be specified when <channel_number> is 5.) io: Breaks when internal I/O is accessed. (When omitted, break does not occur).
<ldtlbopt>	Specifies whether or not a break occurs when the LDTLB instruction is executed. (Can only be specified when <channel_number> is 6.) ldtlb: Breaks when the LDTLB instruction is executed. (When omitted, break does not occur).

[Description]

- Setting

Sets an internal break condition. When the specified condition is satisfied, the user program execution breaks. For conditions that can be set, see the description of BCUS command <option>. A sequential break can be specified by using an internal break. Specifying **sb1**, **sb2**, or **sb3** with the GO_OPTION command can set up to four levels of internal sequential breaks that use Break Condition U1 to U4. Specifying **ubc sbcu** with the EXECUTION_MODE command can set an internal sequential break that uses Break Condition U7 and U8.

- Cancellation

Cancels the current internal breakpoints. When the channel number is omitted, cancels all internal breakpoints.

- Display

Displays set internal breakpoints. The internal breakpoints that will be displayed depend on the <ubc> setting with the EXECUTION_MODE command. When <ubc> is set to **ubc user**, channels 1 to 6 are displayed, and when set to **ubc bcu** or **ubc sbcu**, channels 1 to 8 are displayed.

The display format is as follows:

Break Condition Un: <Enable/Disable> <Settings>

n: Number (1 to 6 when <ubc> is set to **ubc user**, and 1 to 8 when set to **ubc bcu** or **ubc sbcu**.)

- Enable/Disable

Enables or disables current internal breakpoints. When the channel number is omitted, enables or disables all current internal breakpoints.

[Examples]

1. To set internal breakpoint channel 1 to break on the address bus value of H'1000000 (<addropt>), byte data masked with the zero D0 bit (<dataopt>), and the write cycle (<r/wopt>):
BCUS CHANNEL 1 ADDRESS H'1000000 DATA MASK B'***0 BYTE DIRECTION WRITE**
2. To set internal breakpoint channel 2 to break on the address bus value of H'1000000 before it is executed on the program fetch cycle (<addropt>), and an ASID value of H'0 (<asidopt>):
BCUS CHANNEL 2 ADDRESS H'1000000 PC ASID H'0
3. To set internal breakpoint channel 3 to break on the address bus value of H'1000000 with a mask of lower 10 bits on a program fetch cycle after execution and an ASID value of H'10 (<asidopt>):
BCUS CHANNEL 3 ADDRESS H'1000000 PCAFTER M1 ASID H'10
4. To set internal breakpoint channel 4 to break on an execution cycle (<accessopt>) and a read cycle (<r/wopt>):
BCUS CHANNEL 4 ACCESS DAT DIRECTION READ
5. To set internal breakpoint channel 5 to break when the internal I/O area is accessed (<iiopt>):
BCUS CHANNEL 5 IO
6. To set internal breakpoint channel 6 to break when the LDTLB instruction is executed (<ldtlbopt>):
BCUS CHANNEL 6 LDTLB
7. To display the internal breakpoint channel 1 settings:
BCUD CHANNEL 1
Display:
>BCUD CHANNEL 1
Break Condition U1:Enable address H'100000 data mask B'*****0 byte direction write
8. To display the settings of all internal breakpoints:
BCUD

Display: (when <ubc> is set to ubc bcu with the EXECUTION_MODE command)

>BCUD

Break Condition U1:Enable address H'1000000 data mask B'*****0 byte
direction write

Break Condition U2:Enable address H'1000000 pc asid D'0

Break Condition U3:Enable address H'1000000 pcafter m1 asid D'16

Break Condition U4:Enable access data direction read

Break Condition U5:Enable io

Break Condition U6:Enable ldtlb

Break Condition U7:Disable

Break Condition U8:Disable

9. To disable internal breakpoint channel 1 conditions:

BCUE CHANNEL 1 DISABLE

10. To enable all internal breakpoint conditions:

BCUE ENABLE

11. To cancel internal breakpoint channel 2 conditions:

BCUC CHANNEL 2

12. To cancel all internal breakpoint conditions:

BCUC

[Notes]

- Break Condition U7 and U8 are implemented by using the user break controller. To use these conditions, specify the UBC released mode (**ubc bcu**) or UBC sequential mode (**ubc sbcu**) with the EXECUTION_MODE command. If Break Condition U7 or U8 is used while the UBC is released to the user (**ubc user** is set), an error will occur.
- When the TRACE_MODE command sets the internal MPU trace in the continuous trace mode, Break Condition U5 and U6 are used for the trace acquisition of the internal I/O access and LDTLB instruction execution. If the continuous trace is enabled, Break Condition U5 and U6 cannot be used as break. Set Break Condition U5 when the internal I/O access and Break Condition U6 to trace the LDTLB instruction execution.
- Break Condition U1 and U4 are used as start and end conditions for measurement with the PERFORMANCE_ANALYSIS_I_SET command. When used for the start and end conditions, Break Condition U1 and U4 do not operate as break conditions.

6.2.3 Hardware Sequential Break Specification Command (CSQ)

- Setting CONDITION_SEQUENCE (CSQ)
- Display CONDITION_SEQUENCE (CSQ)

[Command syntax and parameters]

- Setting **csq** <type> <action>
- Display **csq** <type>

Parameter	Type	Description
<type>	Keyword	Sets hardware sequential break type. a/b : Specifies Condition A/B
<action>	Keyword	Enables or disables hardware sequential function. off : No sequential specification break : Sequential break trace : Sequential trace stop

[Description]

- Setting
This command specifies hardware sequential break or sequential trace stop, which are the conditions set by the user in hardware break condition (Break Condition A/B) or trace condition (Trace Condition A/B). The user must set the conditions by using the BCS or TAS command.
- Display
This command displays the conditions currently set.

[Examples]

1. To specify Break Condition A as sequential break:
CSQ A BREAK
2. To specify Trace Condition B as sequential trace stop:
CSQ B TRACE
3. To cancel hardware sequential specification of CONDITION A:
CSQ A OFF
4. To specify the contents set for CONDITION A:
CSQ A
The display format is as follows:
>CSQ A
Break Condition A Sequential

[Notes]

- The emulator clears all conditions set to Break Condition A/B and Trace Condition A/B when the user specifies **break** or **trace** in CSQ. Therefore, the user should set Break Condition A/B or Trace Condition A/B for hardware sequential break or trace sequential stop after CSQ if necessary.
- The user cannot use this command to enable or disable sequential hardware breaks during user program execution.

6.2.4 Software Break Command (BP, BC, BD, BE)

- Setting BREAKPOINT (BP)
- Cancellation BREAKPOINT_CLEAR (BC)
- Display BREAKPOINT_DISPLAY (BD)
- Enable or Disable
BREAKPOINT_ENABLE (BE)

[Command syntax and parameters]

- Setting **bp** <address> [**count** <count>] [**space** <space> [**asid** <asid>]]
- Cancellation **bc** [<address> [**space** <space> [**asid** <asid>]]]
- Display **bd**
- Enable or Disable
be [<address> [**space** <space> [**asid** <asid>]]] <mode>

Parameter	Type	Description
<address>	Numeric	Sets breakpoint address. When the user sets an odd address, the emulator will round it down to an even address.
<count>	Numeric	Sets the breakpoint pass count within the range from H'1 to H'FFFF. When the user does not specify the pass count, the setting will be H'1.
<space>	Keyword	Sets the address space of a breakpoint. physical : Physical address space virtual : Virtual address space
<asid>	Numeric	Sets the ASID value of a breakpoint within the range from H'0 to H'FF. When the user specifies keyword virtual for parameter <space>, the user must set the ASID value.
<mode>	Keyword	Enables or disables breakpoints. enable : Enables breakpoint setting. disable : Disables breakpoint setting.

[Description]

- Setting
This command sets software breakpoints. The emulator sets a software breakpoint by replacing the contents of the specified address with a break instruction (H'003B). Up to 255 software breakpoints can be set. After the emulator passes the specified number of breakpoints, it stops the execution of the user program.

Do not set software breakpoints to the following addresses:

- An address whose memory content is H'003B
- The address where BREAKSEQUENCE_SET was set
- Areas other than CS0 through CS6 (except for the internal RAM area)
- Instructions that satisfy Break Condition U4
- Slot instruction of the delay branch instruction

- Cancellation

This command clears software breakpoints that have been set. When <address> is omitted, all of the set breakpoints will be cleared.

- Display

This command displays software breakpoints that have been set.

The following shows the display format:

>BD

```
H'c00000 D'10 (D'10) space physical Enable
H'c00000 D'1 (D'0) space virtual asid D'0 Disable
H'c00000 D'15 (D'0) space virtual asid D'255 Enable
  (a)    (b) (c) (d)                (e)
```

(a) Breakpoint address

(b) Number of times specified

(c) Address space (Physical specifies physical address and Virtual specifies virtual address (the user must set an ASID value))

(d) Enable/Disable

- Enable or Disable

This command enables or disables software breakpoints that have been set. When the user does not specify parameter <address>, all of the specified software breakpoints are enabled or disabled.

[Examples]

1. To set a software breakpoint at physical address H'C000000:

```
BP H'C000000 SPACE PHYSICAL
```

2. To set a software breakpoint at address H'C000000 in the virtual address space:

```
BP H'C000000 SPACE VIRTUAL
```

3. To set a software breakpoint at address H'C000000 in the virtual address space that has ASID H'0:

```
BP H'C000000 SPACE VIRTUAL ASID H'0
```

4. To disable a software breakpoint that has been set at address H'C000000 in the virtual address space that has ASID H'0:

```
BE H'C000000 SPACE VIRTUAL ASID H'0 DISABLE
```

5. To disable all software breakpoints that have been set at address H'C000000 in the virtual address space:
BE H'C000000 SPACE VIRTUAL DISABLE
6. To enable all software breakpoints that have been set at address H'C000000:
BE H'C000000 ENABLE
7. To enable all software breakpoints that have been set:
BE ENABLE
8. To clear the software breakpoint that has been set at address H'C000000 in the virtual address space that has ASID H'0:
BC H'C000000 SPACE VIRTUAL ASID H'0
9. To clear the software breakpoints that have been set at address H'C000000 in the virtual address space:
BC H'C000000 SPACE VIRTUAL
10. To clear all software breakpoints set at address H'C000000 :
BC H'C000000
11. To clear all software breakpoints:
BC

[Notes]

- The user cannot execute these commands if the user executes commands that refer to memory and the emulator satisfies the pass count at the same time during the user program execution. In this case, the emulator will display error message EMULATOR BUSY so the user must enter the command again.
- When the user modifies memory contents by loading user program, the emulator will clear breakpoints.
- When the user executes step, the execution does not break at software breakpoints, and the emulator will not increment the pass count.
- When the emulator executes the instructions set by this command, the user cannot use Break Condition U4. Therefore, the user must not set a software breakpoint to the instruction that satisfies Break Condition U4.
- When the user sets a software breakpoint in a slot instruction in a delay branch instruction, the emulator will stop the user program execution; however, the PC value will be incorrect. The user must not set a software breakpoint to a slot instructions in a delay branch instruction.
- When the user specifies **physical**, the emulator sets breakpoints to physical addresses. When the user executes the GO command, the emulator first disables the MMU in the MPU; and then sets software breakpoints and returns the MMU to the original state.
- When the user specifies **virtual**, the emulator sets software breakpoints to virtual addresses. The emulator first disables the MMU in the MPU when the user executes the GO command; after the emulator sets software breakpoints, the emulator restores the MMU to the original

state. When the user specifies an ASID value, the emulator sets breakpoints to the virtual addresses in the virtual space. When doing this, the emulator modifies the ASID value to the specified value, and sets the breakpoints. Then the emulator restores the ASID to its original value. When the user does not specify an ASID value, the emulator sets breakpoints to virtual addresses according to the ASID value that was set by the user at command input.

- When the user specifies neither **physical** nor **virtual**, and the emulator can use VP_MAP, the emulator translates addresses using the VP_MAP. If the emulator cannot use the VP_MAP, the emulator sets breakpoints to physical or virtual addresses according to the MMU state at command input. When the emulator sets breakpoints to virtual addresses, the user must set an ASID value of the PTEH register in the MPU at command input.
- When the user sets breakpoints to the cache area, the emulator fills the address contents of the breakpoints to cache before and after the emulator executes the user program.
- If the emulator cannot restore the user program addresses that were replaced by breakpoint instructions when the emulator completes the execution of the user program, break instructions will remain in the user program and the emulator will cancel the breakpoints. However, if the emulator could not restore the instructions due to the generation of a TLB error or TLB miss hit, break instructions will remain in the user program, and the emulator will not cancel breakpoints.
- If the user specifies a pass count, the emulator will stop the user program every time a software breakpoint is passed and update the total pass count. The emulator will continue to do this until the pass count is satisfied. Therefore, the emulator cannot execute the user program in realtime.
- When the user does not specify any parameter, the emulator will enable all software breakpoints.
- When the user does not specify **space** for <space>, the emulator will enable all software breakpoints set to the same address.
- When the user specifies **virtual** for <space> and does not specify **asid** for <asid>, the user enables all software breakpoints set to virtual addresses.

6.2.5 Software Sequential Break Command (BSS, BSC, BSD, BSE)

- Setting BREAKSEQUENCE_SET (BSS)
- Cancellation BREAKSEQUENCE_CLEAR (BSC)
- Display BREAKSEQUENCE_DISPLAY (BSD)
- Enable or Disable
BREAKSEQUENCE_ENABLE (BSE)

[Command syntax and parameters]

- Setting **bss** <address1> <address2> [<address3...>...] [**space** <space> [**asid** <asid>]]
[[**reset** <address8>] [**space** <space> [**asid** <asid>]]]
- Cancellation **bsc**
- Display **bsd**
- Enable or Disable
bse <mode>

Parameter	Type	Description
<address1>	Numeric	Sets the address of the first pass point. When the user sets an odd address, it is rounded down to an even address.
<address2>	Numeric	Sets the address of the second pass point.
<address3...>	Numeric	Sets the addresses of the third pass point and subsequent points. The user can set up to seven pass points.
<address8>	Numeric	Sets the address of the reset point.
<space>	Keyword	Sets the address space of the pass point. physical : Physical address space virtual : Virtual address space
<asid>	Numeric	Sets the ASID value of the pass point within the range from H'0 to H'FF. When the user sets keyword virtual to parameter <space>, the user must set an ASID value.
<mode>	Keyword	Enables or disables software sequential breakpoints. enable : Enables breakpoint setting. disable : Disables breakpoint setting.

[Description]

- Setting

This command sets software sequential breakpoints. When the emulator executes the user program from the first pass point address, the emulator will pass the software sequential breakpoints and stop at the last pass point. If the emulator does not pass the pass points in the specified order, the emulator will start analyzing from the first pass point again. The user can specify up to seven breakpoints and a reset point. When the emulator passes a reset point, the emulator starts analyzing from the first pass point.

The user cannot set software sequence breakpoints to the following addresses:

- An address whose memory content is H'003B
- The address where BREAKPOINT command was set.
- Areas other than CS0 through CS6 (except for the internal RAM area)
- Instructions that satisfy Break Condition U4
- Slot instructions of the delay branch instruction

- Cancellation

This command clears software sequential breakpoints that have been set.

- Display

This command displays software sequential breakpoints that have been set.

The following shows the display format:

>BSD

Enable : H'c000000 H'c010000 space physical reset H'c020000 space virtual asid D'254

(a) (b) (c) (d) (e)

H'c000000 (D'0) (e)

H'c010000 (D'1)

H'c020000 (D'2)

(a) Enable/Disable

(b) Software sequential breakpoint address

(c) Address space (Physical specifies physical address and Virtual specifies virtual address (the user must set an ASID value))

(d) Reset point address

(e) Pass count of each pass point or reset point at the end of execution (cannot be displayed during execution)

- Enable or Disable

This command enables or disables software sequential breakpoints that have been set.

[Examples]

1. To set a software sequential breakpoint in which user program execution stops when the user program has passed the pass points in the order of physical addresses H'C010000 and

H'C020000, and the analysis for the pass sequence is reset when the user program has passed address H'C030000 in the virtual address space that has ASID H'FE:

```
BSS H'C010000 H'C020000 SPACE PHYSICAL RESET H'C030000 SPACE VIRTUAL  
asid H'fe
```

2. To set a software sequential breakpoint in which user program execution stops when the user program has passed the pass points in the order of H'C010000, H'C020000, and H'C030000:

```
BSS H'C010000 H'C020000 H'C030000
```

3. Enables the software sequential breakpoints that have been set.

```
BSE ENABLE
```

4. Disables the software sequential breakpoints that have been set.

```
BSE DISABLE
```

5. Clears the software sequential breakpoints that have been set.

```
BSC
```

[Notes]

- If the user executes commands that refer to memory and the emulator stops the execution of user program due to satisfaction of software sequential breakpoints during the user program execution, the user will not be able to execute this command. In this case, the emulator will display error message EMULATOR BUSY so the user must enter the command again.
- When the user sets pass points or a reset point by this command, the emulator stops the user program every time a software sequential breakpoint is passed and analyzes the pass order. Therefore, the emulator cannot execute the user program in realtime.
- When the emulator executes the user program from the instruction of the address set by this command, the user cannot use Break Condition U4 immediately after the emulator executes the user program. Therefore, the emulator does not stop the user program execution when the conditions of Break Condition U4 are satisfied immediately after execution.
- When the user sets a software breakpoint to a slot instruction in a delay branch instruction, the emulator will not stop the user program and will generate an illegal slot interrupt. Therefore, the user must not set a software breakpoint to slot instructions in a delay branch instruction.
- When the user executes step, the emulator cannot count software breakpoints.
- When the user modifies memory contents by loading user program, the emulator will clear software sequential breakpoints.

6.2.6 CHECK (CHECK)

[Command syntax and parameters]

check

[Description]

This command tests the MPU pin state. When the emulator generates an error, the following is displayed:

<Pin name> HIGH or LOW

The following shows the pins to test the pin state.

Pin Name	Error State
IRL0	Displays high or low IRL0 pin state.
IRL1	Displays high or low IRL1 pin state.
IRL2	Displays high or low IRL2 pin state.
IRL3	Displays high or low IRL3 pin state.
NMI	Displays high or low NMI pin state.
RDY	Displays high or low RDY pin state.
MRESET	Displays high or low MRESET pin state.
RESET	Displays high or low RESET pin state.
BREQ	Displays high or low BREQ pin state.
SLEEP	Displays high or low SLEEP pin state.*
CA	Displays high or low CA pin state.

Note: Only available for the SH7751R.

[Example]

To test the MPU pin state:

CHECK

The display format is as follows:

>CHECK

IRL0	HIGH
IRL1	HIGH
IRL2	HIGH
IRL3	HIGH
NMI	HIGH
RDY	HIGH
MRESET	HIGH
RESET	HIGH
BREQ	HIGH
SLEEP	HIGH
CA	HIGH

6.2.7 CLOCK (CK)

[Command syntax and parameters]

- Setting **ck** <mode>
- Display **ck**

Parameter	Type	Description
<mode>	Keyword	Selects the clock signal. user : Clock signal of user system 20 : Emulator internal clock (20.0 MHz) 33 : Emulator internal clock (33.3 MHz)* xtal : Crystal oscillator of the emulator

Note: Not available for the SH7751R.

[Description]

This command displays and sets clock signal used in the MPU.

The user can select to use either the clock signal from the user system or the clock in the emulator. When the user selects a clock, the emulator resets the MPU. Therefore, the internal I/O registers and control registers hold the reset values.

This command displays the type of the clock signal that has been set. When the user selects **user** for the clock signal, but the user system clock is not input from the user system, the emulator will generate an error and select the emulator internal clock. When the user turns on the emulator, the emulator will check the user system clock (**user**), evaluation chip board crystal oscillator (**xtal**), and emulator internal clock signal (**20**) in that order, and select the correct clock signal checked first.

[Examples]

1. To select the user system clock signal:

```
CK USER
```

2. To display the selected clock signal:

```
CK
```

The display format is as follows:

```
>CK
```

```
Clock=Emulator Clock (xx.xMHz)
```

[Notes]

When the user is selecting **user** and the emulator has the following abnormal condition, the emulator system program will not run correctly and the emulator will display the error message “USER SYSTEM NOT READY” with a command input or operation of the HDI. In this case, the user must close the HDI and start it again.

- **user** has been selected and the user is using the user system clock, but the user system clock is cut off (V_{DDQ} is supplied correctly.)

6.2.8 DEVICE_TYPE (DE)

[Command syntax and parameters]

de

[Description]

This command displays the selected target device.

[Examples]

To display the selected MPU:

DE

The format of display is as follows:

```
>DE
```

```
Current device=SHxxxx
```

6.2.9 **END (END)**

[Command syntax and parameters]

end

[Description]

This command returns control to user program emulation when the trace halt state is entered due to the satisfaction of trace conditions. This command clears the trace information and the emulator starts to acquire new trace information.

[Example]

To return the emulator state from parallel mode to user program execution mode:

END

6.2.10 EXECUTION_MODE (EM)

[Command syntax and parameters]

- Setting **em** [`<time_count>`] | [`<timeout>`] | [`<multi_break>`] | [`<reset_signal>`] | [`<busrequest>`] | [`<rdy_signal>`] | [`<nmi_signal>`] | [`<sleep_signal>`] | [`<trigger_bcb>`] | [`<ubc>`]
- Display **em**

Parameter	Type	Description
<code><time_count></code>	Keyword	Specifies the execution-time measurement unit. time 52us : 52 μ s (52.0833333 μ s) unit. time 1.6us : 1.6 μ s (1.627604167 μ s) unit. time 20ns : 20 ns unit (default).
<code><timeout></code>	Keyword	Sets the timeout detection time. tout 100us : approximately 100 μ s unit (initial value). tout 1.6ms : approximately 1.6 ms unit. tout 13ms : approximately 13 ms unit. tout 210ms : approximately 210 ms unit.
<code><multi_break></code>	Keyword	Enables or disables the multibreak function (the emulator can simultaneously stop the execution of user programs in other emulators by using external probe 1). mb enable : Enables multibreak. mb disable : Disables multibreak (initial value).
<code><reset_signal></code>	Keyword	The user must enable or disable RESET (power-on reset) signal input. res enable : Enabled. res disable : Disabled (initial value).
<code><busrequest></code>	Keyword	Enables or disables the input of the bus-mastership request signal. breq enable : Enabled. breq disable : Disabled (initial value).
<code><rdy_signal></code>	Keyword	Enables or disables the RDY (user READY) signal input. rdy enable : Enabled. rdy disable : Disabled (initial value).
<code><nmi_signal></code>	Keyword	Enables or disables the NMI signal input. nmi enable : Enabled. nmi disable : Disabled (initial value).
<code><sleep_signal></code>	Keyword	Enables or disables the SLEEP signal input. sleep enable : Enabled. sleep disable : Disabled (initial value)*.

Note: Do not specify SLEEP for the SH7750R.

Parameter	Type	Description
<trigger_bcb>	Keyword	<p>Specifies the pulse output mode when the emulator satisfies Break Condition B or Trace Condition B.</p> <p>trgb 1, trgb 2, trgb 3, trgb 4, trgb 5, trgb 6, trgb 7, or trgb 8: With this keyword specified, the emulator will output pulse when the emulator satisfies a channel condition set to Break Condition B or Trace Condition B of the specified channel.</p> <p>trgb all: With this keyword specified, the emulator will output pulse when the emulator satisfies a channel condition set to Break Condition B or Trace Condition B of any channel.</p> <p>trgb disable: The emulator stops the execution of user program but does not output any pulse. (Default)</p>
<ubc>	Keyword	<p>Specifies whether to use the MPU's on-chip user break controller by the emulator.</p> <p>ubc user: Releases the UBC to the user. Break Condition U7 and U8 cannot be used. If they have been used, the conditions are canceled.</p> <p>ubc bcu: Uses the UBC for Break Condition U7 and U8 in the emulator (default).</p> <p>ubc sbcu: Uses the UBC for Break Condition U7 and U8 as sequential break conditions in the emulator. When conditions are satisfied in the order of U8 and U7, user program execution stops. Break conditions must be set for U7 and U8.</p>

[Description]

This command displays and sets debugging conditions used while the emulator executes user program.

[Examples]

1. To display current debugging conditions set during user program execution:

EM

The following shows the display format:

>EM

Execution Mode	
Condition A Sequential	Not used
Condition B Sequential	Not used
Interval Timer counter	52us
Bus timeout	100us
Multi break (PRB1)	Disabled
RESET signal	Enabled
BREQ signal	Enabled
RDY signal	Enabled
NMI signal	Enabled
SLEEP signal	Enabled*
Output trigger (TRGB)	Disabled
User break controller	Break Condition U7,8

Note: Not available for the SH7750R.

2. To enable the input of the bus-mastership request signal for the debugging conditions set during user program execution:

EM BREQ ENABLE

3. To set the trigger output when the hardware break conditions are satisfied for any of the channels set by Break Condition B or Trace Condition B, and to set the execution-time measurement unit to 20 ns for the debugging conditions set during user program execution:

EM TIME 20NS TRGB ALL

6.2.11 GO_OPTION (GP)

[Command syntax and parameters]

- Setting **gp eml_mode** <eml_mode>
- Display **gp**

Parameter	Type	Description
<eml_mode>	Keyword	Sets the emulation mode. Refer to the next table for settings.

Pin Mode	Description
normal	Executes the user program normally.
6.5us	Executes the user program by inputting the RESET signal to the MPU at intervals of 6.5 us.
9.8us	Executes the user program by inputting the RESET signal to the MPU at intervals of 9.8 us.
50us	Executes the user program by inputting the RESET signal to the MPU at intervals of 50 us.
100us	Executes the user program by inputting the RESET signal to the MPU at intervals of 100 us.
500us	Executes the user program by inputting the RESET signal to the MPU at intervals of 500 us.
1ms	Executes the user program by inputting the RESET signal to the MPU at intervals of 1 ms.
5ms	Executes the user program by inputting the RESET signal to the MPU at intervals of 5 ms.
10ms	Executes the user program by inputting the RESET signal to the MPU at intervals of 10 ms.
50ms	Executes the user program by inputting the RESET signal to the MPU at intervals of 50 ms.
100ms	Executes the user program by inputting the RESET signal to the MPU at intervals of 100 ms.
500ms	Executes the user program by inputting the RESET signal to the MPU at intervals of 500 ms.
1s	Executes the user program by inputting the RESET signal to the MPU at intervals of 1 s.
pabreak	A break occurs under the timeout condition set by the [Performance 1] dialog box and the PERFORMANCE_SET command (set by channel 1).

Pin Mode	Description
patrace	A trace acquisition under the timeout condition set by the [Performance 1] dialog box and the PERFORMANCE_SET command (set by channel 1 and execution continues).
sb1	Internal sequential break mode 1 (A break occurs when break conditions set by Break Condition U2,1 are satisfied in the sequence of 2, 1.)
sb2	Internal sequential break mode 2 (A break occurs when break conditions set by Break Condition U3,2,1 are satisfied in the sequence of 3, 2, 1.)
sb3	Internal sequential break mode 3 (A break occurs when break conditions set by Break Condition U4,3,2,1 are satisfied in the sequence of 4, 3, 2, 1.)
timcb	Measures the execution time with the execution time measurement function by specifying the condition.
no_break	Temporarily disables the software and hardware break conditions.

[Description]

This command displays and sets emulation mode during user program execution.

[Examples]

1. To set the emulation mode so that the user program is executed by inputting the RESET signal to the MPU at intervals of 100 ms:

```
GP EML_MODE 100MS
```

2. To display the current emulation mode during user program execution:

```
GP
```

The display format is as follows:

```
>GP
```

```
Emulator emulation mode=Cyclic reset (100 ms)
```

[Notes]

- When the user selects 6.5us, 9.8us, 50us, 100us, 500us, 1ms, 5ms, 10ms, 50ms, 100ms, 500ms, or 1s for the emulation mode, the emulator will disable all trace and break conditions. Also, the emulator cannot halt trace when the user selects the [Halt] button in the [Trace] window.
- When the user selects sb1, sb2, or sb3, the user must set Break Condition U.
- When the user selects sb1, sb2, or sb3, pabreak, or patrace for the emulation mode, the emulator will disable the software break conditions.

6.2.12 ID (ID)

[Command syntax and parameters]

id

[Description]

This command displays the emulator system program version.

[Examples]

To display the emulator system program version:

ID

The display format is as follows:

```
>ID  
SHxxxx E8000S Emulator system file Vm.n  
Copyright (C) Hitachi, Ltd. xxxx  
Licensed Material of Hitachi, Ltd.
```

6.2.13 INTERRUPT (IR)

[Command syntax and parameters]

- Setting **ir** <interrupt_enable> [<imask>]
- Display **ir**

Parameter	Type	Description
<interrupt_enable>	Keyword	Specifies acceptability of nonmaskable, external hardware, and peripheral module interrupts. disable : Does not accept nonmaskable, external hardware, or peripheral module interrupts. enable : Accepts only nonmaskable interrupts.
<imask>	Numeric	Enables acceptance of external hardware and peripheral module interrupts and sets the interrupt mask level. An interrupt with a lower level than the set value is masked, and with a higher level than the set value is accepted. imask <mask value> Values H'0 to H'F are specified by <mask value>.

[Description]

This command displays and sets interrupt conditions during emulator command execution and in the command wait state. For details, refer to section 5.9, Interrupt Function.

[Examples]

1. To set nonmaskable, external hardware, and peripheral module interrupts; mask the external interrupt with a level lower than H'E:

```
IR ENABLE IMASK H'E
```

2. To display the interrupt condition:

```
IR
```

The display format is as follows:

```
>IR
```

```
Interrupt enable imask H'E
```

[Notes]

- When the continuous trace mode has been selected by the TRACE_MODE command, a user interrupt cannot be accepted during emulator command execution or in the command wait state.
- When <imask> is omitted, H'0 is set. All external interrupts are accepted.
- While the profile data measurement function is enabled, non-maskable interrupts cannot be specified to be accepted.

6.2.14 MAP_SET (MS)

[Command syntax and parameters]

ms <start> <end> <mode> [<buswidth>]

Parameter	Type	Description
<start>	Numeric	Sets the start address in spaces CS0 through CS6 in 4-Mbyte units.
<end>	Numeric	Sets the end address.
<mode>	Keyword	Sets the memory map mode. user: Uses user memory (does not use the emulation memory). emulator: Uses emulation memory area. read-only: Protects the emulation memory area from being written.
<buswidth>	Keyword	Sets the emulation memory bus width. 16: 16-bit bus width. 32: 32-bit bus width. 64: 64-bit bus width.*

Note: Only available for the SH7750R. Do not specify for the SH7751R.

[Description]

This command sets the emulator's emulation memory.

- Emulation memory allocation (when the optional emulation memory board is not used)
The user can allocate 4 Mbytes of emulation memory to spaces CS0 through CS6. When the user sets a start address, it will be rounded down to H'0 or a multiple of H'400000, and the end address will be rounded up to one less than a multiple of H'400000.
- Emulation memory allocation (when the optional emulation memory board is used)
The user can allocate a 16 Mbytes of emulation memory in 8-Mbyte units in spaces CS0 through CS6. The user can also protect the emulation memory area from being written. When the user sets a start address, it will be rounded down to H'0 or a multiple of H'800000 and the end address will be rounded up to the number less than a multiple of H'800000 by one.

[Example]

To set the address range in 16-bit bus width from H'1000000 to H'13FFFFFF as the emulation memory area:

```
MS H'1000000 H'13FFFFFF EMULATOR 16
```

[Note]

Refer to appendix E.2, Emulation Memory.

6.2.15 MEMORYAREA_SET (MAS)

[Command syntax and parameters]

- Setting **mas** <memory_area> [asid <asid>]
- Display **mas**

Parameter	Type	Description
<memory_area>	Keyword	Sets the memory space. normal: The emulator can use physical and virtual memory space. physical: The emulator can use physical address space. virtual: The emulator can use virtual address space.
<asid>	Numeric	Sets the ASID value within the range from H'0 to H'FF.

[Description]

This command specifies and displays the target memory space for command operation, such as loading, verification, saving, display, and modification.

[Examples]

1. To specify the physical address space for the target memory space for command operation, such as loading, verification, saving, display, and modification:

MAS PHYSICAL

2. To specify the virtual address space that has ASID value for the target memory space for command operation, such as loading, verification, saving, display, and modification:

MAS VIRTUAL ASID H'10

3. To display the target memory space setting:

MAS

The following shows the display format:

```
>MAS
```

```
memoryarea_set virtual asid D'16
```

[Notes]

- When the user specifies **virtual** for parameter <memory_area> and does not specify an asid value for parameter <asid>, the emulator will enable virtual memory access at command input to the virtual space corresponding to the current ASID value.
- When the user sets **normal** to parameter <memory_area>, the address value at the command input is converted as follows.
 - When the emulator can use the VP_MAP table, the emulator translates addresses by using the VP_MAP table. However, the emulator translates addresses outside the VP_MAP table range by using the current MMU state at the command input.
 - When the emulator cannot use the VP_MAP table, the emulator translates addresses by using the current MMU state at command input.

6.2.16 Performance Command (PS, PC, PA)

- Setting PERFORMANCE_SET (PS)
- Cancellation PERFORMANCE_CLEAR (PC)
- Display PERFORMANCE_ANALYSIS (PA)

[Command syntax and parameters]

- Setting **ps channel** <channel_number> <modeopt> <nameopt> <startopt> <endopt> [] [<countopt>]
- Cancellation **pc** [**channel** <channel_number>]
- Display **pa** [<display_mode>]

Parameter	Type	Description
<channel_number>	Numeric	Sets the performance channel number from 1 to 8.
<display_mode>	Keyword	Sets the display mode of program execution state. address: Displays subroutine address list. count: Displays execution time and execution count in numeric. graph: Displays an execution time ratio in graph form (default). init: Initializes measurement information.

Parameter	Description
<modeopt>	<p>Sets the conditions to acquire data relating to performance analysis.</p> <p>There are three ways to set the conditions.</p> <ul style="list-style-type: none"> <li data-bbox="308 215 1120 518">• Time measurement mode 1 The emulator measures the subroutine execution time between <startopt> and <endopt> and counts the number of times of execution. The emulator starts to measure a subroutine within the range of <startopt> and <endopt> and stops measuring the subroutine outside the specified range. The emulator starts to measure another subroutine within the range of <startopt> and <endopt>. The emulator increments the pass count (<countopt>) when it passes through the <startopt> and fetches the programs in <endopt>. The emulator does not measure the performance of a subroutine that is called from the target subroutine. Specification: mode time1 <li data-bbox="308 563 1120 802">• Time measurement mode 2 The emulator measures the subroutine execution time between <startopt> and <endopt> and counts the number of times of execution. The emulator starts to measure a subroutine at <startopt> and stops measuring the subroutine at <endopt>. The emulator increments the pass count (<countopt>) when it passes through the <startopt> and fetches the programs in <endopt>. The emulator also measures the performance of a subroutine that is called from the target subroutine. Specification: mode time2 <li data-bbox="308 847 1120 1077">• Time measurement mode 3 The emulator starts to measure a subroutine at <start address range> and stops measuring at <end address range>. The emulator increments the pass count (<countopt>) when it passes through <start address range> and fetches the programs in <end address range>. Specification: mode time3 The user can use channels 1, 3, 5, and 7 in time measurement mode 3.
<nameopt>	<p>Specifies the subroutine to measure the performance.</p> <p>Specification: name <subroutine name></p>

Parameter	Description
<startopt>	<p>Specifies the subroutine start address in time measurement modes 1 and 2.</p> <p>Specification: start <address> <address>: Address value</p> <p>To specify the start address range in time measurement mode 3:</p> <p>Specification: start <address1> to <address2> <address1>: Start address (numeric) <address2>: End address (numeric)</p>
<endopt>	<p>Specifies the end address of the subroutine to measure the performance.</p> <p>To specify the end address in time measurement modes 1 and 2:</p> <p>Specification: end <address> [vpmap] <address>: Address (numeric)</p> <p>To specify the end address range in time measurement mode 3:</p> <p>Specification: end <address1> to <address2> [vpmap] <address1>: Start address (numeric) <address2>: End address (numeric)</p> <p>When the user specifies vpmap, the emulator will use VP_MAP to translate the addresses specified in <startopt> and <endopt> from virtual addresses to physical addresses. When the emulator cannot use the VP_MAP, it will use the MMU. If the user does not specify vpmap, the emulator will specify physical addresses.</p>
<timeopt>	<p>Specifies the timeout period. (The user can use parameter <timeopt> in channel number 1 and time measurement modes 1 and 2.)</p> <p>When the user sets a condition to [PERFORMANCE ANALYSIS1], the emulator stops the execution of the user program after the time set to <timeopt> has passed. In this case, the user must specify pabreak in the GO_OPTION command.</p> <p>Specification: time <time></p> <p>Parameter <time> specifies the time value as the following format: [:mm[:ss[:uuuuu]]]</p> <p>mm : minute (0 to 59) ss : second (0 to 59) uuuuu : microsecond (0 to 999999)</p>
<countopt>	<p>Specifies the pass count. (The user can use parameter <countopt> in channel number 1 and subroutine time measurement modes 1 and 2.)</p> <p>Specification: count <count> H'1 to H'FFFF can be specified for count.</p>

[Description]

- Setting

This command sets the condition to measure the subroutine performance. Up to eight subroutines can be specified in measurement modes 1 and 2, and up to four subroutines can be specified in measurement mode 3.

- Cancellation

This command clears the condition to measure the subroutine performance. When the user specifies a channel number, the emulator clears the specified channel number. When the user does not specify any channel number, all of the performance conditions are cleared.

- Display

This command displays the result of measuring the subroutine performance.

The following shows the display format:

1. To display an execution time ratio for the program execution state:

>PA GRAPH

NO	NAME	MODE	RATE	0---10---20---30---40---50---60---70---80---90---100
1	SUBA	I1	D'10.0%	*****
2	SUBB	I2	D'20.0%	*****
3	SUBC	I3	D'30.0%	*****
5				
6				
7				
8				
(a)	(b)	(c)	(d)	(e)

TOTAL RUN-TIME = D'0000H:00M:10S:000020US:250NS (f)

- (a) Subroutine number
- (b) Subroutine name (up to 32 characters can be used)
- (c) Time measurement mode (I1: Time measurement mode 1, I2: Time measurement mode 2, I3: Time measurement mode 3)
- (d) Displays the execution time ratio numerically.
- (e) Displays the execution time ratio as a graph.
- (f) Total execution time (Hours (H), minutes (M), seconds (S), microseconds (US), and nanoseconds (NS))

2. To display subroutine address list:

>PA ADDRESS

NO	NAME	MODE	ADDRESS
1	SUBA	I1	00000100:00001FF0 TIME=xxxH:xxM:xxS:xxxxxxUS COUNT=nnnnnnnn
(a)	(b)	(c)	(d) (e) (f) (g)
2	SUBB	I2	00005000:00007FF0
3	SUBC	I3	00010000:0001008F (h)
			00020000:00020098 (i)
5			
6			
7			
8			

TOTAL RUN-TIME = D'0000H:10M:00S:000020US:250NS (j)

- (a) Subroutine number
- (b) Subroutine name (up to 32 characters can be used)
- (c) Time measurement mode (I1: Time measurement mode 1, I2: Time measurement mode 2, I3: Time measurement mode 3)
- (d) Subroutine start address
- (e) Subroutine end address
- (f) Timeout value (Timeout values can be displayed in time measurement modes 1 and 2 when the timeout condition is specified.)
- (g) Counter value (Counter values can be displayed in time measurement modes 1 and 2 when count condition is specified.)
- (h) Start address range (Time measurement mode 3)
- (i) End address range (Time measurement mode 3)
- (j) Total execution time

3. To display an program execution time and execution count numerically:

>PA COUNT

NO	NAME	MODE	RATE	RUN-TIME	E-COUNT
1	SUBA	I1	D'10.0%	D'0000H:00M:10S:010305US:500NS	D'00005
(a)	(b)	(c)	(d)	(e)	(f)
				MAX D'0000H:00M:05S:001000US:250NS MIN D'0000H:00M:05S:001000US:250NS	
		(g)		(h)	
				AVE D'0000H:00M:05S:001000US:250NS	
		(i)			

2	SUBB	I2	D'20.0%	D'0000H:00M:10S:010305US:500NS	D'00010
	AVE D'0000H:00M:05S:001000US:250NS				
3	SUBC	I3	D'30.0%	D'0000H:00M:10S:010305US:500NS	D'00010
	AVE D'0000H:00M:05S:001000US:250NS				
5					
6					
7					
8					

TOTAL RUN-TIME = D'0000H:00M:08S:029397US:600NS (j)

- (a) Subroutine number
- (b) Subroutine name (up to 32 characters can be used)
- (c) Time measurement mode (I1: Time measurement mode 1, I2: Time measurement mode 2, I3: Time measurement mode 3)
- (d) Displays the execution time ratio numerically.
- (e) Execution time
- (f) Execution count
- (g) Maximum subroutine execution time (Time measurement mode 2)
- (h) Minimum subroutine execution time (Time measurement mode 2)
- (i) Average subroutine execution time (Time measurement mode 2)
- (j) Total execution time

[Examples]

1. To set the following conditions to acquire on channel 2:

Subroutine time measurement mode: 1,

Subroutine name: SORT1,

Start address: H'10002E,

End address: H'10015C.

PS CHANNEL 2 MODE TIME1 NAME SORT1 START H'10002E END H'10015C

2. To set the following conditions to acquire on channel 5:

Subroutine time measurement mode: 3,

Subroutine name: TEST1,

Start address range: H'100000 to H'10002E,

End address range: H'100030 to H'10015C.

***PS CHANNEL 5 MODE TIME3 NAME TEST1 START H'100000 TO H'10002E
END H'100030 TO H'10015C***

3. To clear the performance condition set to channel 2:

PC CHANNEL 2

4. To clear all performance conditions:

PC

[Notes]

- The emulator can measure the performance analysis of a subroutine by using the address bus value. Therefore, if the user sets a subroutine end address to an address near to an address next to a branch or delay slot instruction, the emulator will not be able to measure the performance analysis correctly. Therefore, before setting the end address, the user must check how the MPU operates after the branch instruction are executed and make sure not to set the subroutine end address to address that will not be executed due to a branch instruction.
- The emulator can continuously measure performance analysis up to 14 minutes (when specified as 52 μ s), 26 seconds (when specified as 1.6 μ s), or 0.33 second (when specified as 20 ns) by setting the TIME option in the EXECUTION_MODE command.
- When the user sets break or trace condition to Break Condition C or Trace Condition C, no condition can be set to PERFORMANCE_ANALYSIS that has the same number. In other words, when the user sets break or trace condition to Break Condition C1 or Trace Condition C1, no condition can be set to PERFORMANCE_ANALYSIS1. To set a condition to PERFORMANCE_ANALYSIS, the user must cancel the settings of Break Condition C or Trace Condition C.
- The emulator increments the pass count when it passes through a subroutine end address. Therefore, the emulator will display the subroutine execution time and number of times the subroutine was executed for one more than the specified pass count.
- The emulator cannot measure the step execution time.

6.2.17 MPU Built-in Performance Command (PAIS, PAIC, PAI)

- Setting PERFORMANCE_ANALYSIS_I_SET (PAIS)
- Cancellation PERFORMANCE_ANALYSIS_I_CLEAR (PAIC)
- Display PERFORMANCE_ANALYSIS_I (PAI)

[Command syntax and parameters]

- Setting **pais channel** <channel_number> <modeopt> [<clockopt>] [<rangeopt>]
- Cancellation **paic** [**channel** <channel_number>]
- Display **pai** [[**channel** <channel_number>] **mode** <displaymode>]

Parameter	Type	Description
<channel_number>	Numeric	Specifies the channel number of a performance analysis condition. The user must specify 1 or 2 for the channel number.
<displaymode>	Keyword	Specifies the display mode for performance analysis results. rate1: The emulator will display the ratio of channel 1 results against channel 2 results. rate2: The emulator will display the ratio of channel 2 results against channel 1 results. init: Initializes measurement information.

Description of the PAIS command

Parameter	Description
<modeopt>	Specifies performance analysis conditions. The user can specify the keywords in the table below. mode <measurement mode>
<clockopt>	Specifies the clock to use to measure performance. cpu: The emulator can measure the performance using the MPU operation clock (default) bus: The emulator can measure the performance using the ratio of the MPU operation clock and bus clock.
<rangeopt>	Specifies whether to measure performance during GO command execution or between the specified start and end conditions. Specify the parameter as follows: range g: Measures performance during GO command execution (default). range u: Specifies Break Condition U1 and U4 for measurement start and end conditions, respectively. Break Condition U1 and U4 must be specified.

Item	Measurement Mode	Description
Number of operand access cycles	OARW	The number of times cache area was read and written when the cache area was enabled.
	OARAM	Number of times the internal RAM were accessed by the operands.
	OA	Number of times an access was made by any operand.
Number of internal I/O accesses	IOA	Number of times the internal I/O space was accessed.
Number of cache misses	DCRW	Number of cache misses when data was read and written.
	EC	Number of cache misses when an instruction was accessed.
Number of TLB misses	DT	Number of TLB misses when data was accessed.
	ET	Number of TLB misses when an instruction was accessed.
Number of instruction fetches	EF	Number of times instructions were fetched to the cache area when cache was enabled.
Number of branches	B	Number of branch instructions BF (other than displacement 0), BF/S, BT/S, BT (other than displacement 0), BT/S, BRA, BRAF, JMP
	BT	Number of times branch instructions were satisfied.
Number of instruction accesses	EA	Number of times all instructions were accessed.
Number of instruction execution	E	Number of times instructions were executed.
	E2	Number of times two instructions were simultaneously executed.
	EFP	Number of times the FPU instructions were executed.
	ETR	Number of times TRAPA instructions were executed.
Number of interrupts	INT	Number of normal interrupts (other than NMIs).
	NMI	Number of NMI interrupts.
Cache fill cycle	ECF	Instruction cache fill cycle
	OCF	Operand cache fill cycle
Elapsed time	TM	Elapsed time cycle

[Description]

- Setting

This command sets the measurement conditions of the MPU internal performance function.

- Cancellation

This command clears the condition to measure performance using the MPU internal performance function. When the user does not specify <channel_number>, the emulator clears all the set performance conditions.

- Display

This command displays the measurement results of the MPU internal performance function:

The following shows the display format:

```
>PAI MODE RATE1 (RET)
```

```
PAI1      OARW   BUS   G                      000000000010
```

```
PAI2      OA     CPU   U;BREAK CONDITION U1:4  00000000049B
```

```
(a)      (b)     (c)   (d)                      (e)
```

```
PAI1/PAI2 : 00001%   (f)
```

(a) PERFORMANCE_ANALYSIS_I 1 or PERFORMANCE_ANALYSIS_I 2

(b) Measurement mode

(c) Counting method

(d) Conditions to start and end measurement

(e) Measurement results

(f) Ratio of PAI1 and PAI2 results (only when the user specifies option RATE1 or RATE2.)

RATE1: The emulator will display the ratio of PAI1 results against PAI2 results (PAI1 ÷ PAI2).

RATE2: The emulator will display the ratio of PAI2 results against PAI1 results (PAI2 ÷ PAI1).

[Examples]

1. To set the following conditions for the channel 1 performance condition:

<modeopt>: Number of times all operands are accessed,

<clockopt>: Clock is counted by the ratio of the MPU operation clock and bus clock.

```
PAIS CHANNEL 1 MODE OA CLOCK CPU
```

2. To set the following conditions for the channel 1 performance condition:
 - <modeopt>: Elapsed time cycle,
 - <clockopt>: Clock is counted by the ratio of the MPU operation clock and bus clock,
 - <rangeopt>: Break Condition U1 and U4 are used for start and end conditions.

PAIS CHANNEL 2 MODE TM CLOCK BUS RANGE U
3. To clear the performance condition set to channel 2:

PAIC CHANNEL 2
4. To clear all performance conditions:

PAIC
5. To initialize the results of measuring performance:

PAI MODE INIT
6. To initialize the results of measuring performance set to channel 2:

PAI CHANNEL 2 MODE INIT

[Notes]

- When the user specifies the start and end PC values to measure performance, the emulator will use the internal break function to set the start and end PC values; therefore, the emulator will not be able to use the MPU's internal break function.
- When the emulator measures a result of six or more digits for PAI1 and PAI2 and when the user specifies **RATE1** and **RATE2**, the emulator will display the following:
PAI1/PAI2: -----%
- When this command sets, clears, or initializes the performance measurement conditions, the emulator cannot guarantee the settings of the internal break.
- When the emulator stops the execution of the user program due to the satisfaction of break conditions before the emulator reaches the measurement end condition, the emulator will measure the performance from the start condition until the execution breaks.
- When the emulator accepts interrupt while the user is executing an emulator command or while the emulator is waiting for the user to enter a command, the emulator will keep on measuring performance during an interrupt process, so the measurement results may change when the emulator displays the results of measurement.

6.2.18 REFRESH (RF)

[Command syntax and parameters]

rf

[Description]

Updates the HDI memory information.

[Examples]

To update the HDI memory information:

RF

6.2.19 STATUS (STS)

[Command syntax and parameters]

sts

[Description]

Displays status information for the emulator. For details on its contents, refer to the [**System Status**] window in section 5.10, Displaying Various Information.

[Examples]

To display status information for the emulator:

STS

Display:

```
>STS
Emulator Status
Connected To:          SH7750R E8000S Emulator
CPU                    SH7750R
PCI(MD10-9)           PCI disabled
Clock Status (MD8)    External input clock
Master/Slave (MD7)   Master
CS0 Memory Type (MD6) NORMAL
Endian (MD5)         Big
CS0 Bus Width (MD4-3) 32 Bit
Clock Mode (MD2-0)    Clock Mode 3
CS0 Memory Type       NORMAL
CS1 Memory Type       NORMAL
CS2 Memory Type       NORMAL
CS3 Memory Type       NORMAL
CS4 Memory Type       NORMAL
CS5 Memory Type       NORMAL
CS6 Memory Type       NORMAL
H-UDI (JTAG) Clock    5MHz
User system MD10-0    7ff
Clock source          Emulator Clock (xx.xMHz)
Run status            Break
Cause of last break   BREAKPOINT
Run Time Count        D'xxxxH:xxM:xxS:xxxxxxUS:xxxNS
Condition A Sequential Break7/7
Condition B Sequential Not used
Interval Timer counter 52ns
Bus timeout           100us
Multi break (PRB1)    Disabled
RESET signal          Enabled
BREQ signal           Enabled
RDY signal            Enabled
NMI signal            Enabled
SLEEP signal          Enabled
```

Output trigger(TRGB)	Disabled
User break controller	Break Condition U7,8
Emulation mode	Normal
Prohibit R/W on the fly	Disabled
Interrupts during step	Disabled

6.2.20 Trace Condition Command (TAS, TAC, TAD)

- Setting TRACEACQUISITION_SET (TAS)
- Cancellation TRACEACQUISITION_CLEAR (TAC)
- Display TRACEACQUISITION_DISPLAY (TAD)

[Command syntax and parameters]

- Setting **tas** <type> **channel** <channel_number> <tracetype> <option> [<option>...]
<option> = <addropt> | <dataopt> | <r/wopt> | <prbopt> | <nmiopt> |
<irlopt> | <countopt> | <delayopt>
- Cancellation **tac** <type> [**channel** <channel_number>]
- Display **tad** <type> [**channel** <channel_number>]

Parameter	Type	Description
<type>	Keyword	Selects the trace condition type. a/b/c : Sets Trace Condition A/B/C
<channel_number>	Numeric or keyword	Sets a channel number from 1 to 8. When a hardware sequential condition has been specified by the CSQ command, select p or r. p : Sequential point r : Reset point
<tracetype>	Keyword	Sets conditions for trace information acquisition. type range : Range trace type stop : Trace stop

Description of the `tas` command <option> (Specify one or more conditions.)

Parameter	Description
<addropt>	<p>Specifies an address condition.</p> <p>To specify an address as a trace condition: address <address> [not] [vpmap]</p> <p>To specify an address range as a trace condition: address <address1> to <address2> [not] [vpmap]</p> <p>To mask address data: address mask <maskdata> [not] [vpmap]</p> <p><address>: Address (numeric) <address1>: Start address (numeric) <address2>: End address (numeric) <maskdata>: Mask value (numeric)</p> <p>Add not to specify an address or range outside which the user program should be traced. However, do not add not when <type> is c.</p> <p>Add vpmap to the specification to trace the user program at the address as translated by the VP_MAP table. If the VP_MAP table is disabled or vpmap is not specified, the physical addresses will be used.</p>
<dataopt>	<p>Specifies a data condition. Valid when <type> is a or b.</p> <p>To specify the data condition, [datahi <datahi> datalo <datalo> [not]</p> <p><datahi> and <datalo>: Specify data value (numeric) <datahi> corresponds to the data value of data buses D63 to D32. H'***** is specified when omitted. <datahi> cannot be specified for the SH7751R.</p> <p><datalo> corresponds to the data value of data buses D31 to D0. It cannot be omitted. Always specify a 32-bit data size. To trace the user program at values within a smaller range of bits, specify a mask value.</p> <p>Add not to the specification to trace the user program when the data bus holds a value other than the specified value.</p>

Parameter	Description
<r/wopt>	<p>Specifies a read or write condition. (Valid when <type> is a or b.)</p> <p>To trace the user program during the read cycle: direction read</p> <p>To trace the user program during the write cycle: direction write</p>
<prbopt>	<p>Specifies an external probe signal condition. (Valid when <type> is a or b.)</p> <p>To specify an external probe signal condition: prb <bit specification></p> <p>A bit is specified as follows:</p> <p>PRB1 to PRB4 signal bit specification</p> <p>3 2 1 0 : Bit location</p> <p>x x x x : Value to be specified (Specify 0 (low level) or 1 (high level) for x.)</p> <pre> 4 3 2 1 : PRB number </pre> <p>When * is specified, the condition applies for any and all bits.</p>
<nmiopt>	<p>Specifies an NMI signal. (Valid when <type> is a or b.)</p> <p>To trace the user program when the NMI signal is high: nmi hi</p> <p>To trace the user program when the NMI signal is low: nmi low</p>
<irlopt>	<p>Specifies IRL0 to IRL 3 signal conditions. (Valid when <type> is a or b.)</p> <p>To specify IRL0 to IRL3 signal conditions: irl <bit specification></p> <p>A bit is specified as follows:</p> <p>To specify bits IRL0 to IRL3</p> <p>3 2 1 0 : Bit location</p> <p>x x x x : Value to be specified (Specify 0 (low level) or 1 (high level) for x.)</p> <pre> 3 2 1 0 : IRL number </pre> <p>When * is specified, the condition applies for any and all bits.</p>
<countopt>	<p>Specifies the pass count until trace acquisition condition is satisfied. (Valid when <tracetype> is stop, and <type> is a or b.)</p> <p>To specify a pass count: count <value></p> <p>Any value from H'1 to H'FFFF can be specified as <value>.</p>

Parameter	Description
<delayopt>	<p>Specifies the number of bus cycles to be executed after the trace acquisition condition is satisfied. (Valid when <tracetype> is stop, <type> is a or b, and <channel_number> is 7.)</p> <p>To specify the number of bus cycles to be executed: delay <value></p> <p>Any value from H'1 to H'7FFF can be specified as <value>.</p>

[Description]

- Setting

Specifies a trace acquisition condition (Trace Condition A/B/C).

- Free trace

Acquires trace information in all bus cycles when no conditions are set.

- Range trace

Acquires trace information in the bus cycles within which the specified conditions are matched. For a description of the conditions that can be specified, see the description of <option> for the TAS command.

- Trace stop

When the set condition is satisfied, the emulator stops acquiring trace information and the system enters the trace halt state. For conditions that can be set, see the description of <option> for the TAS command. Although the user program is still in emulation, trace information cannot be acquired in the trace halt state. When the trace stop condition is satisfied, the following message is displayed on the status bar and a message box is displayed.

** TRACE STOP **

When more than one condition is set for range tracing, the trace information is acquired when the OR of the conditions is satisfied. When the trace stop condition is set, trace information is acquired until the trace stop condition is satisfied. When the trace stop condition is satisfied, acquisition of trace information halts, and the system enters the trace halt state. To resume acquisition, exit from the trace halt state by using the END command. When a hardware sequential condition has been specified, the sequential point and a reset point must be set.

- Cancellation

Cancels the trace conditions (Trace Condition A/B/C), sequential point, or a reset point (Trace Condition A/B) setting. When the channel number is omitted, all trace conditions are cancelled. A channel number cannot be set when a hardware sequential condition is in place.

- Display

Displays the set trace conditions (Trace Condition A/B/C). When the channel number is omitted, all trace conditions that have been set are displayed.

Display format is as follows:

Trace Condition Xn: <settings>

X: A/B/C

n: Channel number (from 1 to 8)

The following will be displayed when a hardware sequential condition has been specified.

Trace Condition X Sequential:<Enable/Disable>

n <Settings>

X: A/B

n: Sequential number (starts from 1 and condition is satisfied at the maximum of 7, or R for a reset point)

[Examples]

1. To set address bus values from H'10027C to H'100304 as the address condition, and the write cycle as the read/write cycle condition of Trace Condition A on channel 2 (range trace):

```
TAS A CHANNEL 2 TYPE RANGE ADDRESS H'10027C TO H'100304 DIRECTION  
WRITE
```

2. To set a value of H'4750 as the condition for the data bus, and the read cycle as the read/write cycle condition of Trace Condition B on channel 4 (trace stop).

```
TAS B CHANNEL 4 TYPE STOP DATAHI H'***** DATALO H'****4750  
DIRECTION READ
```

3. To set a value of H'11111111 as a data condition, and external probe 4 low, external probe 3 high, external probe 2 low, and external probe 1 high, as the external probe conditions, of Trace Condition A on channel 5 (trace stop):

```
TAS A CHANNEL 5 TYPE STOP ADDRESS H'10027C NOT PRB 0101
```

4. To set the low NMI as the NMI signal condition for Trace Condition B on channel 7 (trace stop):

```
TAS B CHANNEL 7 TYPE STOP NMI LOW
```

5. To set bus value with mask H'1000*** as the address condition for Trace Condition B on channel 1 (trace stop):

```
TAS B CHANNEL 1 TYPE STOP ADDRESS MASK H'1000***
```

6. To set address bus values outside the range from H'100000 to H'1001C0 as the address condition for Trace Condition B on channel 3 (trace stop):

```
TAS B CHANNEL 3 TYPE STOP ADDRESS H'100000 TO H'1001C0 NOT
```

7. To display settings for Trace Condition B on channel 3:

```
TAD B CHANNEL 3
```

```
>TAD B CHANNEL 3
```

```
Trace Condition B3: Enable type stop address H'100000 to H'1001c0 not
```

8. To display the settings for Trace Condition A:

TAD A

>TAD A

Trace Condition A1:Disable

Trace Condition A2:Enable type range address H'10027c to H'100304
direction write

Trace Condition A3:Disable

Trace Condition A4:Disable

Trace Condition A5:Enable type stop address H'10027c not prb 0101

Trace Condition A6:Disable

Trace Condition A7:Disable

Trace Condition A8:Disable

9. To cancel conditions set as Trace Condition B on channel 2:

TAC B CHANNEL 2

10. To cancel all settings for Trace Condition A:

TAC A

11. To set Trace Condition B as a sequential point at an address bus value of H'100000 when a sequential trace stop condition has already been set:

TAS B CHANNEL P ADDRESS H'100000

12. To set Trace Condition B as a reset point at an address bus value of H'300000 when a sequential trace stop condition has already been set:

TAS B CHANNEL R ADDRESS H'300000

13. To display the settings for Trace Condition B when a sequential trace stop condition has been set:

TAD B

>TAD B

Trace Condition B Sequential:Enable

1 address H'100000

2 address H'200000

R address H'300000

14. To cancel the settings for Trace Condition B when a sequential trace stop condition has been set:

TAC B

[Notes]

- Execution may stop several instructions after the condition is satisfied.
- Address conditions must be set in an external area. If it is set in the internal I/O area, a break will not occur.
- For data bus condition, the valid bus position or address bus value will be changed depending on the data bus width and an endian in the memory area. For the relationship between the bus position and the address bus value, refer to the hardware manual.

6.2.21 TRACE_DISPLAY (TD)

[Command syntax and parameters]

td range <startcycle> **to** <endcycle> **mode** <displaymode>

[Description]

Displays trace information.

Parameter	Type	Description
<startcycle>	Numeric	Specifies the first cycle value of the range of trace information to be displayed.
<endcycle>	Numeric	Specifies the last cycle value of the range of trace information to be displayed.
<displaymode>	Keyword	Specifies the trace information to be displayed bus : Bus trace information aud : AUD trace information* mix : Bus trace and AUD trace information* internal : Internal trace information

Note: Only available for the SH7751R. An error occurs when **aud** or **mix** is specified for the SH7750R.

[Examples]

To display acquired trace information within the range from -D'1000 to D'0:

```
TD RANGE -D'1000 to 0 mode bus
```

6.2.22 TRACE_MODE (TM)

[Command syntax and parameters]

- Setting **tm** [<tracemode>] [<bus_time>] [<bus_sdram>] [<option>]
 <option> =
 - Bus trace: No specification
 - Bus trace and AUD trace: <mode> [<aud_mode>] [<aud_time>]
 [<aud_type>] [<aud_window_a>]
 [<aud_window_b>]
 - Bus trace and MPU internal trace: <mode> [<internal_mode>]
 [<internal_type>]

- Display **tm**

Parameter	Type	Description
<tracemode>	Keyword	Specifies the trace information acquisition mode. ofbreak : Breaks when the trace buffer overflows. oftrace : Stops tracing when the trace buffer overflows. ofoff : Continues trace acquisition when the trace buffer overflows.
<bus_time>	Keyword	Specifies the minimum time interval for time stamping of trace information. bus_time 20ns : Displays in 20-ns units. bus_time 1.6us : Displays in 1.6- μ s (1.627604167 μ s) units. bus_time 52us : Displays in 52- μ s (52.0833333 μ s) units. bus_time clk : Acquires trace in the units of CKIO of the MPU. bus_time clk2 : Acquires trace in the units of 1/2 CKIO of the MPU. bus_time clk4 : Acquires trace in the units of 1/4 CKIO of the MPU. bus_time clk8 : Acquires trace in the units of 1/8 CKIO of the MPU.
<bus_sdram>	Keyword	Specifies whether or not the contents of the address bus and data bus are edited before displaying the trace information when SDRAM has been accessed. bus_sdram enable : Edits the contents. bus_sdram disable : Does not edit the contents.

<option>

Parameter	Description
<mode>	Selects the AUD trace or MPU internal trace. mode off : Selects nothing. mode aud : AUD trace.* mode internal : MPU internal trace.
<aud_mode>	Specifies the acquisition mode when the AUD trace function is used. aud_mode realtime : Acquires trace information in realtime mode. aud_mode full : Acquires trace information in full trace mode.
<aud_time>	Specifies the minimum time interval for acquiring AUD trace information. aud_time clk : Acquires trace information in the units of CKIO of the MPU. aud_time clk2 : Acquires trace information in the units of 1/2 CKIO of the MPU. aud_time clk4 : Acquires trace information in the units of 1/4 CKIO of the MPU. aud_time clk8 : Acquires trace information in the units of 1/8 CKIO of the MPU.
<aud_type>	Specifies the type of AUD trace information. aud_type 1 : Acquires trace information on branch instructions. aud_type 2 : Acquires trace information on memory accesses. aud_type 3 : Acquires trace information on branch instructions and memory accesses.. aud_type 4 : Acquires software trace information. aud_type 5 : Acquires trace information on branch instructions and software trace information. aud_type 6 : Acquires trace information on memory accesses and software trace information. aud_type 7 : Acquires trace information on branch instructions and memory accesses, and software trace information.
<aud_window_a>	Specifies window trace on channel A (can be specified when <aud_type> is aud_type 2 , aud_type 3 , aud_type 6 , or aud_type 7). Specification: aud_window_a <start> to <end> access <access> <start>: Start address (numerical) <end>: End address (numerical) <access>: Read/write cycle condition r : Read cycle w : Write cycle rw : Read/write cycle

Note: Only available for the SH7751R. An error occurs when **mode aud** is specified for the SH7750R.

Parameter	Description
<aud_window_b>	<p>Specifies window trace on channel B (can be specified when <aud_type> is aud_type 2, aud_type 3, aud_type 6, or aud_type 7).</p> <p>Specification: aud_window_b <start> to <end> access <access></p> <p><start>: Start address (numerical) <end>: End address (numerical) <access>: Read/write cycle condition r: Read cycle w: Write cycle rw: Read/write cycle</p>
<internal_mode>	<p>Specifies the acquisition mode when the MPU internal trace function is used.</p> <p>Internal_mode realtime: Acquires trace information in realtime mode. Internal_mode break: Acquires trace information in eight branch instructions and stops. Internal_mode continuous: Acquires trace information in continuous trace mode.</p> <p>When omitted, does not acquire MPU internal trace information.</p>
<internal_type>	<p>Specifies the acquisition conditions for MPU internal trace modes.</p> <p>internal_type 1: Acquires trace information on normal branch instructions. internal_type 2: Acquires trace information on subroutine calls. internal_type 3: Acquires trace information on normal branch instructions and subroutine calls. internal_type 4: Acquires trace information when exception processing occurs. internal_type 5: Acquires trace information on normal branch instructions and when exception processing occurs. internal_type 6: Acquires trace information on subroutine calls and when exception processing occurs. internal_type 7: Acquires trace information on normal branch instructions, subroutine calls, and when exception processing occurs.</p>

[Description]

Specifies trace information acquisition mode and displays the mode settings.

[Examples]

1. To display the set trace information acquisition mode:

TM

Results:

```
>TM
```

```
trace_mode ofbreak bus_time 20ns bus_sdram enable mode aud
aud_mode realtime aud_time clk aud_type 1
```

2. To stop the acquisition of trace information and break when the trace buffer overflows:

TM OFBREAK

3. To acquire AUD trace information on memory accesses in read cycles between start address H'0 and end address H'10 on channel A in full trace mode:

***TM MODE AUD AUD_MODE FULL AUD_TYPE 2 AUD_WINDOW_A H'0 TO H'10
ACCESS R***

6.2.23 TRACE_SEARCH (TS)

[Command syntax and parameters]

ts range <startcycle> **to** <endcycle> <option> [<option>...]

<option> = <addropt> | <dataopt> | <r/wopt> | <prbopt> | <irlopt> | <nmiopt> | <resetopt> | <timeopt>

Parameter	Type	Description
<startcycle>	Numeric	Specifies the start cycle value of the search range.
<endcycle>	Numeric	Specifies the end cycle value of the search range.

Description of the ts command <option>

Parameter	Description
<addropt>	<p>Specifies address condition.</p> <p>To specify an address as a search condition: address <address> [vpmap]</p> <p>To specify an address range as a search condition: address <address1> to <address2> [vpmap]</p> <p>To mask an address: address mask <maskdata> [vpmap]</p> <p><address>: Address (numeric) <address1>: Start address (numeric) <address2>: End address (numeric) <maskdata>: Specifies mask value (numeric).</p> <p>Add vpmap to the specification to search through the trace information using the address as translated by the VPMAP_SET command. If VPMAP is invalid or vpmap is not specified, the physical address will be used.</p>

Parameter	Description
<dataopt>	<p>Specifies a data condition.</p> <p>To specify the data condition, [datahi <datahi>] datalo <datalo> [not]</p> <p><datahi> and <datalo>: Specify data value (numeric)</p> <p><datahi> corresponds to the data value of data buses D63 to D32. H'***** is specified when omitted. Setting <datahi> for the SH7751R will be ignored.</p> <p><datalo> corresponds to the data value of data buses D31 to D0. It cannot be omitted. Always specify a 32-bit data size. To search through the trace information using a smaller data size, specify a mask value.</p>
<r/wopt>	<p>Specifies read or write condition.</p> <p>To search through the trace information for read cycles: direction read</p> <p>To search through the trace information for write cycles: direction write</p>
<prbopt>	<p>Specifies an external probe signal condition.</p> <p>To specify an external probe signal condition: prb <bit specification></p> <p>A bit is specified as follows:</p> <p>PRB1 to PRB4 signal bit specification</p> <p>3 2 1 0 : Bit location</p> <p>x x x x : Value to be specified (Specify 0 (low level) or 1 (high level) for x.)</p> <p> </p> <p>4 3 2 1 :PRB number</p> <p>When * is specified, the external probe signal condition of the corresponding bit location will be ignored.</p>

Parameter	Description
<irlopt>	<p>Specifies IRL0 to IRL3 signal conditions.</p> <p>To specify IRL0 to IRL3 signal conditions: irl <bit specification></p> <p>A bit is specified as follows:</p> <p>To specify bits IRL0 to IRL3</p> <p>3 2 1 0 : Bit location</p> <p>x x x x : Value to be specified (Specify 0 (low level) or 1 (high level) for x.)</p> <p> </p> <p>3 2 1 0 : IRL number</p> <p>When * is specified, the IRL signal condition of the corresponding bit location will be ignored.</p>
<nmiopt>	<p>Specifies an NMI signal condition.</p> <p>To search through the trace information when the NMI signal is high: nmi hi</p> <p>To search through the trace information when the NMI signal is low: nmi low</p>
<resetopt>	<p>Specifies a RESET signal condition.</p> <p>To search through the trace information when the RESET signal is low: reset low</p>
<timeopt>	<p>Searches through the trace information for the specified period of time.</p> <p>To check the trace information at a specific time: time <time1></p> <p>To search through the trace information for a specified range of time: time <time1> to <time2></p> <p>Specify the start of the period as <time1>, and the end of the period as <time2>.</p> <p>Specify the search time as follows: hhh[:mm[:ss[:uuuuuu]]]</p> <p>hhh: Hours (numeric, from 0 to 999) mm: Minutes (numeric, from 0 to 59) ss: Seconds (numeric, from 0 to 59) uuuuuu: Microseconds (numeric, from 0 to 999999)</p>

[Description]

Searches for trace information that satisfies the specified conditions and displays the information for bus cycles on which it was collected. The search is in the range specified by <startcycle> and <endcycle>. For conditions that can be specified, see the description of <option>.

[Examples]

1. To display trace information with the address bus in the range from H'10027C to H'100304, or the write cycle for the last five instructions of acquired trace information:

TS RANGE -D'5 TO 0 ADDRESS H'10027C TO H'100304 DIRECTION WRITE

2. To display trace information with the data bus value at H'4750 in read cycles, for the last five instructions of acquired trace information:

TS RANGE -D'5 TO 0 DATAHI H'** DATALO H'****4750
DIRECTION READ***

6.2.24 Address Translation Table Command (VS, VC, VD, VE)

- Setting VPMAP_SET (VS)
- Cancellation VPMAP_CLEAR (VC)
- Display VPMAP_DISPLAY (VD)
- Enable/Disable VPMAP_ENABLE (VE)

[Command syntax and parameters]

- Setting **vs** <lsaddress> <leaddress> <address>
- Cancellation **vc** [<address>]
- Display **vd**
- Enable/Disable **ve** <enable>

Parameter	Type	Description
<lsaddress>	Numeric	Specifies the start address of a virtual address range to be set in the VP_MAP table.
<leaddress>	Numeric	Specifies the end address of a virtual address range to be set in the VP_MAP table.
<address>	Numeric	Specifies the start address of a physical address range to be set in the VP_MAP table.
<address>	Numeric	Specifies the start address of a virtual address range to be cancelled in the VP_MAP table. When omitted, all VP_MAP tables are cancelled.
<enable>	Keyword	Enables or disables the VP_MAP table. enable: Enabled, disable: Disabled

[Description]

- Setting
Sets up to 256 address translation tables (VP_MAP tables) for translating virtual addresses to physical addresses when the user program is loaded.
When the load module address of a load or a verify command matches the virtual address of the address translation table, the address is translated to the corresponding physical address and loaded. When there is no corresponding address translation table or the VP_MAP table is disabled, the contents of the virtual address range is loaded at the equivalent physical address. The following figure shows the relationship between virtual and physical addresses.




Figure 6.1 Address Translation

- Cancellation

Cancels the emulator address translation (VP_MAP) tables that have been set.

- Display

Displays the contents of the emulator address translation (VP_MAP) tables.

The display format is as follows:

>VD

<VADDR_TOP>	<VADDR_END>	<PADDR_TOP>
01000000	0100FFFF	02000000
01010000	0101FFFF	03000000
(a)	(b)	(c)
ENABLE		
(d)		

(a) <VADDR_TOP>: Virtual start address

(b) <VADDR_END>: Virtual end address

(c) <PADDR_TOP>: Physical start address

(d) VP_MAP tables enabled (Enable) or disabled (Disable)

- Enable/Disable

Enables or disables the settings of the emulator address translation (VP_MAP) table or indicates the current state. The VP_MAP table is initially disabled.

When the VP_MAP table is enabled, load module addresses (virtual addresses) are translated to the physical address in actual memory. When the VP_MAP table is disabled, address translation is disabled.

Address translation is performed for the following commands and functions:

ASSEMBLE, BREAKPOINT, BREAKCONDITION_SET, BREAKSEQUENCE_SET, DATA_CHANGE, DATA_SEARCH, DISASSEMBLE, MEMORY_DISPLAY, MEMORY_FILL, MEMORY_EDIT, FILE_LOAD, FILE_SAVE, and FILE_VERIFY

[Examples]

1. To assign the virtual address range from H'4000 to H'4FFF to the physical address range from H'400000 to H'400FFF:

VS H'4000 H'4FFF H'400000

2. To enable VP_MAP table settings:

VE ENABLE

3. To cancel the VP_MAP table with the virtual start address H'4000:

VC H'4000

4. To cancel all VP_MAP tables:

VC

[Notes]

- Virtual addresses for the VPMAP_SET command must be set in units of MPU pages (1 kbyte or 4 kbytes).
- A virtual address range that overlaps with a virtual address range, which is currently set, cannot be specified. Cancel the setting and re-specify.

Section 7 Error Messages

7.1 Emulator Error Messages of the E8000S Emulator

The E8000S system program displays error messages in the format below if an error occurs during emulation command execution. Table 7.1 lists error messages, descriptions of the errors, and error solutions.

Table 7.1 Error Messages

Error Message	Description and Solution
INVALID COMMAND	The specified command is invalid, or this command cannot be executed during the user program execution. Correctly enter the command.
INSUFFICIENT MEMORY	The size of emulation memory to be allocated with the MAP_SET command was not available. Emulation memory was allocated within the available memory size.
CANNOT USE THIS MODE	The GO command cannot be executed because settings for the execution mode are invalid. Correctly specify the settings necessary for the specified execution mode.
SET POINT IS NOT IN RAM	A write-inhibited address is specified by the BREAKPOINT or BREAKSEQUENCE_SET command. Specify a correct address.
CANNOT RECOVER A = xxxxxxxx	The break instruction at the address (xxxxxxx) where a breakpoint is specified with the BREAK or BREAKSEQUENCE_SET command could not be recovered after GO command execution is terminated. Accordingly, a break instruction remains at the breakpoint address. A hardware error might have occurred. Correct the error, and reload and re-execute the program.
NOT FOUND	The specified data or information was not found. Correctly specify data.
INTERNAL I/O AREA	The internal I/O area was accessed.
INTERNAL AREA	An attempt was made to access an area other than CS0 to CS6. This area cannot be accessed with this command. Check the specified address.
ILLEGAL INSTRUCTION ADDRESS	The memory contents of the address specified with the BREAK or BREAKSEQUENCE_SET command is a break instruction. A breakpoint cannot be specified at this address.

Table 7.1 Error Messages (cont)

Error Message	Description and Solution
TLB ERROR	TLB error occurred. Check the address, ASID value, and MPU TLB contents specified with the command.
TLB MISS HIT	TLB miss hit error occurred. Check the address, ASID value, and MPU TLB contents specified with the command.
TLB OR ADDRESS ERROR	TLB error or address error occurred. Check the address, ASID value, and MPU TLB contents specified with the command.
OUT OF CS AREA ADDRESS	An attempt was made to allocate emulation memory to an area other than CS0 to CS6. The emulation memory was allocated within the available area.
MAPPING BOUND MUST BE IN 4MB/8MB UNITS	Memory was allocated in 4-Mbyte or 8-Mbyte units with the MAP command. For details, refer to the MAP_SET command.
BREAK POINT IS DELETED A = xxxxxxxx	A software breakpoint specified at the displayed address was canceled because the contents of the software breakpoint were modified with the user program.
CANNOT SET A = xxxxxxxx	A breakpoint cannot be specified at the displayed address by the BREAKPOINT or BREAKSEQUENCE_SET command before GO command execution. A hardware error might have occurred or the contents of the memory address might be a break instruction (H'0000). Correct the error, and reload and re-execute the program.
EMULATOR BUSY	The emulator was processing a command and continuous processing of a software breakpoint, so another command could not be executed. Re-enter the command.
TRACE CONDITION RESET	Satisfied trace conditions are all reset when trace halt mode is entered. When trace halt mode is terminated, the trace conditions are rechecked from the beginning.
INTERNAL I/O AREA	The internal I/O area was accessed.
RESERVED AREA	A reserved area was accessed.
VERIFY ERROR ADDRESS H'xxxxxxx WRITE:H'xx READ:H'xx	A verification error has occurred. (xx: numerical value)
SINCE THE USER SYSTEM IS DISCONNECTED, THE PCI MODE IS DISABLE	[PCI (MD10-9)] in the [CPU Operating Mode] dialog box is set to PC disabled. Since the user system is disconnected, the emulator is initiated with PCI disabled.

7.2 HDI Error Messages Related to the emulator

Error messages that occur in HDI processing are also displayed in error-message dialog boxes. Tables 7.2 lists these error messages, descriptions of the errors, and solutions to the errors.

Table 7.2 HDI Error Messages

Error Message	Description and Solution
Can not set target configuration (Clock mode option)	A mode that is not supported by the emulator was selected for [Clock] in the [Configuration] dialog box.
Can not set target configuration (Execution mode option)	A mode that is not supported by the emulator was selected for [Execution mode] in the [Configuration] dialog box ([General] page).
Cannot use command when user program executing	A command line was input while it was not possible to issue commands to the emulator. Wait for the completion of processing.
Command timeout	The emulator did not respond after a command was issued from the HDI, so a timeout occurred in the HDI. Exit from the HDI, turn on the power supply of the emulator, and restart the HDI.
Emulator command send/receive check error	Illegal communication between the HDI and the emulator during HDI start up. Exit from the HDI, turn on the power supply of the emulator, and restart the HDI. If this does not solve the problem, contact Hitachi's sales department or the agent through whom you purchased the HDI.
Emulator firmware not ready	A message EMULATOR FIRMWARE NOT READY was received from the emulator. Exit from the HDI and check that the emulator is operating correctly.
Emulator timeout	A timeout message was detected from the emulator. Exit from the HDI and check that the emulator is operating correctly.
Failed to find matching trace record	The searching for the trace information failed because no information is currently displayed in the [Trace] window. This error message is also output when there is no trace information.
Hardware register read/write check error	When the HDI was started up, an error was detected during checking of the hardware registers of the emulator. Exit from the HDI and check that the emulator is operating correctly.

Table 7.2 HDI Error Messages (cont)

Error Message	Description and Solution
Invalid version number in target configuration	The HDI version when the session file was created and the current HDI version differ. Do not use a session file for an earlier version.
System ID error	An emulator different from that selected in the [Select Platform] dialog box is currently connected. Check whether the correct E8000S emulator is in use.
Target internal error	A command cannot be issued to the emulator. Wait for the completion of processing.
User system not ready	The message USER SYSTEM NOT READY was received from the emulator.
Function information not found	The function information that was entered in the [Input Function Range] dialog box matches no function. Input a correct function name.
Currently not available	The requested function is not available now.
Not support	The requested function is not supported.
Command currently not available	The Auto-update Memory function is not available.
Can't add this item because there is not enough Auto-update memory resource.	The number of Auto-update Memory settings reached the maximum (eight points) and the new item cannot be added. Change or cancel items that have already been set.
The AUM setting range is in the 32byte boundary.	The address for an Auto-update Memory item was set so that the range runs the 32-byte boundary. An address range cannot run across a 32-byte boundary.
Since the profile function is enabled, the INTERRUPT command cannot be set. Clear the profile function before the INTERRUPT command is set.	While the profile data measurement function is enabled, the INTERRUPT command cannot be used. Disable the profile function, then specify the INTERRUPT command.
Since the INTERRUPT command setting is enabled, the profile function cannot be used. Clear the INTERRUPT command before the profile function is set.	While the INTERRUPT command setting is enabled, the profile data measurement cannot be used. Clear the INTERRUPT command setting, then specify the profile function.
Cannot use command when user program executing for profiling	While the user program is being executed with the profile data measurement function enabled, this command cannot be used.
Cannot find flash memory tool file.	The writing and erasing module files are not found.
Cannot load flash memory tool file.	The writing and erasing module files cannot be read correctly.

Table 7.2 HDI Error Messages (cont)

Error Message	Description and Solution
Erasing flash memory(time out).	A timeout has occurred during flash memory erasing. The flash memory contents have not been erased correctly. Check that the created erasing module is correct and that the flash memory is operating correctly.
Writing flash memory (Command error:H'xxxxxxxx).	An error has occurred during flash memory writing. Data has not been written to the flash memory correctly. Check that the created writing module is correct and that the flash memory is operating correctly.
trace mode data no change	The contents of the [Trace Mode] page have not been changed. Set a condition and click the [Apply] button.
no branch/window/software trace	AUD trace ([AUD Trace] radio button) has been selected in the [AUD/Internal Mode] page, but no condition has been specified in the [AUD Trace] group box. Specify a condition and click the [Apply] button.
no instruction data	Although an internal trace was selected in the [Trace Mode] page, no conditions were selected in the [Internal Trace] group box. Set a condition and click the [Apply] button.
Invalid parameter	An illegal command parameter was input.

7.3 Error Messages for the LAN Driver

When the LAN adapter (HS6000ELN01H) is used, error messages of the following type may be output due to a network problem.

WSxxxxxxx: <error message>

WSxxxxxxx : Error code (xxxxxxx is an alphanumeric string)

<error message> : Error message that corresponds to the error code

If such an error message is output, consult your system manager.

Appendix A User System Interface

A.1 User System Interface Circuit for the SH7750R

The circuits that interface the SH7750R in the emulator to the user system include buffers and resistors. When connecting the emulator to a user system, adjust the user system hardware compensating for FANIN, FANOUT, and propagation delays.

The AC timing values when using the emulator are shown in table A.1.

Note: The values with the emulator connected, in table A.1, are measurements for reference but are not guaranteed values.

Table A.1 Bus Timing when Using the Emulator (Bus Clock: 120 MHz)

Item	MPU Specifications (ns)		Values with Emulator Connected (ns)
	Min	Max	
tAD	–	6	2.8
tWDD	–	6	3.0

The basic bus cycle (two states) is shown in figure A.1. The user system interface circuits connected to the user system are shown in figure A.2.




Figure A.1 Basic Bus Cycle




Figure A.2 User System Interface Circuits




Figure A.2 User System Interface Circuits (cont)




Figure A.2 User System Interface Circuits (cont)




Figure A.2 User System Interface Circuits (cont)




Figure A.2 User System Interface Circuits (cont)




Figure A.2 User System Interface Circuits (cont)

A.2 User System Interface Circuit for the SH7751R

The circuits that interface the SH7751R in the emulator to the user system include buffers and resistors. When connecting the emulator to a user system, adjust the user system hardware compensating for FANIN, FANOUT, and propagation delays.

The AC timing values when using the emulator are shown in table A.2.

Note: The values with the emulator connected, in table A.2, are measurements for reference but are not guaranteed values.

Table A.2 Bus Timing when Using the Emulator (Bus Clock: 83.5 MHz)

Item	MPU Specifications (ns)		Values with Emulator Connected (ns)
	Min	Max	
tAD	–	6	2.8
tWDD	–	6	3.0

The basic bus cycle (two states) is shown in figure A.3. The user system interface circuits connected to the user system are shown in figure A.4.




Figure A.3 Basic Bus Cycle




Figure A.4 User System Interface Circuits




Figure A.4 User System Interface Circuits (cont)




Figure A.4 User System Interface Circuits (cont)




Figure A.4 User System Interface Circuits (cont)




Figure A.4 User System Interface Circuits (cont)





Figure A.4 User System Interface Circuits (cont)

Appendix B Preparations for Assembling the User System Board

B.1 Recommended Dimensions for the User System Connector (HS7750REBH81H)

WARNING

The screw holes for fastening this evaluation chip board are connected to the GND of the user system board. When designing the user system board, check that the spacers, nuts, and washers do not touch any part of the pattern, other than GND, or any parts on the user system. Failure to do so will result in a FIRE HAZARD, and damage the user system or emulator. Also, the USER PROGRAM will be LOST.



Bottom view of HS7750REBH81H

Figure B.1 shows the recommended dimensions for the mount pad (footprint) of the 208-pin QFP (FP208-C) IC socket (NQPACK208SD: manufactured by Tokyo Eletech Corporation) and the positions of the holes for fastening the evaluation chip board.





Figure B.2 Restrictions on Parts Location

B.2 Recommended Dimensions for the User System Connector (HS7751REBH81H)

WARNING

The screw holes for fastening this evaluation chip board are connected to the GND of the user system board. When designing the user system board, check that the spacers, nuts, and washers do not touch any part of the pattern, other than GND, or any parts on the user system. Failure to do so will result in a FIRE HAZARD, and damage the user system or emulator. Also, the USER PROGRAM will be LOST.



Bottom view of HS7751REBH81H

Figure B.3 shows the recommended dimensions for the mount pad (footprint) of the 256-pin QFP (FP256-G) IC socket (NQPACK256SE: manufactured by Tokyo Eletech Corporation) and the positions of the holes for fastening the evaluation chip board.

The holes for fastening the evaluation chip board are connected to GND of the user system board. When the grounded pattern runs to the screw-hole positions, the ground line is reinforced and stable operation can be expected during high-speed emulation.




Figure B.3 Recommended Dimensions for Mount Pad (Top View)

Observe the restrictions on the locations of parts shown in figure B.4, within the range of the external frame of the evaluation chip board as shown in figure B.3.




Figure B.4 Restrictions on Parts Location

Appendix C Connecting the Emulator to the User System

C.1 Connecting the Evaluation Chip Board to the User System

Installing an IC socket (the NQPACK208SD or NQPACK256SE, manufactured by Tokyo Eletech Corporation) for the QFP208 (FP-208C) or QFP256 (FP-256G) package:

Only use the provided IC socket manufactured by Tokyo Eletech Corporation (the NQPACK208SD or NQPACK256SE) with the evaluation chip board. No other IC socket is suitable.

(a) Installing IC Socket

Use the guide pins provided to determine where to install the IC socket, as shown in figure C.1. Apply epoxy resin adhesive to the four projections on the bottom of the IC socket, and fix the IC socket to the user system board.

HS7750REBH81H: NQPACK208SD

HS7751REBH81H: NQPACK256SE




Figure C.1 Installing the IC Socket

(b) Soldering

After the epoxy resin adhesive is hardened, solder the IC socket to the user system board with the socket cover put on the IC socket. The socket cover protects contacts on the IC socket from flux or solder splashed by soldering. Be sure to completely solder the leads so that the solder slops gently over the leads and forms solder fillets. (Use slightly more solder than the MPU.)

Connecting the HS7750REBH81H/HS7751REBH81H board with the user system:

- (a) Use screws to fix the spacers to the HS7750REBH81H/HS7751REBH81H board. Find where pin 1 of the IC socket will be on the HS7750REBH81H/HS7751REBH81H board and the user system, then connect the two boards after determining the side which the IC socket will be connected to.
- (b) Use screws and the dedicated driver that comes with the socket to fix the IC socket to the HS7750REBH81H/HS7751REBH81H board. Stop tightening screws as soon as a small rotation abruptly requires more force (0.098 N•m or less is the standard, if a controlled-torque is possible). Excessive pressure on the screws may damage the threads of the socket or cause a contact failure due to solder cracking on the IC socket.
- (c) Use four screws (M2 × 10 mm) to fix the IC socket on the HS7750REBH81H/HS7751REBH81H board to the IC socket on the user system. Drive each of the four screws gradually, tightening each diagonally opposite pair in turn as shown. Do not concentrate pressure on a single screw as this will cause a contact failure or otherwise degraded performance. Hold the IC socket in place by hand to prevent the application of pressure due to the force of rotation (see figure C.2, Order of Tightening the Screws).




Figure C.2 Order of Tightening the Screws (Top View of the HS7750REBH81H/HS7751REBH81H Board)

- (d) Use spacers and nuts to fix the user system to the HS7750REBH81H/HS7751REBH81H board.

CAUTION

**Check the location of pin 1 before connecting.
If the emulator malfunctions while in use, there
might be a crack in the soldered connections on the IC
socket. Check for conduction by using a tester, and solder
that part again if necessary.**




Figure C.3 Connecting the HS7750REBH81H/HS7751REBH81H Board to the User System

C.2 Connecting the Cables for Tracing



WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD, and will damage the user system or emulator. Also, the USER PROGRAM being debugged will be LOST.

CAUTION

The screws for fixing the trace cables and evaluation chip interface connectors in place are also color-coded as shown below to reduce the risk of their being inserted into the wrong places.

Colors to identify trace cables
CN1: Red, CN2: Yellow, CN3: Blue





WARNING

Before connecting the trace cables to the evaluation-chip board's interface connectors, make sure that the numbers match and that they are correctly aligned.

If cables and connectors with different numbers are connected, the result will be a FIRE HAZARD.

Connecting the cables for tracing (trace cables) to the emulator:

Connect the trace cables to the emulator, before connecting it to the HS7750REBH81H/HS7751REBH81H board.

Connecting trace cables to the evaluation chip board:

Connect the cables to the evaluation-chip board's connectors. Make sure that the interface connector names (CN1, CN2, and CN3) on the trace cables, emulator, and evaluation chip board all match. The trace cables and evaluation chip board's interface connectors are color-coded (red for CN1, yellow for CN2, and blue for CN3) to prevent incorrect connection.

Connecting the power supply cable to the evaluation chip board:

Connect power supply cable CN7 of the device control board to connector CN7 on the evaluation chip board. The CN7 connector has a special shape to prevent incorrect connection. Align the cable to the connector correctly.

Connect the trace cables to the connectors correctly by holding the HS7750REBH81H/HS7751REBH81H board by hand so that the connector is flush with the board, and then screw the cables firmly in place.




Figure C.4 Connecting the Trace Cables to the Evaluation Chip Board

C.3 Installing the MPU on the User System

CAUTION

1. Use the attached dedicated driver.
2. The torque for screwing must be 0.098 N•m or less.
3. If a controlled-torque is not possible, stop screwing as soon as the pressure required changes abruptly. Excessive pressure on the screws will damage the threads of the sockets or cause contact failures by cracking the solder on the IC socket.
4. If the emulator malfunctions while in use, the cause might be a crack in the soldered connection of the IC socket. Check for the conduction by using, for example, a tester, and solder that part again if necessary.

Install the MPU in the IC socket after checking the location of pin 1, as shown in figure C.5, then use four screws (M2 × 6 mm) to fix the cover to the IC socket. Hold the soldered part of the IC socket in place by hand to prevent rotational pressure due to screwing.




Figure C.5 Installing the MPU

Appendix D MPU Internal Module Support

D.1 Memory Space

D.1.1 Internal I/O Area

If an attempt is made to access the internal I/O area, the internal I/O area in the SH7750R/SH7751R installed in the emulator is accessed. To break the user program execution when the internal I/O area is written to or accessed, use the internal break.

D.1.2 External Memory Area

The SH7750R/SH7751R external memory area can be set with all memory attributes that the emulator supports.

D.2 Low Power-Consumption Modes (Sleep and Standby)

For reduced power consumption, the SH7750R/SH7751R has sleep and standby modes.

D.2.1 Sleep and Standby Modes

- Break

The sleep and standby modes can be cleared with either the normal clearing function or with the break condition satisfaction (forced break), and the user program breaks. When restarting after a break, the user program will restart at the instruction following the SLEEP instruction. Use a hardware break, not a software break, to set a breakpoint in the SLEEP instruction.

- Trace

Trace information is not acquired in these modes.

- Memory access with emulator functions

Displaying and modifying the contents of the memory in the sleep and standby modes will clear the sleep mode and restart the execution at the next instruction of the SLEEP instruction.

D.3 Interrupts

During the normal execution and step execution, the user can interrupt the SH7750R/SH7751R.

D.4 Control Input Signals (RESETP, RESETM, BREQ, and RDY)

The SH7750R/SH7751R control input signals are RESET, BREQ, and RDY.

The RESET signal is only valid when emulation has been started with normal program execution (i.e., the RESET signal is invalid when emulation has been started with step execution). The BREQ and RDY signals are valid when displaying or updating the memory contents, and during normal program execution and step execution.

The RESET, BREQ, and RDY signals are not input to the SH7750R/SH7751R when emulation is suspended (break).

The input of the RESET, BREQ, or RDY signal during execution or step execution can be disabled by a setting in the [Configuration] dialog box.

D.5 Bus State Controller

The bus state controller has a programmable wait mode and a RDY pin input mode. The programmable wait mode is valid when the emulation memory or user external memory is accessed, but input to the user RDY pin is only valid when user external memory is accessed.

D.6 Emulator Status and Internal Modules

Some internal modules do not operate when the emulator is in break mode. Table D.1 shows the relation between the emulator's state and operation of the internal modules.

Table D.1 Emulator State and Operation of Internal Modules

Internal Module	Operation During Emulation Halted (Break)	Operation During Emulation (Execution or Step Execution)
TMU (Timer)	Yes	Yes
RTC (realtime clock)	Yes	Yes
WDT (watchdog timer)	No	Yes
SCI, SCIF (serial communication interface)	Yes	Yes
DMAC (direct memory access controller)	Yes ¹	Yes
UBC (user break controller)	Not available	Yes ²
I/O port	Yes	Yes
H-UDI (Hitachi user debugging interface)	Not available ³	Not available ³

- Notes:
1. If a break occurs during a DMAC cycle (vector read, read/write of transferred information, or data read/write), the DMAC continues operation until the DMAC cycle is complete. The DMAC resumes operation after it returns to emulation.
 2. This module is not available on the user program when it is used as Break Condition U7, 8.
 3. The emulator does not support this module.

Appendix E Notes on Debugging

E.1 The Tracing Function

1. It is not possible to disassemble traced data.
2. Bus tracing does not allow for the acquisition of trace information from the internal bus. However, branch-source and branch-destination addresses, including data for addresses on the internal bus can be acquired by using the on-chip tracing function.
3. When a refresh cycle is generated during an access to SDRAM, SDRAM CYCLE is displayed.

E.2 Emulation Memory

1. Do not allocate emulation memory to memory spaces other than CS0 to CS6.
2. The emulation memory and user memory cannot coexist in a single CS space. The space will be used as the emulation memory.
3. Set the emulation memory on 4-Mbyte boundaries. When the optional memory board is used, the emulation memory must be set on 8-Mbyte boundaries.
4. Nine cycles or more are required as wait-state cycles for access to areas to which emulation memory is allocated. Use the bus-state controller to insert nine or more cycles for access to such areas.
5. When emulation memory is allocated to two areas, the bus state controller settings should be such that the bus width is the same for both areas.

E.3 User Interface

1. The pins listed in table E.1 are occupied solely by the emulator, and are not connected to the user system.

Table E.1 Pins Occupied Solely by the Emulator

No.	Signal Name	No.	Signal Name
193	XTAL2	5	TDI
194	EXTAL2	199	TRST
245	ASEBRK/BRKACK	249	VDD-PLL2
246	TDO	250	VSS-PLL2
1	TMS	251	VDD-PLL1
2	TCK	252	VSS-PLL1

2. The delay times on the timing of the RESET, NMI, RDY, and BREQ signals when they are input to the SH7751 from the user system, as shown in figure E.2, are because this connection for these signals is via logic on the evaluation chip board.

Table E.2 Delay Time for Signals Connected via the Evaluation Chip Board

Signal Name	Delay Time (ns)
RESET	18.6
NMI	17.6
RDY	5.0
BREQ	5.0

E.4 Performance Measurement Function

Conditions for the use of the performance measurement function must be specified for the external bus. If the internal bus is specified, measurement of time is not possible.

E.5 Hardware Break Function

A UBC break must be used to set a hardware break for a user program in the SDRAM memory area.

E.6 Hardware Sequential Break and Trace Function

Six or more external bus cycles are required between the satisfaction of each address condition that is specified.

E.7 Clock Operating Mode

To use a crystal oscillator, install the oscillator on the socket on the evaluation chip board so that MD8 = 0.

E.8 Differences between the Emulator and the SH7750R/SH7751R

- Note that the emulator initializes some general or control registers whenever the system is activated or the SH7750R/SH7751R is reset by commands.

Table E.3 Initial Values of Registers in the SH7750R/SH7751R and the E8000S Emulator

Register Name	Emulator		SH7750R/SH7751R
	Activation	Reset CPU	Power-On Reset
PC	H'A0000000	H'A0000000	H'A0000000
R8 to R15	H'00000000	Value before reset	Undefined
R0_BANK0-R7_BANK0	H'00000000	Value before reset	Undefined
R0_BANK1-R7_BANK1	H'00000000	Value before reset	Undefined
SR	H'700000F0	H'700000F0	H'00000XFX*
SSR	H'00000000	Value before reset	Undefined
SPC	H'00000000	Value before reset	Undefined
PR	H'00000000	Value before reset	Undefined
VBR	H'00000000	H'00000000	Undefined
GBR	H'00000000	Value before reset	Undefined
MACH	H'00000000	Value before reset	Undefined
MACL	H'00000000	Value before reset	Undefined
FPUL	H'00000000	Value before reset	Undefined
FPSCR	H'00040001	H'00040001	H'00040001
DBR	H'00000000	Value before reset	Undefined
SGR	H'00000000	Value before reset	Undefined
FP0-15 (DR)	H'00000000	Value before reset	Undefined
XF0-15 (XD)	H'00000000	Value before reset	Undefined

Note: X indicates an undefined value.

2. There is a delay on these signals since the user system interface of the emulator includes pull-up resistors and buffers. Due to the pull-up resistor, the signals can be at a high level even when they are also in their high-impedance state. Take these points into account when preparing hardware for the user system. For details on the user system interface and the delays on signals, see appendix A, User System Interface Circuit.
3. Emulation is only possible at external operating frequency (CKIO) supported by the SH7750R and SH7751R.

E.9 Step Function

Some types of break will be disabled according to the type of step function to be executed. Table E.4 shows the relations between the type of step function and the enabling or disabling of break conditions.

Table E.4 Relations between the Type of Step Function and Available Break Conditions

	Step In	Step Over	Step Out
Hardware break (BREAK CONDITION A/B/C)	O	O	O
Internal break (BREAK CONDITION U), internal sequential break	X	X	X
Hardware sequential break (BREAK CONDITION SEQUENTIAL A/B)	O	X	X
Software break	X	X	X
Software sequential break	X	X	X
Timeout break	X	X	X
Break due to trace buffer overflow	X	X	X

Note: O: Break conditions are enabled.

X: Break conditions are disabled.

