# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# SH-4A, SH4AL-DSP E200F Emulator Additional Document for User's Manual Supplementary Information on Using the SH7785

Renesas Microcomputer Development

**Environment System** 

SuperH<sup>™</sup> Family

E200F for SH7785 R0E877850EMU00E

Renesas Electronics

Rev.1.00 2006.03

#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

# Contents

Sect	ion 1	Connecting the Emulator with the User System	1						
1.1	Comp	onents of the Emulator	1						
1.2	Conne	cting the Emulator with the User System	3						
1.3		ing the H-UDI Port Connector on the User System							
1.4	Pin Assignments of the H-UDI Port Connector								
1.5	Recommended Circuit between the H-UDI Port Connector and the MPU6								
	1.5.1	Recommended Circuit (38-Pin Type)	6						
	1.5.2	Designing the Printed-circuit Board: Pattern for the AUD Signals	8						
	1.5.3	Restriction on Component Mounting	9						
Sect	ion 2	Software Specifications when Using the SH7785	11						
2.1		ences between the SH7785 and the Emulator							
2.2	Specif	ic Functions for the Emulator when Using the SH7785	15						
	2.2.1	Notes on Using the Trace Functions	15						
	2.2.2	Notes on Using the JTAG (H-UDI) Clock (TCK)	17						
	2.2.3	Notes on Setting the [Breakpoint] Dialog Box							
	2.2.4	Notes on Setting the [Event Condition] Dialog Box and							
		the BREAKCONDITION_SET Command	19						
	2.2.5	Note on Setting the UBC_MODE Command	19						
	2.2.6	Note on Setting the PPC_MODE Command	19						
Sect	ion 3	Preparing to Connect the Trace Unit	21						
3.1		cting the E200F Trace Unit with the User System							
3.2		ing the Trace Unit Connector							
	3.2.1	Trace Unit Connector Installed on the User System	21						
	3.2.2	Pin Assignments of the User System Connector							
	3.2.3	Recommended Foot Pattern							
	3.2.4	Restriction on Component Mounting							
	3.2.5	Pin Assignments of the Trace Unit Connector							
	3.2.6	Layout of the Trace Unit Connector							
	3.2.7	Restrictions on Using the Trace Unit							
	3.2.8	Description of Emulation Memory Control Signal							

# RENESAS

# Section 1 Connecting the Emulator with the User System

# **1.1** Components of the Emulator

The E200F emulator supports the SH7785. Table 1.1 lists the components of the emulator.

### Table 1.1 Components of the Emulator

Classi- fication	Component	Appearance	Quan- tity	Remarks
Hard- ware	Emulator main unit		1	R0E0200F2EMU00: Depth: 185.0 mm, Width: 130.0 mm, Height: 45.0 mm, Mass: 321.0 g
	AC adapter		1	Input: 100 to 240 V Output: 12 V 4.0 A Depth: 120.0 mm, Width: 72.0 mm, Height: 27.0 mm, Mass: 400.0 g
	AC cable	95	1	Length: 200 mm
	USB cable		1	Length: 1500 mm, Mass: 50.6 g
	External probe		1	Length: 500 mm, Pins 1 to 4: probe input pins, T: trigger output pin, G: GND pin

### Table 1.1 Components of the Emulator (cont)

Classi- fication	Component	Appearance	Quan- tity	Remarks
Soft- ware	E200F emulator setup program,		1 )	R0E0200F0EMU00S,
	SH-4A, SH4AL-DSP E200F Emulator User's Manual,			R0E0200F0EMU00J, R0E0200F0EMU00E,
	Supplementary Information on Using the SH7785*			R0E877850EMU00J, R0E877850EMU00E
Noto				(provided on a CD-R)

Note: Additional document for the MPUs supported by the emulator is included. Check the target MPU and refer to its additional document.

# **1.2** Connecting the Emulator with the User System

To connect the E200F emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing the user system, refer to the recommended circuit between the H-UDI port connector and the MPU.

It is impossible to connect this emulator to the 14-pin and 36-pin connectors that are recommended for the E10A-USB emulator. The 38-pin connector has the same specification as the optional 38-pin connector for the E10A-USB emulator. When designing the user system, read the E200F emulator user's manual and the hardware manual for the relevant device.

H-UDI port connectors are of the 38-pin, 36-pin, and 14-pin types described below. Use the 38-pin type with the SH7785 E200F emulator.

1. 38-pin type (with AUD function, and supporting high-density mounting and high-speed operation)

This connector supports high-density mounting and high-speed operation. A large amount of trace information can be acquired in realtime by the AUD trace function. This connector also supports window tracing for the acquisition of memory data in a specified range (accessed addresses and data in memory access).

2. 36-pin type (with AUD function)

The AUD trace function is supported. A large amount of trace information can be acquired in realtime. This connector also supports window tracing for the acquisition of memory data in a specified range (accessed addresses and data in memory access). The 36-pin connector cannot be used for connection of the SH7785 E200F emulator. Instead, this connector is for use with the E10A-USB emulator (with AUD function).

3. 14-pin type (without AUD function)

The AUD trace function cannot be used because only the H-UDI function is supported. This connector cannot be used for connection of the SH7785 E200F emulator. Instead, this connector is for use with the E10A-USB emulator.

# **1.3** Installing the H-UDI Port Connector on the User System

Table 1.2 shows the recommended H-UDI port connectors for the SH7785 E200F emulator.

Table 1.2	<b>Recommended H-UDI Port Connector</b>
-----------	---

Connector	Type Number	Manufacturer	Specifications
38-pin connector	2-5767004-2	Tyco Electronics AMP K.K.	Mictor type

Note: When designing the 38-pin connector layout on the user board, do not place any other signals under the H-UDI connector to reduce cross-talk noises, etc.

# 1.4 Pin Assignments of the H-UDI Port Connector

Figure 1.1 shows the pin assignments of the 38-pin H-UDI port connector.

D: N	o	Input/	SH7785		D: N	<u>.</u>	Input/	SH7785	
Pin No.	Signal	Output *1	Pin No.	Note	Pin No.	Signal	Output*1	Pin No.	Note
1	N.C.				20	N.C.			
2	N.C.				21	_TRST *2		C15	
3	MPMD (GND) <sup>*4</sup>				22	N.C.			
4	N.C.	—			23	N.C.			
5	_UCON (GND)*3				24	AUDATA3		C13	
6	AUDCK	Output	A13		25	N.C.			
7	N.C.				26	AUDATA2		B12	
8	_ASEBRK/	Input/	C14		27	N.C.			
	BRKACK*2	output							
9	_RESET*2	Output	N1	User reset	28	AUDATA1		D12	
10	N.C.				29	N.C.	—		
11	TDO	Output	E13		30	AUDATA0		C12	
12	UVCC_AUD	Output			31	N.C.			
13	N.C.	—			32	AUDSYNC		A12	
14	UVCC	Output			33	N.C.	—		
15	ТСК	Input	A14		34	N.C.	_		
16	N.C.				35	N.C.			
17	TMS	Input	E15		36	N.C.			
18	N.C.				37	N.C.			
19	TDI	Input	B14		38	N.C.			

Notes: 1. The input or output is based on the target system.

2. The symbol (\_) means that the signal is active-low.

3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.

4. When the user system interface cable is connected to this pin and the MPMD pin is set to 0, do not connect to GND but to the MPMD pin directly.

5. The GND bus leads, which are allocated on the center of the H-UDI port connector, must be connected to GND.




Figure 1.1 Pin Assignments of the H-UDI Port Connector (38 Pins)

# **1.5** Recommended Circuit between the H-UDI Port Connector and the MPU

#### 1.5.1 Recommended Circuit (38-Pin Type)

Figure 1.2 shows a recommended circuit for connection between the H-UDI port connector (38 pins) and the MPU when the emulator is in use.

Notes: 1. Do not connect anything to the N.C. pins of the H-UDI port connector.

- 2. The MPMD pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
  - (1) When the emulator is used: MPMD = 0
  - (2) When the emulator is not used: MPMD = 1

Figure 1.2 shows an example of circuits that allow the MPMD pin to be GND (0) whenever the emulator is connected by using the user system interface cable.

- 3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
- 4. The /TRST pin must be at the low level for a certain period when the power is supplied regardless of whether the H-UDI is used or not.
- 5. The pattern between the H-UDI port connector and the MPU must be as short as possible. Do not connect the signal lines to any other components on the board.
- 6. Since the H-UDI of the MPU operates with the VDDQ (3.3 V) voltage, supply only the VDDQ (3.3 V) voltage to the UVCC pin.
- 7. Since the AUD of the MPU operates with the Vxx-DDR voltage, supply only the Vxx-DDR (1.8 V) voltage to the UVCC pin.
- 8. The resistance value shown in figure 1.2 is for reference.
- 9. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MPU.




Figure 1.2 Recommended Circuit for Connection between the H-UDI Port Connector and MPU when the SH7785 E200F Emulator is in Use (38-Pin Type)



### 1.5.2 Designing the Printed-circuit Board: Pattern for the AUD Signals

The emulator uses the AUD signals of the SH7785 in the high-speed AUD operating mode (DDR-600). Note that this requires handling of signals on the AUD signal lines between the H-UDI port connector and the MPU at high speed. The following are guidelines for designing the pattern of the AUD signal lines in the design of the printed-circuit board as a whole.

- 1. The design must be controlled so that each AUD signal line has an impedance of 50  $\Omega$  and all lines are of equal length.
- 2. For the AUDCK pin, guard the pattern between the H-UDI port connector and the MPU at GND level. The shielding should include stub resistances at the start, middle, and end points of the pattern run and be connected to the GND plane.
- 3. Series resistances (22  $\Omega$ ) for the AUD signal lines must be placed as close to the SH7785 as possible.
- 4. The AUD signal lines must not branch.
- 5. The H-UDI port connector must be placed close to the MPU and the pattern between the H-UDI port connector and the MPU must be as short as possible. Do not connect the signal lines to any other components on the board. Other signals must be separated from the AUD signal lines as far as possible.

#### 1.5.3 Restriction on Component Mounting

Components mounted around the user system connector must be no higher than a limit (5 mm). The H-UDI probe connector on the emulator is of the straight (plug) type.




Figure 1.3 Restriction on Component Mounting

# RENESAS

# Section 2 Software Specifications when Using the SH7785

# 2.1 Differences between the SH7785 and the Emulator

1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table 2.1. The initial values of the actual SH7785 registers are undefined. When the emulator is initiated from the workspace, a value to be entered is saved in a session.

Register	Emulator at Link Up
R0 to R14	H'0000000
R15 (SP)	H'A000000
R0_BANK to R7_BANK	H'0000000
PC	H'A000000
SR	H'700000F0
GBR	H'0000000
VBR	H'0000000
MACH	H'0000000
MACL	H'0000000
PR	H'0000000
DBR	H'0000000
SGR	H'0000000
SPC	H'0000000
SSR	H'00000F0
FPUL	H'0000000
FPSCR	H'00040001
FR0 to FR15	H'0000000
XF0 to XF15	H'0000000

Table 2.1 Register Initial Values at Emulator Link Up

2. The emulator uses the H-UDI; do not access the H-UDI.



3. Low-Power States (Sleep, Deep-sleep, Module Standby, and DDR2-SDRAM Power-supply Backup)

For low-power consumption, the SH7785 has sleep, deep-sleep, module standby, and DDR2-SDRAM power-supply backup states.

The sleep and deep-sleep states are switched using the SLEEP instruction. When the emulator is used, the sleep and deep-sleep states can be cleared with either the normal clearing function or with the [STOP] button, and a break will occur.

The emulator does not support the DDR2-SDRAM power-supply backup state.

Note: The memory must not be accessed or modified in sleep state.

4. Reset Signals

The SH7785 reset signals are only valid during emulation started with clicking the GO or STEP-type button. If these signals are enabled on the user system in command input wait state, they are not sent to the SH7785.

- Note: Do not break the user program when the \_PRESET or \_BREQ signal is being low and the WAIT control signal is being active. A TIMEOUT error will occur. If the WAIT control signal and the \_BREQ signal are fixed to active and low during break, respectively, a TIMEOUT error will occur at memory access.
- 5. Direct Memory Access Controller (DMAC)

The DMAC operates even when the emulator is used. When a data transfer request is generated, the DMAC executes DMA transfer.

6. Memory Access during User Program Execution

When a memory is accessed from the memory window, etc. during user program execution, the user program is resumed after it has stopped in the emulator to access the memory. Therefore, realtime emulation cannot be performed.

The stopping time of the user program is as follows:

Environment:

Host computer: 800 MHz (Pentium<sup>®</sup> III) SH7785: 600 MHz (CPU clock) JTAG clock: 30 MHz (TCK clock)

When a one-byte memory is read from the command-line window, the stopping time will be about 40 ms.



7. Memory Access during User Program Break

The emulator can download the program for the flash memory area (for details, refer to section 6.22, Download Function to the Flash Memory Area, in the SH-4A, SH4AL-DSP E200F Emulator User's Manual). Other memory write operations are enabled for the RAM area. Therefore, an operation such as memory write or BREAKPOINT should be set only for the RAM area.

8. Cache Operation during User Program Break

When cache is enabled, the emulator accesses the memory by the following methods:

- At memory write: Writes through the cache, then issues a single write to outside. The LRU is not updated.
- At memory read: Reads memory from the cache. The LRU is not updated.

Therefore, when memory read or write is performed during user program break, the cache state does not change.

- At breakpoint set: Disables the instruction cache.
- 9. UBC

When [User] is specified in the [UBC mode] list box in the [Configuration] dialog box, the UBC can be used in the user program.

Do not use the UBC in the user program as it is used by the emulator when [EML] is specified in the [UBC mode] list box in the [Configuration] dialog box.

10. Memory Access during Break

In the enabled MMU, when a memory is accessed and a TLB error occurs during break, it can be selected whether the TLB exception is controlled or the program jumps to the user exception handler in [TLB Mode] in the [Configuration] dialog box. When [TLB miss exception is enable] is selected, a "Communication Timeout error" will occur if the TLB exception handler does not operate correctly. When [TLB miss exception is disable] is selected, the program does not jump to the TLB exception handler even if a TLB exception occurs. Therefore, if the TLB exception handler does not operate correctly, a "Communication Timeout error" will not occur but the memory contents may not be correctly displayed.

11. Loading Sessions

Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be 5 MHz.

- 12. [IO] Window
  - Display and modification

Do not change values of the User Break Controller because it is used by the emulator. For each watchdog timer register, there are two registers to be separately used for write and read operations.



Register Name	Usage	Register
WTCSR(W)	Write	Watchdog timer control/status register
WTCNT(W)	Write	Watchdog timer counter
WTCSR(R)	Read	Watchdog timer control/status register
WTCNT(R)	Read	Watchdog timer counter

#### Table 2.3 Watchdog Timer Register

- The watchdog timer operates only when the user program is executed. Do not change the value of the frequency change register in the [IO] window or [Memory] window.
- The internal I/O registers can be accessed from the [IO] window. After the I/O-register definition file is created, the MPU's specifications may be changed. If each I/O register in the I/O-register definition file differs from addresses described in the hardware manual, change the I/O-register definition file according to the description in the hardware manual. The I/O-register definition file can be customized depending on its format. Note that, however, the E200F emulator does not support the bit-field function.
- Verify

In the [IO] window, the verify function of the input value is disabled.

13. Illegal Instructions

If illegal instructions are executed by STEP-type commands, the emulator cannot go to the next program counter.

14. [Reset CPU] and [Reset Go] in the [Debug] Menu

In the [Configuration] dialog box, when [Auto] is set as [Reset Mode], the H-UDI reset is issued at selection of [Reset CPU] or [Reset Go].

For the H-UDI reset, the watchdog timer except for the overflow counter is not initialized. To initialize all the resources, select [User] from the [Reset Mode] combo box in the [Configuration] dialog box. At this time, if [Reset CPU] or [Reset Go] is executed, the reset signal will be waited for being input from the user system.

# 2.2 Specific Functions for the Emulator when Using the SH7785

In the SH7785, a reset must be input when the emulator is activated.

#### 2.2.1 Notes on Using the Trace Functions

The emulator supports the trace functions listed in table 2.4.

#### Table 2.4Trace Functions

Function	Internal Trace	AUD Trace	Memory Output Trace
Branch trace	Supported (eight branches)	Supported	Supported
Range memory access trace	Supported (eight events)	Supported	Supported
Software trace	Supported (eight events)	Supported	Supported

**Phase-adjustment Function for the AUD Signal:** The AUD signal lines of the SH7785 can output the traced data as DDR-600 signals (when the CPU core is running at 600 MHz). For the clock signals to latch the output data correctly at this high data rate, the skew between the data and clock signals must be kept to a minimum. The data will not be latched correctly if the lengths of wiring traces on the user system do not match and when the margin for skew is unusually small there is no margin for skew due to lot dispersal of the LSIs. To adjust for the skew in such cases, the SH7785 incorporates a circuit for adjusting the phase of the AUD output signal. When the emulator is activated, it executes a test for adjusting the phases of signals between itself and the SH7785 and makes settings for phase adjustment in the SH7785 accordingly. If the test is passed, AUD tracing becomes available. If errors continue to occur in the test, the AUD tracing function will not operate normally. In this situation, refer to section 1.5.2, Designing the Printed-circuit Board: Pattern for the AUD Signals, which gives notes on the design of the AUD signal lines on the user system. Ensure that there is no problem with the pattern of the AUD signal lines on the user system in terms of these guidelines and that generated noise is not responsible.

**Internal Trace Function:** This function is activated by selecting the [Internal trace] radio button in the [Trace type] group box of the [Trace mode] page. Set the trace condition to be used.

- Notes: 1. If an interrupt is generated at the program execution start or end, including a step operation, the emulator address may be acquired. In such a case, the following message will be displayed. Ignore this address because it is not a user program address. \*\*\* EML \*\*\*
  - 2. If a completion-type exception occurs during exception branch acquisition, the next address to the address in which an exception occurs is acquired.
  - 3. Trace information cannot be acquired for the following branch instructions:
    - The BF and BT instructions whose displacement value is 0
    - Branch to H'A0000000 by reset

**AUD Trace Function:** This function is operational when the AUD pin of the device is connected to the emulator. It is activated by selecting the [AUD trace] radio button in the [Trace type] group box of the [Trace mode] page.

- Notes: 1. When the trace display is performed during user program execution, the mnemonics, operands, or source is not displayed.
  - 2. The AUD branch trace function outputs the differences between newly output branch source addresses and previously output branch source addresses. The window trace function outputs the differences between newly output addresses and previously output addresses. If the previously output address is the same as the upper 16 bits, the lower 16 bits are output. If it matches the upper 24 bits, the lower 8 bits are output. If it matches the upper 24 bits, are output.

The emulator regenerates the 32-bit address from these differences and displays it in the [Trace] window. If the emulator cannot display the 32-bit address, it displays the difference from the previously displayed 32-bit address.

- 3. If the 32-bit address cannot be displayed, the source line is not displayed.
- 4. In the emulator, when multiple loops are performed to reduce the number of AUD trace displays, only the IP counts up.
- 5. In the emulator, the maximum number of trace displays is 524288 lines. However, the maximum number of trace displays differs according to the AUD trace information to be output. Therefore, the above pointers cannot be always acquired.
- 6. The AUD trace acquisition is not available when [User] is selected in the [UBC mode] list box of the [Configuration] dialog box. In this case, close the [Trace] window.
- 7. If a completion-type exception occurs during exception branch acquisition, the next address to the address in which an exception occurs is acquired.



**Memory Output Trace Functions:** This function is activated by selecting the [Use Memory trace] radio button in the [Trace type] group box of the [Trace mode] page.

In this function, write the trace data in the specified user memory range.

Specify the start address to output a trace for the [Start] edit box in the [User memory area] group box, and the end address for the [End Address] edit box.

- Notes: 1. The memory range for which trace is output is the address on the system bus and not supported for the MMU or cache.
  - 2. In the memory range for output, do not specify the ranges that the user program has been downloaded or the user program accesses.
  - 3. Do not specify the internal RAM area for the output range.
  - 4. The range for trace output must be 1 MB or less.

# 2.2.2 Notes on Using the JTAG (H-UDI) Clock (TCK)

- 1. Set the JTAG clock (TCK) frequency to lower than the frequency of the SH7785 peripheral module clock (PCK).
- 2. The set value of the JTAG clock (TCK) is initialized by executing [Reset CPU] or [Reset Go]. Thus the TCK value will be 5 MHz.

# 2.2.3 Notes on Setting the [Breakpoint] Dialog Box

- 1. When an odd address is set, the next lowest even address is used.
- A BREAKPOINT is accomplished by replacing instructions of the specified address. Accordingly, it can be set only to the internal RAM area. A BREAKPOINT cannot be set to the following addresses:
  - ROM areas in CS0 to CS6
  - Areas other than CS0 to CS6
  - Areas other than the internal RAM
  - A slot instruction of a delayed branch instruction
  - An area that can be only read by MMU
- 3. During step operation, BREAKPOINTs are disabled.
- 4. When execution resumes from the address where a BREAKPOINT is specified, single-step operation is performed at the address and execution is continued from the next PC value. Therefore, realtime operation cannot be performed.
- 5. When a BREAKPOINT is set to the slot instruction of a delayed branch instruction, the PC value becomes an illegal value. Accordingly, do not set a BREAKPOINT to the slot instruction of a delayed branch instruction.



6. Note on DSP repeat loop:

A BREAKPOINT is equal to a branch instruction. In some DSP repeat loops, branch instructions cannot be set. For these cases, do not set BREAKPOINTs. Refer to the hardware manual for details.

- 7. When the [Normal] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a physical address or a virtual address according to the SH7785 MMU status during command input when the VPMAP\_SET command setting is disabled. The ASID value of the SH7785 PTEH register during command input is used. When VPMAP\_SET command setting is enabled, a BREAKPOINT is set to a physical address into which address translation is made according to the VP\_MAP table. However, for addresses out of the range of the VP\_MAP table, the address to which a BREAKPOINT is set depends on the SH7785 MMU status during command input. Even when the VP\_MAP table is modified after BREAKPOINT setting, the address translated when the BREAKPOINT is set valid.
- 8. When the [Physical] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a physical address. A BREAKPOINT is set after disabling the SH7785 MMU upon program execution. After setting, the MMU is returned to the original state. When a break occurs at the corresponding virtual address, the cause of termination displayed in the status bar and the [Output] window is ILLEGAL INSTRUCTION, not BREAKPOINT.
- 9. When the [Virtual] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a virtual address. A BREAKPOINT is set after enabling the SH7785 MMU upon program execution. After setting, the MMU is returned to the original state. When an ASID value is specified, the BREAKPOINT is set to the virtual address corresponding to the ASID value. The emulator sets the BREAKPOINT after rewriting the ASID value to the specified value, and returns the ASID value to its original value after setting. When no ASID value is specified, the BREAKPOINT is set to a virtual address corresponding to the ASID value at command input.
- 10. An address (physical address) to which a BREAKPOINT is set is determined when the BREAKPOINT is set. Accordingly, even if the VP\_MAP table is modified after BREAKPOINT setting, the BREAKPOINT address remains unchanged. When a BREAKPOINT is satisfied with the modified address in the VP\_MAP table, the cause of termination displayed in the status bar and the [Output] window is ILLEGAL INSTRUCTION, not BREAKPOINT.
- 11. If an address of a BREAKPOINT cannot be correctly set in the ROM or flash memory area, a mark will be displayed in the [BP] area of the address on the [Source] or [Disassembly] window by refreshing the [Memory] window, etc. after Go execution. However, no break will occur at this address. When the program halts with the event condition, the mark disappears.

# 2.2.4 Notes on Setting the [Event Condition] Dialog Box and the BREAKCONDITION\_ SET Command

- 1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Event Condition 3 are disabled.
- 2. When an Event Condition is satisfied, emulation may stop after two or more instructions have been executed.
- 3. If a PC break address condition is set to the slot instruction after a delayed branch instruction, user program execution cannot be terminated before the slot instruction execution; execution stops before the branch destination instruction.

### 2.2.5 Note on Setting the UBC\_MODE Command

In the [Configuration] dialog box, if [User] is set while the [UBC mode] list box has been set, Ch10 (IA\_OA\_R) and Ch11 (OA\_OA\_CT\_R) of Event Condition cannot be used.

### 2.2.6 Note on Setting the PPC\_MODE Command

In the [Configuration] dialog box, if [User] is set while the [PPC mode] list box has been set, Ch1 and Ch2 of the performance analysis function and options 1 and 2 of the profile function cannot be used.

# RENESAS

# Section 3 Preparing to Connect the Trace Unit

# 3.1 Connecting the E200F Trace Unit with the User System

To use the external bus trace function in the emulator, the emulator and the user system must be connected via the external bus trace unit (R0E0200F0ETU00). Install the trace unit connector on the user system for connection of the trace unit, referring to section 3.2, Installing the Trace Unit Connector, in this manual. When designing the user system, read the SH-4A, SH4AL-DSP E200F Emulator User's Manual and hardware manual for the related MPU.

# **3.2** Installing the Trace Unit Connector

#### **3.2.1** Trace Unit Connector Installed on the User System

Table 3.1 shows the recommended trace unit connector.

#### Table 3.1 Recommended Connector

Type Number	Manufacturer	Specification
QTH-090-04-L-D-A	Samtec, Inc.	QTH series, 0.5-mm pitch, 180 pins

Note: To connect the connector on the trace unit, do not place any components within 6 mm of the trace unit connector.





Figure 3.1 Pin Assignments of the User System Connector






Figure 3.2 Recommended Foot Pattern (on which the Connector is Installed)




Figure 3.3 Restriction on Component Mounting

### 3.2.5 Pin Assignments of the Trace Unit Connector

Table 3.2 shows the pin assignments of the trace unit connector.



Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
1	I	UA-P0	A0	Address bus A0	
2	I	UA-P1	A1	Address bus A1	
3	I	UA-P2	A2	Address bus A2	
4	I	UA-P3	A3	Address bus A3	
5	I	UA-P4	A4	Address bus A4	
6	I	UA-P5	A5	Address bus A5	
7	I	UA-P6	A6	Address bus A6	
8	I	UA-P7	A7	Address bus A7	
9	I	GND	GND	GND	
10	I	GND	GND	GND	
11	I	UA-P8	A8	Address bus A8	
12	I	UA-P9	A9	Address bus A9	
13	I	UA-P10	A10	Address bus A10	
14	I	UA-P11	A11	Address bus A11	
15	I	UA-P12	A12	Address bus A12	
16	I	UA-P13	A13	Address bus A13	
17	I	UA-P14	A14	Address bus A14	
18	I	UA-P15	A15	Address bus A15	
19	I	GND	GND	GND	
20	I	GND	GND	GND	
21	I	UA-P16	A16	Address bus A16	
22	I	UA-P17	A17	Address bus A17	
23	I	UA-P18	A18	Address bus A18	
24	Ι	UA-P19	A19	Address bus A19	
25	I	UA-P20	A20	Address bus A20	
26	Ι	UA-P21	A21	Address bus A21	
27	Ι	UA-P22	A22	Address bus A22	

28         I         UA-P23         A23         Address bus A23           29         I         GND         GND         GND           30         I         GND         GND         GND           31         I         UA-P24         A24         Address bus A24           32         I         UA-P25         A25         Address bus A25           33         I         UA-P26         GND         GND           34         I         UA-P26         GND         GND           35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D1           42         IO         UD-P1         D1         Data bus D2           44         IO         UD-P3         D3         Data bus D3	Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
30         I         GND         GND         GND           31         I         UA-P24         A24         Address bus A24           32         I         UA-P25         A25         Address bus A25           33         I         UA-P26         GND         GND           34         I         UA-P26         GND         GND           35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D3           44         IO         UD-P3         D3         Data bus D4           46         IO         UD-P6         D6         Data bus D5	28	Ι	UA-P23	A23	Address bus A23	
31         I         UA-P24         A24         Address bus A24           32         I         UA-P25         A25         Address bus A25           33         I         UA-P26         GND         GND           34         I         UA-P27         GND         GND           35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P6         D6         Data bus D4           46         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND	29	Ι	GND	GND	GND	
32         I         UA-P25         A25         Address bus A25           33         I         UA-P26         GND         GND           34         I         UA-P27         GND         GND           35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D3           44         IO         UD-P4         D4         Data bus D4           46         IO         UD-P7         D7         Data bus D5           47         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND	30	I	GND	GND	GND	
33         I         UA-P26         GND         GND           34         I         UA-P27         GND         GND           35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P4         D4         Data bus D4           46         IO         UD-P7         D7         Data bus D7           48         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51	31	I	UA-P24	A24	Address bus A24	
34         I         UA-P27         GND         GND           35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P4         D4         Data bus D4           46         IO         UD-P7         D7         Data bus D7           48         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51	32	I	UA-P25	A25	Address bus A25	
35         I         UA-P28         GND         GND           36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P5         D5         Data bus D4           46         IO         UD-P7         D7         Data bus D6           48         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51         IO         UD-P8         D8         Data bus D8	33	I	UA-P26	GND	GND	
36         I         UA-P29         GND         GND           37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P4         D4         Data bus D4           46         IO         UD-P5         D5         Data bus D6           47         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51         IO         UD-P8         D8         Data bus D8           52         IO         UD-P9         D9         Data bus D9	34	I	UA-P27	GND	GND	
37         I         UA-P30         GND         GND           38         I         UA-P31         GND         GND           39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P4         D4         Data bus D4           46         IO         UD-P5         D5         Data bus D5           47         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51         IO         UD-P8         D8         Data bus D8           52         IO         UD-P9         D9         Data bus D10           53         IO         UD-P10         D10         Data bus D10 <td>35</td> <td>I</td> <td>UA-P28</td> <td>GND</td> <td>GND</td> <td></td>	35	I	UA-P28	GND	GND	
38       I       UA-P31       GND       GND         39       I       GND       GND       GND         40       I       GND       GND       GND         41       IO       UD-P0       D0       Data bus D0         42       IO       UD-P1       D1       Data bus D1         43       IO       UD-P2       D2       Data bus D2         44       IO       UD-P3       D3       Data bus D3         45       IO       UD-P4       D4       Data bus D4         46       IO       UD-P5       D5       Data bus D5         47       IO       UD-P7       D7       Data bus D7         49       I       GND       GND       GND         50       I       GND       GND       GND         51       IO       UD-P8       D8       Data bus D8         52       IO       UD-P9       D9       Data bus D9         53       IO       UD-P10       D10       Data bus D10	36	I	UA-P29	GND	GND	
39         I         GND         GND         GND           40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P4         D4         Data bus D4           46         IO         UD-P5         D5         Data bus D5           47         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51         IO         UD-P8         D8         Data bus D8           52         IO         UD-P9         D9         Data bus D9           53         IO         UD-P10         D10         Data bus D10	37	I	UA-P30	GND	GND	
40         I         GND         GND         GND           41         IO         UD-P0         D0         Data bus D0           42         IO         UD-P1         D1         Data bus D1           43         IO         UD-P2         D2         Data bus D2           44         IO         UD-P3         D3         Data bus D3           45         IO         UD-P4         D4         Data bus D4           46         IO         UD-P5         D5         Data bus D5           47         IO         UD-P7         D7         Data bus D7           49         I         GND         GND         GND           50         I         GND         GND         GND           51         IO         UD-P8         D8         Data bus D8           52         IO         UD-P9         D9         Data bus D9           53         IO         UD-P10         D10         Data bus D10	38	I	UA-P31	GND	GND	
41IOUD-P0D0Data bus D042IOUD-P1D1Data bus D143IOUD-P2D2Data bus D244IOUD-P3D3Data bus D345IOUD-P4D4Data bus D446IOUD-P5D5Data bus D547IOUD-P6D6Data bus D648IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGNDGND51IOUD-P8D8Data bus D852IOUD-P10D10Data bus D10	39	I	GND	GND	GND	
42       IO       UD-P1       D1       Data bus D1         43       IO       UD-P2       D2       Data bus D2         44       IO       UD-P3       D3       Data bus D3         45       IO       UD-P4       D4       Data bus D4         46       IO       UD-P5       D5       Data bus D5         47       IO       UD-P6       D6       Data bus D6         48       IO       UD-P7       D7       Data bus D7         49       I       GND       GND       GND         50       I       GND       GND       GND         51       IO       UD-P8       D8       Data bus D8         52       IO       UD-P9       D9       Data bus D9         53       IO       UD-P10       D10       Data bus D10	40	I	GND	GND	GND	
43IOUD-P2D2Data bus D244IOUD-P3D3Data bus D345IOUD-P4D4Data bus D446IOUD-P5D5Data bus D547IOUD-P6D6Data bus D648IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGNDGND51IOUD-P8D8Data bus D852IOUD-P10D10Data bus D10	41	Ю	UD-P0	D0	Data bus D0	
44IOUD-P3D3Data bus D345IOUD-P4D4Data bus D446IOUD-P5D5Data bus D547IOUD-P6D6Data bus D648IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGNDGND51IOUD-P8D8Data bus D852IOUD-P10D10Data bus D10	42	Ю	UD-P1	D1	Data bus D1	
45IOUD-P4D4Data bus D446IOUD-P5D5Data bus D547IOUD-P6D6Data bus D648IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGNDGND51IOUD-P8D8Data bus D852IOUD-P10D10Data bus D10	43	Ю	UD-P2	D2	Data bus D2	
46IOUD-P5D5Data bus D547IOUD-P6D6Data bus D648IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGND51IOUD-P8D852IOUD-P9D953IOUD-P10D10	44	Ю	UD-P3	D3	Data bus D3	
47IOUD-P6D6Data bus D648IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGND51IOUD-P8D852IOUD-P9D953IOUD-P10D10	45	Ю	UD-P4	D4	Data bus D4	
48IOUD-P7D7Data bus D749IGNDGNDGND50IGNDGNDGND51IOUD-P8D8Data bus D852IOUD-P9D9Data bus D953IOUD-P10D10Data bus D10	46	Ю	UD-P5	D5	Data bus D5	
49IGNDGNDGND50IGNDGNDGND51IOUD-P8D8Data bus D852IOUD-P9D9Data bus D953IOUD-P10D10Data bus D10	47	Ю	UD-P6	D6	Data bus D6	
50IGNDGND50IGNDGND51IOUD-P8D8Data bus D852IOUD-P9D9Data bus D953IOUD-P10D10Data bus D10	48	Ю	UD-P7	D7	Data bus D7	
51         IO         UD-P8         D8         Data bus D8           52         IO         UD-P9         D9         Data bus D9           53         IO         UD-P10         D10         Data bus D10	49	I	GND	GND	GND	
52         IO         UD-P9         D9         Data bus D9           53         IO         UD-P10         D10         Data bus D10	50	Ι	GND	GND	GND	
53         IO         UD-P10         D10         Data bus D10	51	Ю	UD-P8	D8	Data bus D8	
	52	Ю	UD-P9	D9	Data bus D9	
54 IO UD-P11 D11 Data bus D11	53	Ю	UD-P10	D10	Data bus D10	
	54	Ю	UD-P11	D11	Data bus D11	

#### Table 3.2 Pin Assignments of the Trace Unit Connector (cont)

#### Connector in the user system: QTH-090-04-L-D-A; Samtec (180 pins)

55         IO         UD-P12         D12         Data bus D12           56         IO         UD-P13         D13         Data bus D13           57         IO         UD-P14         D14         Data bus D14           58         IO         UD-P15         D15         Data bus D15           59         I         GND         GND         GND           60         I         GND         GND         GND           61         IO         UD-P16         D16         Data bus D16           62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D19           64         IO         UD-P19         D19         Data bus D20           66         IO         UD-P22         D22         Data bus D21           67         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P25         D	Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
57         IO         UD-P14         D14         Data bus D14           58         IO         UD-P15         D15         Data bus D15           59         I         GND         GND         GND           60         I         GND         GND         GND           61         IO         UD-P16         D16         Data bus D16           62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P22         D22         Data bus D23           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D24           72         IO         UD-P26         D26         Data bus D27           75         IO         UD-P27         D	55	Ю	UD-P12	D12	Data bus D12	
58         IO         UD-P15         D15         Data bus D15           59         I         GND         GND         GND           60         I         GND         GND         GND           61         IO         UD-P16         D16         Data bus D16           62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P20         D20         Data bus D19           65         IO         UD-P20         D20         Data bus D21           66         IO         UD-P21         D21         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D28           76         IO         UD-P28         D	56	Ю	UD-P13	D13	Data bus D13	
59         I         GND         GND         GND           60         I         GND         GND         GND           61         IO         UD-P16         D16         Data bus D16           62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P19         D19         Data bus D19           65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P23         D23         Data bus D23           68         IO         UD-P24         D24         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D28           76         IO         UD-P28         D	57	Ю	UD-P14	D14	Data bus D14	
60         I         GND         GND         GND           61         IO         UD-P16         D16         Data bus D16           62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P19         D19         Data bus D19           65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P23         D23         Data bus D23           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D25           73         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30	58	Ю	UD-P15	D15	Data bus D15	
61         IO         UD-P16         D16         Data bus D16           62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P19         D19         Data bus D19           65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P22         D22         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D24           72         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D28           75         IO         UD-P28         D28         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO <td< td=""><td>59</td><td>I</td><td>GND</td><td>GND</td><td>GND</td><td></td></td<>	59	I	GND	GND	GND	
62         IO         UD-P17         D17         Data bus D17           63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P19         D19         Data bus D19           65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P23         D23         Data bus D23           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P26         D26         Data bus D26           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P31         D31         Data bus D31           78         IO <td< td=""><td>60</td><td>Ι</td><td>GND</td><td>GND</td><td>GND</td><td></td></td<>	60	Ι	GND	GND	GND	
63         IO         UD-P18         D18         Data bus D18           64         IO         UD-P19         D19         Data bus D19           65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P22         D22         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D31           78         IO         UD-P31         D31         Data bus D31           79         I	61	Ю	UD-P16	D16	Data bus D16	
64         IO         UD-P19         D19         Data bus D19           65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P22         D22         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D28           76         IO         UD-P29         D29         Data bus D28           76         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	62	Ю	UD-P17	D17	Data bus D17	
65         IO         UD-P20         D20         Data bus D20           66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P22         D22         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D27           74         IO         UD-P27         D27         Data bus D28           76         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	63	Ю	UD-P18	D18	Data bus D18	
66         IO         UD-P21         D21         Data bus D21           67         IO         UD-P22         D22         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D26           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	64	Ю	UD-P19	D19	Data bus D19	
67         IO         UD-P22         D22         Data bus D22           68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	65	Ю	UD-P20	D20	Data bus D20	
68         IO         UD-P23         D23         Data bus D23           69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	66	Ю	UD-P21	D21	Data bus D21	
69         I         GND         GND         GND           70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	67	Ю	UD-P22	D22	Data bus D22	
70         I         GND         GND         GND           71         IO         UD-P24         D24         Data bus D24           72         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	68	Ю	UD-P23	D23	Data bus D23	
71       IO       UD-P24       D24       Data bus D24         72       IO       UD-P25       D25       Data bus D25         73       IO       UD-P26       D26       Data bus D26         74       IO       UD-P27       D27       Data bus D27         75       IO       UD-P28       D28       Data bus D28         76       IO       UD-P30       D30       Data bus D30         77       IO       UD-P31       D31       Data bus D31         79       I       GND       GND       GND	69	I	GND	GND	GND	
72         IO         UD-P25         D25         Data bus D25           73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	70	I	GND	GND	GND	
73         IO         UD-P26         D26         Data bus D26           74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	71	Ю	UD-P24	D24	Data bus D24	
74         IO         UD-P27         D27         Data bus D27           75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	72	Ю	UD-P25	D25	Data bus D25	
75         IO         UD-P28         D28         Data bus D28           76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	73	Ю	UD-P26	D26	Data bus D26	
76         IO         UD-P29         D29         Data bus D29           77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	74	Ю	UD-P27	D27	Data bus D27	
77         IO         UD-P30         D30         Data bus D30           78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	75	Ю	UD-P28	D28	Data bus D28	
78         IO         UD-P31         D31         Data bus D31           79         I         GND         GND         GND	76	Ю	UD-P29	D29	Data bus D29	
79 I GND GND GND	77	Ю	UD-P30	D30	Data bus D30	
	78	Ю	UD-P31	D31	Data bus D31	
80 I GND GND GND	79	I	GND	GND	GND	
	80	I	GND	GND	GND	

# RENESAS

## Table 3.2 Pin Assignments of the Trace Unit Connector (cont)

		- · ·			
Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
81	IO	UD-P32	D32/AD0/DR0	Local bus data 32/ PCI address data 0/ digital red 0	Connect this signal only when the 64-bit bus width is used.
82	Ю	UD-P33	D33/AD1/DR1	Local bus data 33/ PCI address data 1/ digital red 1	Not connected when D63 to D32 are not used.
83	IO	UD-P34	D34/AD2/DR2	Local bus data 34/ PCI address data 2/ digital red 2	Not connected when D63 to D32 are not used.
84	IO	UD-P35	D35/AD3/DR3	Local bus data 35/ PCI address data 3/ digital red 3	Not connected when D63 to D32 are not used.
85	10	UD-P36	D36/AD4/DR4	Local bus data 36/ PCI address data 4/ digital red 4	Not connected when D63 to D32 are not used.
86	10	UD-P37	D37/AD5/DR5	Local bus data 37/ PCI address data 5/ digital red 5	Not connected when D63 to D32 are not used.
87	IO	UD-P38	D38/AD6/DG0	Local bus data 38/ PCI address data 6/ digital green 0	Not connected when D63 to D32 are not used.
88	IO	UD-P39	D39/AD7/DG1	Local bus data 39/ PCI address data 7/ digital green 1	Not connected when D63 to D32 are not used.
89	I	GND	GND	GND	
90	Ι	GND	GND	GND	
91	10	UD-P40	D40/AD8/DG2	Local bus data 40/ PCI address data 8/ digital green 2	Not connected when D63 to D32 are not used.
92	Ю	UD-P41	D41/AD9/DG3	Local bus data 41/ PCI address data 9/ digital green 3	Not connected when D63 to D32 are not used.

### Table 3.2 Pin Assignments of the Trace Unit Connector (cont)

Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
93	IO	UD-P42	D42/AD10/DG4	Local bus data 42/ PCI address data 10/ digital green 4	Not connected when D63 to D32 are not used.
94	IO	UD-P43	D43/AD11/DG5	Local bus data 43/ PCI address data 11/ digital green 5	Not connected when D63 to D32 are not used.
95	IO	UD-P44	D44/AD12/DB0	Local bus data 44/ PCI address data 12/ digital blue 0	Not connected when D63 to D32 are not used.
96	IO	UD-P45	D45/AD13/DB1	Local bus data 45/ PCI address data 13/ digital blue 1	Not connected when D63 to D32 are not used.
97	IO	UD-P46	D46/AD14/DB2	Local bus data 46/ PCI address data 14/ digital blue 2	Not connected when D63 to D32 are not used.
98	IO	UD-P47	D47/AD15/DB3	Local bus data 47/ PCI address data 15/ digital blue 3	Not connected when D63 to D32 are not used.
99	Ι	GND	GND	GND	
100	Ι	GND	GND	GND	
101	IO	UD-P48	D48/AD16/DB4	Local bus data 48/ PCI address data 16/ digital blue 4	Not connected when D63 to D32 are not used.
102	IO	UD-P49	D49/AD17/DB5	Local bus data 49/ PCI address data 17/ digital blue 5	Not connected when D63 to D32 are not used.
103	IO	UD-P50	D50/AD18	Local bus data 50/ PCI address data 18	Not connected when D63 to D32 are not used.
104	Ю	UD-P51	D51/AD19	Local bus data 51/ PCI address data 19	Not connected when D63 to D32 are not used.
105	Ю	UD-P52	D52/AD20	Local bus data 52/ PCI address data 20	Not connected when D63 to D32 are not used.

Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
106	Ю	UD-P53	D53/AD21	Local bus data 53/ PCI address data 21	Not connected when D63 to D32 are not used.
107	Ю	UD-P54	D54/AD22	Local bus data 54/ PCI address data 22	Not connected when D63 to D32 are not used.
108	Ю	UD-P55	D55/AD23	Local bus data 55/ PCI address data 23	Not connected when D63 to D32 are not used.
109	Ι	GND	GND	GND	
110	I	GND	GND	GND	
111	Ю	UD-P56	D56/AD24	Local bus data 56/ PCI address data 24	Not connected when D63 to D32 are not used.
112	Ю	UD-P57	D57/AD25	Local bus data 57/ PCI address data 25	Not connected when D63 to D32 are not used.
113	Ю	UD-P58	D58/AD26	Local bus data 58/ PCI address data 26	Not connected when D63 to D32 are not used.
114	Ю	UD-P59	D59/AD27	Local bus data 59/ PCI address data 27	Not connected when D63 to D32 are not used.
115	Ю	UD-P60	D60/AD28	Local bus data 60/ PCI address data 28	Not connected when D63 to D32 are not used.
116	Ю	UD-P61	D61/AD29	Local bus data 61/ PCI address data 29	Not connected when D63 to D32 are not used.
117	Ю	UD-P62	D62/AD30	Local bus data 62/ PCI address data 30	Not connected when D63 to D32 are not used.
118	Ю	UD-P63	D63/AD31	Local bus data 63/ PCI address data 31	Not connected when D63 to D32 are not used.
119	I	GND	GND	GND	
120	I	GND	GND	GND	
121	I	UCONT-P0	_WE0/_REG	Write enable 0/ PCMCIA REG	
122	I	UCONT-P1	_WE1	Write enable 1	
123	Ι	UCONT-P2	_WE2/_IOR D	Write enable 2/ PCMCIA IORD	

Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
124	I	UCONT-P3	_WE3/_IOWR	Write enable 3/ PCMCIA IOWR	
125	I	UCONT-P4	R/_W	Read/write	
126	I	UCONT-P5	_RD/_FRAME	Read	
127	I	UCONT-P6	_BS	Bus start	
128	Ι	UCONT-P7	_PRESET	Power-on reset	
129	I	UCONT-P8	STATUS0/ DRAK0	Status 0/DMA channel 0 transfer request acknowledge 0	
130	I	UCONT-P9	STATUS1/ DRAK1	Status 1/DMA channel 1 transfer request acknowledge 1	
131	I	UCONT-P10	BREQ#/ BSACK#	Bus request (master mode)/ bus acknowledgement (slave mode)	
132	I	UCONT-P11	BACK#/ BSREQ#	Bus acknowledgement (master mode)/ bus request (slave mode)	
133	Ι	UCONT-P12	_RDY	Bus ready	
134	I	UCONT-P13	WE4#/CBE0#	Write enable 4/ PCI command/ byte enable 0	
135	I	UCONT-P14	WE5#/CBE1#	Write enable 5/ PCI command/ byte enable 1	
136	Ι	UCONT-P15	WE6#/CBE2#	Write enable 6/ PCI command/ byte enable 2	

Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
137	Ι	UCONT-P16	WE7#/CBE3#	Write enable 7/ PCI command/ byte enable 3	
138	I	UCONT-P17	GND	GND	
139	I	UCONT-P18	GND	GND	
140	I	UCONT-P19	NMI	NMI	
141	I	UCONT-P20	IRL0#	IRL interrupt request 0	
142	I	UCONT-P21	IRL1#	IRL interrupt request 1	
143	I	UCONT-P22	IRL2#	IRL interrupt request 2	
144	I	UCONT-P23	IRL3#	IRL interrupt request 3	
145	I	UCONT-P24	MODE0/IRL4#/ FD4	Mode control 0/ IRL interrupt request 4/ NAND flash data 4	
146	I	UCONT-P25	MODE1/IRL5#/ FD5	Mode control 1/IRL interrupt request 5/ NAND flash data 5	
147	I	UCONT-P26	MODE2/IRL6#/ FD6	Mode control 2/IRL interrupt request 6/ NAND flash data 6	
148	I	UCONT-P27	MODE3/IRL7#/ FD7	Mode control 3/IRL interrupt request 7/ NAND flash data 7	
149	I	UCONT-P28	N.C.*1	Not connected	
150	Ι	UCONT-P29	N.C. <sup>*1</sup>	Not connected	
151	Ι	UCONT-P30	N.C. <sup>*1</sup>	Not connected	
152	Ι	UCONT-P31	N.C. <sup>*1</sup>	Not connected	
153	I	GND	GND	GND	
154	I	GND	GND	GND	

155IMPUCLKCLKOUTClock outputConnect CLKOUT of156IGNDGNDGND157IGNDGNDGND158IDDRCLK-P/ ASECK-PGNDGND159IGNDGNDGND160IDDRCLK-N/ ASETS-NGNDGND161IGNDGNDGND162IGNDGNDGND163ICS0IN-NCS0#Area selection 0Connect _CS of SH unused _CS to high164ICS1IN-NCS1#Area selection 1Connect _CS of SH unused _CS to high165ICS2IN-NCS2#Area selection 2Connect _CS of SH unused _CS to high166ICS3IN-NCS3#Area selection 3Connect _CS of SH unused _CS to high	
157       I       GND       GND       GND         158       I       DDRCLK-P/ ASECK-P       GND       GND         159       I       GND       GND       GND         160       I       DDRCLK-N/ ASETS-N       GND       GND         161       I       GND       GND       GND         161       I       GND       GND       GND         162       I       GND       GND       GND         163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	of SH7785.
158       I       DDRCLK-P/ ASECK-P       GND       GND         159       I       GND       GND       GND         160       I       DDRCLK-N/ ASETS-N       GND       GND         161       I       GND       GND       GND         161       I       GND       GND       GND         162       I       GND       GND       GND         163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
ASECK-P         159       I       GND       GND       GND         160       I       DDRCLK-N/ ASETS-N       GND       GND         161       I       GND       GND       GND         161       I       GND       GND       GND         162       I       GND       GND       GND         163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
160       I       DDRCLK-N/ ASETS-N       GND       GND         161       I       GND       GND       GND         162       I       GND       GND       GND         163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
ASETS-N         161       I       GND       GND       GND         162       I       GND       GND       GND         163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
162       I       GND       GND       GND         163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
163       I       CS0IN-N       CS0#       Area selection 0       Connect _CS of SH unused _CS to high         164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
164       I       CS1IN-N       CS1#       Area selection 1       Connect _CS of SH unused _CS to high         165       I       CS2IN-N       CS2#       Area selection 2       Connect _CS of SH unused _CS to high	
unused _CS to high 165 I CS2IN-N CS2# Area selection 2 Connect _CS of SH unused _CS to high	
unused _CS to high	
166 I CS3IN-N CS3# Area selection 3 Connect _CS of SH	
unused _CS to high	
167         I         CS4IN-N         CS4#         Area selection 4         Connect _CS of SH unused _CS to high	
168         I         CS5IN-N         CS5#         Area selection 5         Connect _CS of SH           unused _CS to high	
169         I         CS6IN-N         CS6#         Area selection 6         Connect _CS of SH unused _CS to high	
170 I CS7IN-N N.C. <sup>1</sup> Not connected	
171 I CS8IN-N N.C. <sup>1</sup> Not connected	
172 I CS9IN-N N.C. <sup>1</sup> Not connected	

Pin No.	I/O	Connector Pin Name	SH7785 Signal Name	Meaning of Signal	Note
173	0	EM0OUT-N	N.C. <sup>*1</sup>	Not connected	
174	0	EM1OUT-N	N.C. <sup>*1</sup>	Not connected	
175	0	EM2OUT-N	N.C. <sup>*1</sup>	Not connected	
176	0	EMEN-P	N.C. <sup>*1</sup>	Not connected	
177	I	UVCC1	I/O power supply	3.3-V power supply	Connect the 3.3-V power supply.
178	I	UVCC2	I/O power supply	3.3-V power supply	Connect the 3.3-V power supply.
179	I	UVCC3	I/O power supply	3.3-V power supply	Connect the 3.3-V power supply.
180	I	UCNN-N	Connected to user connector	GND (for detecting connection of the user system)	Connect this signal to GND on the user system.

Notes: 1. Do not connect anything to this pin.

2. Refer to section 3.2.8, Description of Emulation Memory Control Signal.



### 3.2.6 Layout of the Trace Unit Connector

When designing the user system, there are restrictions on the position to install the trace unit connector. Figure 3.4 shows the external dimensions of the trace unit.

The size of the printed-circuit board of the E200F trace unit is  $90 \text{ mm} \times 125 \text{ mm}$ . Components mounted around the user system connector must be no higher than a limit (10 mm).




Figure 3.4 External Dimensions of the Trace Unit (on which the Connector is Installed)

# RENESAS

- Notes: 1. The external bus trace interface connector installed on the user system must be as close to the MPU as possible.
  - Wiring pattern of clock lines (CLKOUT) The followings are notes on wiring of clock lines for the E200F trace interface signals. Take them into consideration when designing the user system to embed suitable clock lines.
    - (a) Clock lines must be as short as possible.
    - (b) Clock lines must be surrounded by the GND pattern for protection so that the signals will be of low-impedance.
    - (c) Other layers next to the layer with clock line wiring should have solid patterns of GND/VCC so that the signals will be of low-impedance.
    - (d) To prevent affect by the crosstalk noise, other signal patterns must not be embedded along with the clock lines.

#### **3.2.7** Restrictions on Using the Trace Unit

- (1) This trace unit supports the external bus memory interfaces of SH7785; SRAM interface and byte-selection SRAM interface (except for SRAM page mode). For other memory interfaces (burst ROM, MPX, DDR-SDRAM, PCI, and PCMCIA), bus trace acquisition and bus event detection are not supported.
- (2) When the sequential trace stop condition or delay-count trace stop condition is specified, trace acquisition will stop after several cycles have been passed from the stop condition match cycle.
- (3) During break mode, a timestamp value of the external bus trace information that has been acquired by a trace is not counted up.
- (4) When an emulation memory is used, it is not possible to access the memory on the user system which is in the same area as an area where the emulation memory has been set.
- (5) When an emulation memory is accessed, at least six wait cycles are required. Set the number of wait cycles by using bits WR3 to WR0 in the CS0 area wait control register (CS0WCR).
- (6) When an emulation memory is used, set the same bus width (8 bits, 16 bits, 32 bits, or 64 bits) as that of the CS0 area on the user system. If the different bus width is set, the emulation memory will be illegally accessed.
- (7) The emulator occupies the CS0 area where the emulation memory has been set. Accordingly, it is not possible to access the memory in the user system side of that area.
- (8) This trace unit is available for the external 8-, 16-, 32-, or 64-bit data bus width. Unused data bus pins of the external bus connector must be fixed to low level on the user system. In addition, when area 0 is used with the emulation memory, the bus width of the emulation memory needs to be set. For details, refer to section 5.1.8, Changing the Memory Map Setting, in the SH-4A, SH4AL-DSP E200F Emulator User's Manual.



### 3.2.8 Description of Emulation Memory Control Signal

When the CS signal of the MPU is connected directly to the memory or used to generate the CS signal of the memory, connect the EM0OUT-N signal (pin 173) of the external bus connector instead of the CS signal of the MPU.

Even if the emulator is not used, prepare the jumper pins as shown in figure 3.5 so that connection of the CS signal can be easily changed.




Figure 3.5 EM0OUT-N Signal (Pin 173)

# SH-4A, SH4AL-DSP E200F Emulator Additional Document for User's Manual Supplementary Information on Using the SH7785

Publication Date:	Rev.1.00, March 23, 2006
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65- 6213-0200, Fax: <65- 6278-8001

Renesas Technology Korea Co., Ltd. Kukije Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

SH-4A, SH4AL-DSP E200F Emulator Additional Document for User's Manual Supplementary Information on Using the SH7785



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ10J1266-0100