To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics product is not intended without the prior written consent of Renesas Electronics. Renesas Electronics are product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



8

CPUBD-38024F

H8/300L Super Low Power Series Low-Cost CPU Board

Microcomputer Development Environment System

Manu



CPUBD-38024F – CPU Board for H8/300L Super Low Power Series Microcomputer User's Manual

Published by : Renesas System Solutions Asia Pte. Ltd.

Date : January 7th, 2004, Version 2.0

Copyright(C) Renesas System Solutions Asia Pte. Ltd. All rights reserved.

Trademarks

a) General

All brand or product names used in this manual are trademarks or registered trademarks of their respective companies or organizations.

b) Specific

Microsoft, MS and MS-DOS is registered trademark. Windows and Windows NT are trademarks of Microsoft Corporation. Pentium is a registered trademark of Intel.



IMPORTANT INFORMATION

- READ this user's manual before using this emulator product.
- KEEP the user's manual handy for future reference.

Do not attempt to use the product until you fully understand its mechanism.

CPUBD:

Throughout this document, the term "CPUBD" shall be defined as the H8/300L Super Low Power Series Low-cost CPU Board, CPUBD-38024F produced only by Renesas System Solutions Asia Pte. Ltd. excludes all subsidiary products.

The user system or a host computer is not included in this definition.

Purpose of the Product:

This product is a development-supporting unit for use as training and evaluation tool. The product must only be used for the above purpose.

Improvement Policy:

Renesas System Solutions Asia Pte. Ltd. (hereafter collectively referred to as Renesas) pursues a policy of continuing improvement in design, performance, and safety of the emulator product. Renesas reserves the right to change, wholly or partially, the specifications, design, user's manual, and other documentation at any time without notice.

Target User of the Product:

This product should only be used by those who have carefully read and thoroughly understood the information as well as restrictions contained in the user's manual. Do not attempt to use the product until you fully understand its mechanism.

It is highly recommended that first-time users. Be instructed by users that are well versed in the operation of emulator product.



LIMITED WARRANTY

Renesas warrants its products to be manufactured in accordance with published specifications and free from defects in material and/or workmanship. The foregoing warranty does not cover damage caused by fair wear and tear, abnormal store condition, incorrect use, accidental misuse, abuse, neglect, corruption, misapplication, addition or modification or by the use with other hardware or software, as the case may be, with which the product is incompatible. No warranty of fitness for a particular purpose is offered. The user assumes the entire risk of using the product. Any liability of Renesas is limited exclusively to the replacement of defective materials or workmanship.

DISCLAIMER

RENESAS MAKES NO WARRANTIES, EITHER EXPRESS OR IMPLED, ORAL OR WRITTEN, EXCEPT AS PROVIDED HEREIN, INCLUDING WITHOUT LIMITATION THEREOF, WARRANTIES AS TO MARKETABILITY, MECRCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR USE, OR AGAINST INFRINGEMENT OF ANY PATENT. IN NO EVENT SHALL RENESAS BE LIABLE FOR ANY DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES OF ANY NATURE, OR LOSSES OR EXPENSES RESULTING FROM ANY DEFECTIVE EMULATOR PRODUCT, THE USE OF ANY EMULATOR PRODUCT OR ITS DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCEPT AS EXPRESSLY STATED OTHERWISE IN THIS WARRANTY, THIS EMULATOR PRODUCT IS SOLD "AS IS". AND YOU MUST ASSUME ALL RISK FOR THE USE AND RESULTS OBTAINED FROM THE EMULATOR PRODUCT.



State Law:

Some states do not allow the exclusion or limitation of implied warranty or liability for incidental or consequential damages, so the above limitation or exclusion may not apply to you. This warranty gives you specific legal rights, and you may have other rights which may varies from state to state.

The Warranty is Void in the Following Cases:

Renesas shall have no liability or legal responsibility for any problems caused by misuse, abuse, misapplication, neglect, improper handling, installation, repair or modifications of the emulator product without Renesas's prior written consent or any problems caused by the user system.

Restrictions:

- Earthing (applies only to manual for Renesas hardware products)
 This hardware is designed for use with equipment that is fully earthed.
 Ensure that all equipments used are appropriately earthed.
 Failure to do so could lead to danger for the operator or damaged to equipments.
- Electrostatic Discharge Precautions (applies only to manuals for Renesas hardware products) This hardware contains devices that are sensitive to electrostatic discharge. Ensure appropriate precautions are observed during handling and accessing connections. Failure to do so could result in damage to the equipment.

All Right Reserved:

This user's manual and emulator product are copyrighted and all rights are reserved by Renesas. No part of this user's manual, all or part, any be reproduced or duplicated in any form, in hardcopy or machine-readable form, by any means available without Renesas's prior written consent.

Other Important Things to Keep in Mind:

- 1. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Renesas Technology's semiconductor products. Renesas assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 2. No license is granted by implication or otherwise under any patents or other rights of any third party or Renesas.
- 3. MEDICAL APPLICATIONS: Renesas Technology's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Renesas Technology (Asia Sales company). Such use includes, but is not limited to, use in life support systems. Buyers of Renesas Technology's products are requested to notify the relevant Renesas Technology (Asia Sales offices) when planning to use the products in MEDICAL APPLICATIONS.

Figures:

Some figures in this user's manual may show items different from your actual system.

Limited Anticipation of Danger:

Renesas cannot anticipate every possible circumstance that might involve a potential hazard. The warnings in this user's manual and on the emulator product are therefore not all inclusive. Therefore, you must use the emulator product safely at your own risk.



PREFACE

About this manual

This manual explains how to install and setup the H8/38024F CPU board for evaluating the performance of the H8/38024F microcomputer. Hereafter, the H8/38024F CPU board shall term as 'CPUBD'. Operation using the HEW pure debugger is also detailed in the manual.

1. Introduction

Gives an introduction about the CPU board, package, specification and functions.

2. Installation

Explains how to install the hardware and accompanied software to a host computer.

3. Setup of HEW (Pure Debugger) for CPU Board

Describes the setup steps before embarking on a new project development.

4. Performing Emulation

Describes the various functions available in HEW

5. Usage Constraints

Highlights the various constraints that may encounter by user when operating the CPU board.

6. Hardware

Explains the various hardware blocks in the CPU board.

7. Monitor software

Explains the purpose of the monitor software, the implementation requirements and how to use the monitor software.

8. Flash Programming

Explains the difference between two programming modes and how CPU board operates in these modes.

9. Tutorial

Provides a step-by-step guide in using the CPU board to perform debugging.

10.Demonstration Program

Provides two demonstration programs for user to have hands-on experience with the CPU board.

v



11. Trouble-Shooting

Advises on some basic fault finding methods and commonly make mistakes.

Appendix A - CPUBD-38024F Board Layout Appendix B – H8/38024F Memory Map Appendix C – Pin Assignment for JP1 ~ JP4 Appendix D - Pin assignment for CON1 & CON2 Appendix E – Schematic drawings Appendix G – Bill of Materials

Technical Support

The CPUBD is a product for evaluation purposes only. We do NOT supply the same level of support as for the development tools, however, you may contact the sales offices for downloads and documents.

Related Manuals:

H8S, H8/300 series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual H8/38024 Series, H8/38024F-ZTAT™ Series Hardware Manual



Table of Contents

SECTION 1.	INTRODUCTION	.1
1.1. Spec	CIFICATION	. 2
1.1.1.	General	. 2
1.1.2.	Serial Communication	. 2
1.1.3.	Power Input	. 2
1.1.4.	Memory Map	
1.1.5.	Interface with Application Board	
1.1.6.	Interface with E10T/ E7 emulator	
1.1.7.	Monitor software	
	JBD FUNCTIONAL BLOCKS	
	KAGE	
1.3.1.	Hardware Components	
<i>1.3.2.</i>	Software Components	
1.4. SUM	IMARY OF CPUBD-38024F FUNCTIONS	. 0
SECTION 2.	INSTALLATION	.7
2.1. Lab	el of Parts on CPU Board	. 7
2.2. INST	CALLING THE CPU BOARD	. 8
2.3. Com	IMUNICATION PORT BAUD RATE	. 8
	/ER SUPPLY FOR CPU BOARD	
	PERS OPTIONS	
2.5.1.	Power Supply Selection Jumpers for MCU	
2.5.2.	Boot Mode Selection Jumpers	
2.5.3.	User Mode [Standalone] Selection Jumpers [Default]	
2.5.4.	User Mode – Interface with Application Board Selection Jumpers	
2.5.5.	E10T/ E7 Emulation Selection Jumpers	
2.6. INST	CALLATION OF HEW (PURE DEBUGGER) FOR CPU BOARD	
SECTION 3.	SETUP OF HEW (PURE DEBUGGER) FOR CPU BOARD	17
3.1. Run	INING HEW (PURE DEBUGGER) FOR CPU BOARD	17
3.2. Cre	ATING A NEW WORKSPACE	18
3.3. Seli	ECTING THE TARGET (DEBUG SETTINGS)	20
SECTION 4.	PERFORMING EMULATION	21
4.1. Hig	H-PERFORMANCE EMBEDDED WORKSHOP	21
	IPILER CONFIGURATION & DEBUGGER SESSION	
	UG SETTINGS	
4.4. CON	INECTING & DISCONNECTING WITH THE EMULATOR	25
4.5. Еми	JLATOR SETTING	26
4.5.1.	Configure Platform	26
4.5.2.	Memory Mapping	29
4.6. VIEV	WING OF PROGRAM	
4.6.1.	Source Code level	
4.6.2.	Disassembly level	
	U RELATED INFORMATION	
4.7.1.	Registers	
4.7.2.	Memory	34



4.7.	3. I/O	34
4.7.4	4. Status	35
4.7.:	5. Break Functions	40
4.7.0		
4.8.	MCU MEMORY MANIPULATION	42
4.9.	EXECUTION OF MCU CODE	
4.9.		
4.9.2	,, , , , , , , , ,	
4.9	1	
4.10.	C-SOURCE LEVEL DEBUGGING	47
SECTIO	N 5. USAGE PRECAUTIONS	48
5.1.	CORRUPTION OF MONITOR SOFTWARE	48
5.2.	INTERRUPT	
5.3.	TIMING ISSUES	
5.4.	WATCHDOG TIMER	
5.5.	SOFTWARE BREAKPOINT	
5.6.	STEP	
5.7.	POWER-DOWN MODES	50
5.8.	SCI3	
5.9.	E10T /E7 INTERFACE	
5.10.	OTHER CONSTRAINTS	50
SECTIO	N 6. HARDWARE	51
6.1.	H8/38024F MICRO-CONTROLLER	51
6.2.	POWER SUPPLY CIRCUITRY	51
6.3.	CLOCK CIRCUITRY	51
6.4.	Reset Circuitry	51
6.5.	SERIAL COMMUNICATION BLOCK [VIA SCI3]	52
6.6.	FLASH ROM & RAM	52
6.7.	LEDs	52
6.8.	BOOT MODE ENABLE	52
6.9.	E10T/ E7 INTERFACE	
6.10.	EXTERNAL USER INTERFACE	53
SECTIO	N 7. MONITOR SOFTWARE	54
7.1.	INTRODUCTION TO MONITOR SOFTWARE	54
7.2.	PROGRAM DEVELOPMENT	
7.3.	MONITOR SOFTWARE REQUIREMENTS	54
7.4.	MODE TRANSITION	
7.5.	USING MONITOR SOFTWARE	
7.6.	INTERRUPTS USED BY THE MONITOR	56
7.7.	BREAKPOINTS	57
SECTIO	N 8. FLASH PROGRAMMING	58
8.1.	FLASH PROGRAMMING THE CPUBD	58
8.1.		
8.1.2		
8.2.	OPERATION DURING PROGRAMMING KERNEL EXECUTION	
SECTIO	N 9. TUTORIAL (300L_TUT)	61
9.1.	INTRODUCTION	61

RENESAS

9.2. 0	IVERVIEW	61
9.3. Т	utorial Setup	64
9.3.1.	Downloading the tutorial Program	64
9.3.2.	Displaying the Program Listing	67
9.4. U	SING BREAKPOINTS	
<i>9.4.1</i> .	Setting a Program Count (PC) Breakpoint	69
9.4.2.	Executing the Program	
<i>9.4.3</i> .	Reviewing the Breakpoints	72
9.4.4.	Examining MCU Registers	
9.5. E	XAMINING MEMORY AND VARIABLES	74
9.5.1.	Viewing Memory	74
9.5.2.	Watching Variables	
	TEPPING THROUGH A PROGRAM	
	ATCHING LOCAL VARIABLES	
	AVES THE SESSION	
00 1		
9.9. V	/HAT NEXT?	79
9.9. V		
	10. DEMONSTRATION PROGRAM	80
SECTION		80 80
SECTION 10.1.	10. DEMONSTRATION PROGRAM 8 BLINKING LEDS 8 RUNNING LEDS 8	80 80 81
SECTION 10.1. 10.2.	10. DEMONSTRATION PROGRAM 8 BLINKING LEDS 8 RUNNING LEDS 8 11. TROUBLE-SHOOTING 8	80 80 81 82
SECTION 10.1. 10.2. SECTION	10. DEMONSTRATION PROGRAM 8 BLINKING LEDS 8 RUNNING LEDS 8 11. TROUBLE-SHOOTING 8 X A CPUBD-38024F BOARD LAYOUT 8	80 80 81 82 83
SECTION 10.1. 10.2. SECTION APPENDI	10. DEMONSTRATION PROGRAM 8 BLINKING LEDS 8 RUNNING LEDS 8 11. TROUBLE-SHOOTING 8 X A CPUBD-38024F BOARD LAYOUT 8 X B H8/38024F MEMORY MAP 8	80 80 81 82 83 85
SECTION 10.1. 10.2. SECTION APPENDI APPENDI	10.DEMONSTRATION PROGRAM8BLINKING LEDS8RUNNING LEDS811.TROUBLE-SHOOTING8X ACPUBD-38024F BOARD LAYOUT8X BH8/38024F MEMORY MAP8X CPIN ASSIGNMENT FOR JP1~JP48	80 80 81 82 83 83 85 85
SECTION 10.1. 10.2. SECTION APPENDI APPENDI APPENDI	10.DEMONSTRATION PROGRAM8BLINKING LEDS8RUNNING LEDS811.TROUBLE-SHOOTING8X ACPUBD-38024F BOARD LAYOUT8X BH8/38024F MEMORY MAP8X CPIN ASSIGNMENT FOR JP1~JP48X DPIN ASSIGNMENT FOR CON1 & CON28	80 80 81 82 83 85 85 86 87



Figures & Tables

FIGURE 1.1	H8/38024F CPU BOARD [CPUBD-38024F]	. 1
FIGURE 1.2	CPU BOARD FUNCTIONAL BLOCKS	. 3
FIGURE 1.3	CPUBD-38024F PACKAGE	. 5
FIGURE 2.1	NAMES OF PARTS ON CPU BOARD	. 7
FIGURE 2.2	SERIAL COMMUNICATION CONNECTIONS	. 8
FIGURE 2.3	POWER CONNECTOR & DC PLUG	. 9
FIGURE 2.4	RUN DIALOGUE BOX	12
FIGURE 2.5	HEW FOR CPUBD INSTALLER WELCOME! SCREEN	12
FIGURE 2.6	UPDATE INFORMATION (README) DIALOGUE BOX	13
FIGURE 2.7	SELECT DESTINATION DIRECTORY SCREEN	13
FIGURE 2.8	SELECT COMPONENTS SCREEN	14
FIGURE 2.9	DIRECTORY CONFIRMATION SCREEN	15
FIGURE 2.10	INSTALLING SCREEN	15
FIGURE 2.11	COMPLETION SCREEN	16
FIGURE 3.1	HEW (PURE DEBUGGER) FOR CPUBD ICON	17
FIGURE 3.2	SELECT PLATFORM DIALOGUE BOX	18
FIGURE 3.3	HEW START-UP WINDOW (WITHOUT TOOLCHAIN)	18
FIGURE 3.4	Select Target	19
FIGURE 3.5	DEBUGGER SETTING SUMMARY WINDOW	19
FIGURE 3.6	SELECT PLATFORM DIALOGUE BOX	
FIGURE 4.1	HIGH-PERFORMANCE EMBEDDED WORKSHOP WINDOW	21
FIGURE 4.2	TOOLBAR SHOWING THE SESSION AND CONFIGURATION	
FIGURE 4.3	TOOLBAR SHOWING THE SESSIONS AND CONFIGURATIONS AVAILABLE	23
FIGURE 4.4	OPTION - EMULATOR	
FIGURE 4.5	TARGET CONFIGURATION DIALOGUE BOX	
FIGURE 4.6	ENABLING STANDALONE FLASH OPTION	
FIGURE 4.7	DIALOGUE BOX FOR DOWNLOADING USER TARGET PROGRAM	
FIGURE 4.8	DIALOGUE BOX FOR RUNNING USER TARGET PROGRAM	
FIGURE 4.9	MEMORY MAPPING DIALOGUE BOX	
FIGURE 4.10	TARGET MEMORY CONFIGURATION DIALOGUE	
FIGURE 4.11	Source Level	
FIGURE 4.12	DISASSEMBLY WINDOW	
FIGURE 4.13	VIEW – CPU	
FIGURE 4.14	REGISTER	
FIGURE 4.15	SET MEMORY	
FIGURE 4.16	INPUT AND OUTPUT REGISTER	
FIGURE 4.17	STATUS – MEMORY WINDOW	
FIGURE 4.18	STATUS – PLATFORM WINDOW	
FIGURE 4.19	STATUS – EVENTS WINDOW	
FIGURE 4.20	VIEW - SYMBOL	
FIGURE 4.21	LABEL	
FIGURE 4.22	WATCH	
FIGURE 4.23	LOCALS	
FIGURE 4.24	ToolTIP	
FIGURE 4.25	VIEW CODE	-
FIGURE 4.26	STACK TRACE	
FIGURE 4.27	MEMORY FUNCTIONS	42

RENESAS

FIGURE 4.28	DEBUG FUNCTIONS	43
FIGURE 4.29	STEP PROGRAM	45
FIGURE 4.30	STEP MODE	46
FIGURE 5.1	TIMING DIAGRAM OF HEW	48
FIGURE 7.1	MODE TRANSITION DIAGRAM	55
FIGURE 8.1	OVERVIEW OF BOOT MODE	59
FIGURE 8.2	OVERVIEW OF USER PROGRAM MODE	60
FIGURE 9.1	DEBUG SETTINGS WITH LOAD OBJECT FILE DIALOGUE	65
FIGURE 9.2	CONFIGURE LOAD OBJECT FILE DIALOGUE	65
FIGURE 9.3	DOWNLOAD THE SELECTED OBJECT FILE	66
FIGURE 9.4	SOURCE-WINDOW "RESETPRG.C"	67
FIGURE 9.5	Source-window "300L_tut.c"	68
FIGURE 9.6	SETTING A BREAKPOINT	69
FIGURE 9.7	PROGRAM BREAK	70
FIGURE 9.8	SYSTEM STATUS WINDOW	71
FIGURE 9.9	BREAKPOINTS WINDOW	72
FIGURE 9.10	POPUP IN BREAKPOINTS WINDOW	72
FIGURE 9.11	CPU REGISTERS WINDOW	73
FIGURE 9.12	CHANGING REGISTER VALUE	73
FIGURE 9.13	OPEN MEMORY-WINDOW	74
FIGURE 9.14	MEMORY-WINDOW	74
FIGURE 9.15	INSTANT WATCH DIALOGUE BOX	75
FIGURE 9.16	WATCH WINDOW	75
FIGURE 9.17	ADD WATCH DIALOGUE BOX	76
FIGURE 9.18	WATCH WINDOW	76
FIGURE 9.19	DISPLAYING INDIVIDUAL ELEMENTS IN AN ARRAY	76
FIGURE 9.20	EXECUTING UP TO A FUNCTION CALL	77
FIGURE 9.21	LOCALS WINDOW	78
FIGURE 9.22	DISPLAYING INDIVIDUAL ELEMENTS IN AN ARRAY	78

TABLE 2.1	LIST OF JUMPERS	9
TABLE 2.2	POWER SUPPLY SELECTION JUMPERS FOR MCU	
TABLE 2.3	BOOT MODE SELECTION JUMPERS	
TABLE 2.4	USER MODE [STANDALONE] SELECTION JUMPERS [DEFAULT]	
TABLE 2.5	USER MODE - INTERFACE WITH APPLICATION BOARD SELECTION JUMPERS	
TABLE 2.6	E10T/ E7 EMULATION SELECTION JUMPERS	
TABLE 4.1	TYPES OF BREAKS ENCOUNTERED DURING EMULATION	



Section 1. Introduction

H8/38024F CPU board (CPUBD-38024F) is a low cost training and MCU performance evaluation tool for the H8/300L Super Low Power family series of microcomputers.

It is also implemented with flash programming feature for the H8/38024 F-ZTAT microcomputer. It contains a QFP-80A package H8/38024F microcomputer on the board.

The H8/38024F CPU board adopts the common HEW that also contains a pure debugger as the user interface.

The diagram below shows the H8/38024F CPU Board:




Figure 1.1 H8/38024F CPU Board [CPUBD-38024F]



1.1. Specification

1.1.1. General

- H8/38024F microcomputer (using HD64F38024H FP-80A device)
- 32Kbytes of FLASH memory (Monitor software uses approx. 6Kbytes)
- 1Kbytes of on-chip RAM (Monitor software work area uses 1 Kbytes)
- Two user LED indicators
- One push button for reset control
- One boot mode LED indicator
- One Power LED indicator
- All Input/Output signals are being pulled out for user connection via CON1 & CON2

1.1.2. Serial Communication

- Utilizes Serial Communication Interface 3 via RS-232 DB-9F socket and RS-232 transceiver chip.
- Supports communication at a baud rate of 38,400bps [non-configurable during debugging].

1.1.3. Power Input

Accept dual DC power supply at +5.0 volt. ~ +9.0 volt only. [Ripple Rejection ratio more then 60dbm]

1.1.4. Memory Map

• If the CPUBD is to be used with debugger, a section in the memory area is reserved for monitor software. See Appendix *B* for memory map diagrams.

1.1.5. Interface with Application Board

- It is designed to interface with any application board via two 30x2pin connector sockets.
- It can be interfaced with the H8/3800 application board (APPBD 3800) for immediate evaluation.
 [For information about H8/3800 application board (APPBD 3800), please contact the sales office.]

1.1.6. Interface with E10T/ E7 emulator

• Supports E10T and E7 emulator.

1.1.7. Monitor software

• A FLASH -resident debugging monitor software hosted on the CPUBD for performing debugging operations.



1.2. CPUBD Functional Blocks

The CPUBD comprises of a H8/38024F microcomputer, serial port, and boot mode control and user interface.




Figure 1.2 CPU Board Functional Blocks

The boot mode circuitry is necessary to place the CPUBD into Boot mode for programming the FLASH. To enter into Boot mode, respective jumper headers on the CPUBD must be shorted. SCI3 is used to program the board's on-chip flash memory, using the flash programming software built-into the HEW pure debugger. If the user is not using the serial port for flash programming the CPUBD or debugging, this serial port is available to user.



The HEW with pure debugger software combined with the monitor software programmed into the device provides high level debugging via SCI3.

When connecting external analogue signals, it is important that CPUBD is configured properly with respect to analogue voltage supply and reference. There are two user LEDs on board that can be used by user for their evaluation and are driven directly by the MCU.

All the I/O signals are being tracked out to four 20-way straight header connectors for user access as well as to two 60-way sockets to allow connection to a target board. These I/O signals are available to user if either flash programming or debugging is not used.



1.3. Package



The CPUBD is supplied in a package containing the following components:

Figure 1.3 CPUBD-38024F Package

1.3.1. Hardware Components

The hardware components included in the package are listed below.

- 1 x H8/38024F CPU Board
- 1 x RS-232 Serial cable
- 1 x DC Power Input Jack free-end cable
- 1 x 7x2pin connector [not assembled]
- 2 x 30x2pin connectors [not assembled]

1.3.2. Software Components

1 x CD ROM containing HEW installer, User's Manual, Tutorial program Source code, Schematic drawings

Before proceeding, user has to check that all the items listed in the packing list. Please contact the relevant Renesas Technology sales office in Asia if any item is missing.



1.4. Summary of CPUBD-38024F functions

Items	Specifications	
Supported Microcomputers	• H8/38024F	
Operating Frequency	 9.8304MHz (System clock) 	
	• 32.768KHz (Sub clock)	
Supported	• 3.3 Volts. only	
Operating Voltage		
Host Machine	 Minimum Pentium[™] III or equivalent processor PC Recommended 128Mbytes RAM and 100Mbytes hard dist space Microsoft Windows 98, Windows Me, Windows NT 4.0 Windows 2000 or Windows XP One Serial port 	
Host Interface	 RS-232 Serial Interface 	
	Baud rate @ 38400 bps	
Supported File Format	Motorola S-type	
	ELF/Dwarf2	
Interface Software	HEW pure debugger	
Emulation Functions	• C – source level debugging (e.g. instant watch)	
	 Modify and display MCU registers 	
	Perform real-time emulation of a target program	
Memory Functions	Copy, Search, Fill, Load and Save memory functions	
-	Modifies and displays memory content	
Break Function	PC breakpoint (max. 256)	
Step	Step In/ Step Out/ Step Over	
On-board Programming	 Support on-board programming - Boot mode and User mode 	
User LEDs	Supports two user's LEDs	
Interface with E10T/ E7 Emulator	 Supports E10T and E7 emulator 	
Interface with Target system	 Supports emulation on a target system. 	
Power Supply for CPU board	• DC +5.0 Volt. to +9.0 Volt. supplied from external input	
Environmental	 Operating Temperature: 10 °C to 35 °C 	
	• Humidity: 30% to 85% RH	
	No condensation	
	No corrosive gas	



Section 2. Installation

2.1. Label of Parts on CPU Board

Figure 2.1 shows the name of each part of the CPUBD.




Figure 2.1 Names of Parts on CPU Board



2.2. Installing the CPU Board

Installing the CPUBD requires power and serial connection to a host computer. The serial communication cable for connecting the CPUBD to a host computer is supplied. The serial connection cable uses a 1:1 connectivity.

The diagram below shows how to connect the CPUBD to a host machine or notebook computer equipped with a DB-9P connector.




Figure 2.2 Serial Communication connections

2.3. Communication Port Baud Rate

The baud rate utilized by the CPUBD is FIXED at 38,400bps.



2.4. Power Supply for CPU Board

The CPUBD requires a D.C. power supply from +5 VDC ~ +9 VDC at approximately 100mA supplied to the J1 connector. Prepare the D.C. power supply separately. The power cable is included with this product. Since total power consumption can vary widely due to external connections, use a power supply capable of providing at least 250mA at +5VDC \pm 5%.

When power is supplied to the CPUBD, a PWR LED, D1 is lit; otherwise, check the power connection for polarity reversal.

Figure 2.3 and Figure 2.4 show the specification of the power connector and the DC plug respectively.




Figure 2.3 Power Connector & DC Plug

2.5. Jumpers Options

The CPUBD has several jumpers to allow various settings for the user:

Designator	Jumper Name	Jumper Descriptions
J2	VCC SEL	Select source of power supply
JP8	LED SEL	Select either to use D3 or P93 and D4 or P92
JP10	E10T/ E7 EN	Select either to use E10T/ E7 or P33, P34, P35
JP9	BOOT MODE EN	Select either BOOT or USER mode or P95

Table 2.1List of Jumpers



2.5.1. Power Supply Selection Jumpers for MCU

This is the jumper switch to select the power supply to the MCU. As shown in Table 2.1 below, any setting not listed in Table 2.1 is not allowed.

Connect to Application Board	Jumper Name	Jumper Designator	Jumper Selection	Descriptions
Not Connected	VCC SEL	J2	Short Pin 2 to Pin 3 [Default] [Do not short Pin 1 to Pin 2]	Power of MCU is supplied from the CPUBD. Operating voltage: +3.3V
Connected			Short Pin 1 to Pin 2 [Do not short Pin 2 to Pin 3]	Power of MCU is supplied from an application board [+5.0V (max.)]

Table 2.2Power Supply Selection Jumpers for MCU

2.5.2. Boot Mode Selection Jumpers

This is the jumper switch to place the CPUBD into the boot mode. This is necessary for flashing the kernel software and monitor software into the FLASH ROM of the H8/38024F microcomputer.


Jumper Designator	Jumper Selection	Descriptions
JP9 (P95 = '0')	Short Pin 1 to Pin 3	To place CPUBD into Boot mode.
JP10 (P34 = '1')	Short Pin 3 to Pin 5	

Table 2.3Boot Mode Selection Jumpers

2.5.3. User Mode [Standalone] Selection Jumpers [Default]

This is the jumper switch to place the CPUBD into the user mode for standalone operation. This is necessary for flashing of the user software into the FLASH ROM of the H8/38024F.

Jumper Designator	Jumper Selection	Descriptions	
JP8 (P92 => LED)	Short Pin 1 to Pin 3	To place CPUBD into User mode	
(P93 => LED)	Short Pin 2 to Pin 4	[Normal mode]	
JP9 (P95 = '1')	Short Pin 3 to Pin 5 [Default]		
JP10(P34 = '1')	Short Pin 3 to Pin 5 [Default]		





2.5.4. User Mode – Interface with Application Board Selection Jumpers

This is the jumper switch to place the CPUBD into the user mode and allow debugging operation with Application board.

Jumpers Designator	Jumper Selection	Descriptions
JP8 (P92 => CON1)	Short Pin 3 to Pin 5	To enable debugging with Application board
(P93 => CON1)	Short Pin 4 to Pin 6	in User Mode.
JP9 (P33 => CON1)	Short Pin 2 to Pin 4	
(P95 = '1')	Short Pin 3 to Pin 5	
JP10 (P34 => CON1)	Short Pin 1 to Pin 3	
(P35 => CON1)	Short Pin 2 to Pin 4	

 Table 2.5
 User Mode - Interface with Application Board Selection Jumpers

2.5.5. E10T/ E7 Emulation Selection Jumpers

This is the jumper switch to allow CPUBD to debug with an E10T / E7emulator.

Jumpers Designator	Jumper Selection	Descriptions
JP8	Don't Care	To support RENESAS TECHNOLOGY CORP.
JP9 (P95 = '1')	Short Pin 3 to Pin 5	E10T / E7 Emulator
(P33 => E10T)	Short Pin 4 to Pin 6	
JP10(P34 => E10T)	Short Pin 3 to Pin 5	
(P35 => E10T)	Short Pin 4 to Pin 6	

Table 2.6E10T/ E7 Emulation Selection Jumpers



2.6. Installation of HEW (Pure Debugger) for CPU Board

To install the HEW (Pure Debugger) for CPUBD from the installation disk, proceed as follows:

- □ Insert the HEW (Pure Debugger) for CPUBD installation CD.
- **□** Run Windows if it is not already running.
- □ Close all other applications that are running.
- □ Choose *Run* from the Program Manager File menu.

□ Type *Setup* and click OK:

Run	?	Ľ
2	Type the name of a program, folder, document, or Internet resource, and Windows will open it for you.	
Open:	D:\setup.exe	-
	OK Cancel <u>B</u> rowse	

Figure 2.4 Run Dialogue Box

This runs the HEW (Pure Debugger) for CPUBD installer, and the following Welcome! Screen is displayed:




Figure 2.5 HEW for CPUBD Installer Welcome! Screen

□ Click *Next* to proceed with the installation.



Check the *License Agreement* concerning installation and then click *Yes* to proceed.

High-performance Embedded Workshop Setup
License Agreement Please read the following license agreement carefully.
Press the PAGE DOWN key to see the rest of the agreement.
 If you use the enclosed software product and any related software products (hereafter referred to as "PRODUCT"), before exporting or taking such PRODUCT to other countries or states, you must comply with applicable export control laws and regulations of Japan and other countries with jurisdiction and the applicable states and provinces within Japan and such other countries. Please be advised that Renesas Technology Corp. neither warrants nor grants licenses of any rights to the patents, copyrights,
Do you accept all the terms of the preceding License Agreement? If you select No, the setup will close. To install H8 Tiny/SLP Series C/C++ compiler Package with 38024F CPU Board Debugger, you must accept this agreement.
< <u>B</u> ack <u>Y</u> es <u>No</u>

Figure 2.6 Update Information (Readme) Dialogue Box

The following dialogue box enables the selection of directory in which user can install the HEW (Pure Debugger) for CPUBD.

Ensure each selection is selected in turn to confirm the correct directory it is installing into.

High-performance Embedded Workshop Setup	×
Choose Destination Location Select folder where setup will install files.	Ŷ
Setup will install H8 Tiny/SLP Series C/C++ Compiler Package with 38024F CPU Board Debugger in the following folder. To install to this folder, click Next. To install to a different folder, click Browse and select another folder.	
E:\Hew3 Browse	
< Back Next > Can	cel

Figure 2.7Select Destination Directory Screen



□ Click *Next* to install into the default directory *C*:*HEW3* or *C*:*Program Files**Hew3*, or specify an alternative directory by clicking on Browse-button.

NOTE:

- 1. User may install this HEW debugger in the same directory as the previously setup HEW toolchain (Make sure both are in the same version).
- 2. User may install the debugger into another directory, and register this component into the other HEW tool administration menu.
- 3. Do not install a HEW toolchain over (in the same directory) the HEW debugger
- 4. A new Toolchain can be installed if it is installed to another directory (different from the toolchain directory) and register either component to the respective HEW tool administration menu.

High-performance Embedded Workshop Setup
Select Components Select the components you want to install, and deselect the components you do not want to install.
[All Components: 39Mbyte]
 ✓ High-performance Embedded Workshop ✓ Toolchains ✓ 38024F CPU Board Debugger ✓ Online Manuals
InstallShield
< Back Next > Cancel

Figure 2.8 Select Components Screen

- □ Select the components to be installed.
- □ Ensure each selection is selected in turn to confirm the correct directory it is installing into.

If user chooses *Next*, the following dialogue box will confirm each installation directory you selected [Note: Always ensure that all components are installed in the same required directory]



High-performance Embedded Workshop Setur Start Copying Files Review settings before copying files.	Þ 	×
Setup has enough information to start copying the change any settings, click Back. If you are satisf copying files. Current Settings: <component> High-performance Embedded Workshop [E:\Hew3] Toolchains [E:\Hew3\Tools\Renesas]</component>	program files. If you want to review or ied with the settings, click Next to begin	
38024F CPU Board Debugger [E:\Hew3\Tools\Renesas]	<u>}</u>	. -
	< Back Next > Can	cel

Figure 2.9 Directory Confirmation Screen

□ Click *Next* to begin installation.

The installer then copies the HEW (Pure Debugger) for CPUBD files to the specified directory:




Figure 2.10 Installing Screen

The installation will complete with the Completion screen:



2			
	High-performance Embedded	Workshop Setup	
		InstallShield Wizard Complete Setup has finished installingH8 Tiny/SLP Series C/C++ Compiler Package with 38024F CPU Board Debugger on your computer.In using a Compiler, an Assembler, and an Optimization Linkage Editor on DOS prompt, please execute the batch file "H8TS_500env.bat" to setup	
		K Back Finish Cancel	
			1

Figure 2.11 Completion Screen

At the end of the installation, icons for HEW (Pure Debugger) CPUBD will be created into the *Start Menu* and ready for execution.



Section 3. Setup of HEW (Pure Debugger) for CPU Board

In this section, the focus is to highlight the basic steps for any initial setup for a project. On subsequent HEW activation, user will just be required to select the desired workspace/session, and the setup will be done automatically.

Ensure that the CPUBD is linked up i.e. the serial cable is linked between the CPUBD and PC, and the CPUBD is powered up.

3.1. Running HEW (Pure Debugger) for CPU Board

• Execute HEW (Pure Debugger) for CPUBD by selecting HEW.




Figure 3.1 HEW (Pure Debugger) for CPUBD Icon



3.2. Creating a New Workspace

This step is to create a workspace, to inform the HEW environment, what type of tool is to be used. This will enable user to have the same setup (workspace) at the following activation of the tool.

□ Click on [Create a new project workspace]

Welcome!		<u>?</u> ×	
	 Create a new project workspace 	OK Cancel	
	C Open a recent project workspace:	Administration	
	C Browse to another project workspace		

Figure 3.2 Select Platform Dialogue Box

□ Select a directory and key the workspace name as required

New Project Workspace		<u>? ×</u>
Projects	Workspace Name: new Project Name: new Directory: C:\Hew3\new QPU family: H8S,H8/300 Iool chain: Hitachi H8S,H8/300 Standard	<u>B</u> rowse
Properties		
	ОК	Cancel

Figure 3.3 HEW Start-Up Window (without toolchain)



- □ Select 38024F CPU Board as the target by selecting
 - o CPU Series: SLP(Super Low Power)
 - o CPU Type: 38024F

New Project -Step 1	×	
	Which CPU do you want to use for	
	this project?	
	CPU Series: Tiny	
B	SLP(Super Low Power)	
	CPU Type:	
	3800	
Construction of the second sec	3802 38024F	
	3822 3823	
	3824 3825	
	3826	
< Back	Next > Finish Cancel	

Figure 3.4 Select Target

□ Complete the workspace setup by clicking on [Finish] button

Figure 3.5 Debugger Setting Summary Window

- □ A summary window shows the project files that will be generated
- □ Click OK to proceed



3.3. Selecting the Target (Debug Settings)

HEW (Pure Debugger) for CPUBD can be extended to support multiple target emulators or platforms (if the system is setup for more than one platform), user will have to choose a platform for the session from *Debug Settings*... in the *Options* menu.

Debug Settings	Target Options	<u>? ×</u>
NEW	Target: 38024F CPU Board Default Debug Format: Elf/Dwarf2 Download Modules: File Name Offset Address Forma	Add Remove Modify
		Down

Figure 3.6 Select Platform Dialogue Box

- □ Select '38024F CPU Board' and click OK to continue
- □ A warning message will pop up. Click "OK" to proceed

NOTE: User can change the target platform at any time by choosing *Debug Settings...* from the *Options* menu. Under the *Download Modules*, User can also define the Download Module/s for Debugging.

When the emulator has been successfully setup, the HEW (Pure Debugger) for CPUBD desktop window will be displayed. A message *Connected* is displayed in the Output Window.



Section 4. Performing Emulation

4.1. High-performance Embedded Workshop

The following shows a snap shot of the HEW Pure Debugger desktop Window:




Figure 4.1 High-Performance Embedded Workshop Window

The key features of HEW (Pure Debugger) for CPUBD are described in the following sections:

Title Bar	: Displays the name of the currently open workspace, project and file.
Menu Bar	: Give you access to the HEW (Pure Debugger) for CPUBD debugging commands for controlling CPUBD.
Toolbars	: Provides convenient buttons as shortcuts for the most frequently used menu commands. The tool bar can be docked or floated. It can be created, modified and removed.
Program Window	: Displays the source code of the program being debugged as well as the source address.



Workspace	:	Display the detail of current workspace, and provide a quick & easy mean of navigation.
Output Window	:	Displays the various outputs from HEW. For example, build details, results of find files.
Status Bar	:	Displays the status of the CPUBD. For example, progress information about downloads.
Help Button	:	Activates context sensitive help about any feature of the HEW (Pure Debugger) for CPUBD software.
Memory Flash Button	:	Flash contents of the memory window for on-chip ROM area into the MCU. User is required to press this button when he/she manually updates the contents of the memory window for on-chip ROM* area. This is not required for RAM* area.

NOTE: * Please refer to the *Appendix B – H8/38024F Memory Map* for the on-chip ROM and RAM areas.

The major topics are highlighted as follows.

	Menu	General Description	Sub Menu	Usage
1	Option	Emulation Setting	Debug Settings	Target Selection
			Emulator	View memory mapping and Configure
				Platform
2	View	MCU related information	Disassembly	View disassembly window
			CPU	Register, memory, Status, I/O
			Symbol	Label
			Code	Breakpoints
3	Memory	MCU memeory	Fill	
		manipulation	Refresh	
4	Debug	Execution of MCU Code	Reset CPU	
			Go/Reset Go /Go to Cursor/	
			Set PC to Cursor /Run	
			Step In/ Over/ Out/ Step	
			mode	
			Initialize	



4.2. Compiler Configuration & Debugger Session

In HEW compiler, every setting is stored in a configuration.

Session is not directly related to a configuration. This means that multiple sessions can share the same download module and avoid unnecessary program rebuilds.

Users can create new configuration & session under the [Options\Build Configuration...] and [Options\Debug Session...] pull down menu respectively.

	· · · · · · · · · · · · · · · · · · ·		
	Patron and in		
🔢 📚 🔛 🛗 💼 🛛 Debug	Debug session	🔟 🍂 🤬 🏎 🔎	-
11 P	11		- 1

Figure 4.2Toolbar Showing the Session and Configuration

At the HEW (Pure Debugger) environment with a toolchain, a default debugger **Session**, [Debug] is created to store information of

- Target platform
- Downloadable program
- Window positioning
- Registers value settings

] 🗇 🕮) 🛗 👗 Debug	Debug session	2 🖗 🖾 💌	
	Debug	Debug session Release session		
	Release Debug			

Figure 4.3 Toolbar Showing the Sessions and Configurations Available

Generally, the HEW organized the configuration & session of a workspace as follows

 Root Directory
 Workspace directory Files
 Configuration directory Files

 (xxx.hws)
 Debug (DIR)
 Configuration Information & Output (abs,lst...)

 Release (DIR)
 Default Session (hsf)
 Configuration Information & Output (abs,lst...)

 Default Session (hsf)
 Release Session (hsf)
 C & header files



Example of usage:

User may use [Debug Session] to link to CPUBD, & [Debug] configuration setting to debug on the project output file (xxx.abs) store in the Debug sub directory. User may switch the configuration to [Release] and debug on the new setting (e.g optimization on...).

On the other hand, user may add sessions and may switch the configuration from [Release] to [Debug], so as to debug on the generated output (xxx.abs) in the simulator environment.

NOTE: The path name defined in the [Options\Debug Setting..] must be relative to [\$(CONFIGDIR)\\$(PROJECTNAME).abs]. Otherwise, when the session is switch, the download module will not be able to switch correctly.



4.3. Debug Settings

The Debug Settings in [Options\Debug Settings...] is to set the environment for a session.

In HEW Pure Debugger with a toolchain, users have been provided with two sessions

- Debug Session
- Release Session

In each session, users are to set

- Target (38024F, Simulator...)
- Default Debug Format (Elf\Dwaf2, S-record, IntelHex...)
- Download module (\$(CONFIGDIR)\\$(PROJECTNAME).abs)

In each session, users can set a list of command chain to be executed at the [option] tab.

- At connecting the emulator
- Immediately before downloading
- Immediately after downloading

4.4. Connecting & Disconnecting with the Emulator

The open (activation) or close (exit) of the HEW and/or workspace will determine the emulator and HEW connectivity.

The alternative method is to use the "session" control:

In HEW (Pure Debugger) environment with a toolchain, user is provided with two sessions

- Debug Session (linking with emulator)
- Release Session (no target)

Thus by switching between the sessions, the emulator can be connected & disconnected from the HEW.



4.5. Emulator Setting

The emulator setting, which consists of the system configuration & memory mapping, has to done before any emulation.

I File	: Edit	t View	Project	Options	Build	Debug	Memory	Tools	Window	Help
				Build	Phases	ş				
				Build	<u>C</u> onfig	urations.				
				Debu	ıg <u>S</u> ess	ions				
				<u>D</u> ebu	ıg Setti	ngs				
				<u>R</u> adi:	×			•		
				Emul	ator				<u>S</u> ystem	
									<u>M</u> emory Re	esource

Figure 4.4 Option - Emulator

4.5.1. Configure Platform

The configure platform enables the user to set their target device and mode at startup.

To setup the system configuration:

□ From the <u>Options menu</u>, choose <u>Emulator</u>, <u>System</u>... or click on the following icon on the Toolbar:

†÷

□ The following Configure Platform dialogue will appear:

- CPU —		
Device	H8/38024	🔲 Standalone Flash
Mode :	32Kbyte ROM, 1024byte RAM	
Clock :	9.8304MHz	
		 ОК
Driver:	Serial Driver Change	Cancel

Figure 4.5Target Configuration Dialogue Box

The user has the option of using standalone flashing by enabling the Standalone Flash in the Control option.



4.5.1.1. Standalone Flash

Standalone Flashing downloads the user target program directly into the memory. Monitor program would not reside in the memory and hence no debugging is available if this option is used. This option should only be used when the user has finalized his/her user target program and wants to run it on the CPU Board.

Configure Pla	atform		<u>?</u> ×
Mode:	H8/38024 32Kbyte ROM, 1024byte RAM 9.8304MHz	Control Standalone Flash	
Driver: S	Serial Driver Change		OK Cancel

Figure 4.6Enabling Standalone Flash option

Click on the check box and click OK to enable standalone flashing.

When user downloads the selected object file, the following dialogue box would appear, prompting the user to switch to Boot Mode to download the user target program.

1) Set Jumper JP9 to "BOOT MODE" position 2) Press S1 (RST SW) Once Press "Close" for other Downloads Close	Download User Target Program in "BOOT MODE" Do the following steps: 1) Set Jumper JP9 to "BOOT MODE" position 2) Press S1 (RST SW) Once Press "Close" for other Downloads	
---	---	--

Figure 4.7 Dialogue box for downloading user target program

After downloading the user target program, the dialogue box would prompt the user to switch to User Program Mode to run the user target program. The user can either click YES to exit HEW or click NO to re-download the user target program or Flash monitor Program.



Do the following steps: 1) Set Jumper JP9 to "USER MODE" position 2) Press S1 (RST SW) once to run Standalone Click on "Yes" to quit HEW and Click on "No" for other options Yes No	 Set Jumper JP9 to "USER MODE" position Press S1 (RST SW) once to run Standalone Click on "Yes" to quit HEW and 	ДР7
--	--	-----

Figure 4.8 Dialogue box for running user target program

NOTE: After pressing the reset switch when jumper JP9 is in the User Mode position, the user target program will run in standalone mode, that is, no connection to HEW is required to run the user target program, no debugging is available to user.



4.5.2. Memory Mapping

Once the device and operating mode are selected, the default memory mapping will be set. The main objective of memory mapping is to ensure that the emulator has the correct internal memory (Internal ROM, RAM, IO) access.

To display the current memory mapping:

□ From the *Options* menu, choose *Emulator*, *Memory resource*... or click the Open memory mapping button in the toolbar:

ų.

The memory mapping is shown in the following figure:

Туре:			
Memory		-	
From To	Mapping		
00000 07FFF 08000 0F01F 0F020 0F02B 0F02C 0F73F 0F740 0F74F 0F750 0F77F 0F780 0FFFF	On Chip Read-only On Chip Guarded On Chip Read-write On Chip Guarded On Chip Read-write On Chip Guarded On Chip Read-write		Close Add Modify Rieset

Figure 4.9 Memory Mapping Dialogue Box



Alternatively, the CPU memory map can be viewed from the status window:

□ From the *View* menu, choose *CPU* then *Status*, or click the View Status button in the toolbar:

F

□ Select the Memory tab in Status window to show the Memory Mapping configured:

Status		×
Item	Status	
CPU Memory Map:	Address Range & Type	
	00000000-00007FFF On Chip Read-only	
	00008000-0000F01F On Chip Guarded	
	0000F020-0000F02B On Chip Read-write	
	0000F02C-0000F73F On Chip Guarded	
	0000F740-0000F74F On Chip Read-write	
	0000F750-0000F77F On Chip Guarded	
	0000F780-0000FF7F On Chip Read-write	
	0000FF80-0000FFFF On Chip Read-write	
Program Name	Memory Loaded Area	
•		
Memory A Platform) Events /	

Figure 4.10 Target Memory Configuration Dialogue

NOTE: CPUBD Memory Map is for display and information purpose, user cannot configure it.

The following explains the target memory configuration dialogue:

- CPU Memory Map: Display the memory configuration of the specific target
device selected.Program Name: Display the Downloaded Module's name (User Target
 - : Display the Downloaded Module's name (User Targe Program) and the memory space that it has occupied



4.6. Viewing of Program

Programs can be viewed as

- Source Code level (C or assembly-language)
- Disassembly level (assembly-language)

4.6.1. Source Code level

Users may double-click on the file located in the workspace window to open and view the source code. However this is merely in "editor" point of view. Users have to download the code to the emulator. Once the code is downloaded, user can observe that "address values" have appeared in the source address column of the source file.

NOTE:

When a break condition occurred during a running program, HEW will open up the source code or disassembly window.

1. If the source code information is not available, the disassembly window will be opened.

2. If the downloaded project is a Elf/Dwarf2-based file, and the project has been moved from its original path, the source file may not be automatically found. In this case, HEW will open a source file browser dialogue box to allow user to manually locate the file.

🚸 3001_tut.c		
0x00000800 0x0000804 0x0000836 0x0000808 0x0000810 0x0000816 0x0000820 0x0000826 0x0000830	<pre>main() { count = 0; for (; ;){ sort(section1, NAME); count++; sort(section1, AGE); count++; sort(section1, ID); count++; } }</pre>	
0x00000838 0x00000842	<pre>void sort(list, key) struct namelist list[]; short key; { short i,j,k; long min; char *name; struct namelist worklist;</pre>	▼ ►

Figure 4.11 Source Level

Information available:

Corresponding address for source file
 PC location
 Bookmark
 Breakpoint



4.6.2. Disassembly level

User can open the disassembly window:

□ Choose *Disassembly* from the *View* Menu, or right click on the source window, and select *Goto Disassembly*

🚸 Disassembly				_ 🗆 🗵
-	99E0 9911 9900FC00 5528 9960 9800 99E0 99010001	SUB.W MOV.W SUB.W MOV.W BSR MOV.W ADDS.W MOV.W MOV.W	#H'FC54,R6 R0,R0 R0,@R6 R1,R1 #H'FC00,R0 @_sort:8 @R6,R0 #1,R0 R0,@R6 #H'0001,R1 #H'FC00,R0	<u> </u>
0000081E 5 00000820 6 00000822 0 00000824 6 00000826 7 0000082A 7 0000082A 7 0000082E 5	960 1800 980 9010002 900FC00		@_sort:8 @R6,R0 #1,R0 R0,@R6 #H'0002,R1 #H'FC00,R0 @_sort:8	

Figure 4.12 Disassembly Window



4.7. MCU related information

User can be monitor & control the MCU information under the view menu.

🧇 File - Edit	View Project Options	Build Debug	Memory Tools	Window Help	
	📐 Command Line	Ctrl+L			
	🈋 TCL Toolkit 🛛 Ct	rl+Shift+L			
	Workspace	Alt+K			
	Dutput	Alt+U			
	🛃 Disassembly	Ctrl+D			
	<u>C</u> PU	•	R1 Registers	Ctrl+R	
	<u>S</u> ymbol	+	🗾 Memory	Ctrl+M	
	Code	•	IO IO	Ctrl+I	
			🛱 Stat <u>u</u> s	Ctrl+U	

Figure 4.13 View – CPU

4.7.1. Registers

User can access these registers directly through the Register windows during break mode only.

Register Register Value R0 H'0C64 R1 H'0C64 R2 H'0000 R3 H'0000 R4 H'0000 R5 H'0000 R6 H'0000 R7 H'FF7E PC H'0808 CCB H'04	
R1 H'0C64 R2 H'0000 R3 H'0000 R4 H'0000 R5 H'0000 R6 H'0000 R7 H'FF7E PC H'0808	RO H'OC64
R2 H'0000 R3 H'0000 R4 H'0000 R5 H'0000 R6 H'0000 R7 H'FF7E PC H'0808	
R3 H'0000 R4 H'0000 R5 H'0000 R6 H'0000 R7 H'FF7E PC H'0808	R1 H'0C64
R4 H'0000 R5 H'0000 R6 H'0000 R7 H'FF7E PC H'0808	R2 H'0000
R5 H'0000 R6 H'0000 R7 H'FF7E PC H'0808	R3 H'0000
R6 H'0000 R7 H'FF7E PC H'0808	R4 H'0000
R7 H'FF7E PC H'0808	R5 H'0000
PC H'0808	R6 H'0000
	R7 H'FF7E
CCR H'04 -07	PC H'0808
	CCR H'04 -0Z

Figure 4.14 Register



4.7.2. Memory

Users will have to set a pre-defined address range to be monitored, before user can access the memory through the memory windows. The memory window will not refresh constantly by itself. The access methodology is different when emulation is in different mode (Run or Break). More memory functions are explained in Memory manipulation.


ormat	<u>?</u> ×	Memory						_		_	_	_
<u>B</u> egin:	OK	Address	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9
	<u><u> </u></u>	0x00000800	01	10	6D	F2	01	00	6B	23	00	FF
H'00000800	Consel	0x00000810	7A	02	00	FF	C4	20	lF	Al	43	06
End	<u>C</u> ancel	0x00000820		Bl	OA	83	01	00	6B	AЗ	00	FF
ind:	_	0x00000830		73	54	70	7A	05	00	FF	C4	24
H'000008FF		0x00000840		00	69	CO	19	11	OF	DO	55	24
		0x00000850		01	00	01	OF	DO	55	16	69	40
Format:		0x00000860		02	OF	DO	55	08	69	40	0B	50
Byte (x1)		0x00000870		F2	01	20	6D	F4	79	37	00	16
		0x00000880 0x00000890		60 60	02 02	5A 4A	A9 5A	00 00	47 0A	10 16	A9 19	01
Display Value As:		4	58	60	02	4A	SA	00	UA	10	19	44
	-											
ANSI character	·											
Bytes <u>C</u> ount For One Line:												
16 Byte	·											
	-											

Figure 4.15 Set Memory

4.7.3. I/O

The IO window provides an easy access to MCU IO registers. The Address & Data values of respective peripherals & MCU control registers are displayed in the IO window.

Name	Address	Value	Access	
🗄 📄 Asynchronous_Event				
🖃 🚭 Serial_Communicati				
🗄 💼 Serial_P_Ctl_Reg3	0000FF91	Н'ЕЗ		
🗄 💼 Serial_Mode_Reg3	0000FFA8	Н'ОО		
🗄 🚞 Bit_Rate_Reg3	0000FFA9	Н'03		
🗄 📄 Serial_Ctrl_Reg3	0000FFAA	Н'70		
🗄 💼 Timer_A				
🕂 💼 Timer_F				
∃… inter_inter_inter_inter				
🗄 📄 A/D_Converter				
🗄 📄 I/O_Ports				
🗄 📄 10-Bit_Pulse_Width				
🗄 📄 10-Bit_Pulse_Width				
표 📄 Watch_Dog_Timer				
🗄 📄 System_Ctrl				





4.7.4. Status

The status window uses three different tabs to monitor the emulator setting.

4.7.4.1. Status - Memory

The memory tab display

- the available memory setting for the selected target device & mode.
- the address range where the User Target Program is loaded

00000000-00007FFF On Chip Read-only 00008000-0000F01F On Chip Guarded 0000F020-0000F02B On Chip Read-write 0000F02C-0000F73F On Chip Guarded 0000F740-0000F74F On Chip Read-write 0000F750-0000F77F On Chip Guarded 0000F780-0000FF7F On Chip Read-write	Item	Status
00008000-0000F01F On Chip Guarded 0000F020-0000F02B On Chip Read-write 0000F02C-0000F73F On Chip Guarded 0000F740-0000F74F On Chip Read-write 0000F750-0000F77F On Chip Read-write 0000F780-0000FF7F On Chip Read-write 0000FF80-0000FFFF On Chip Read-write 0000FF80-0000FFFF On Chip Read-write 1.t\Debug\3001_tut.abs H'0000000 - H'00000001 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431	CPU Memory Map:	Address Range & Type
0000F020-0000F02B On Chip Read-write 0000F02C-0000F73F On Chip Guarded 0000F740-0000F74F On Chip Read-write 0000F750-0000F77F On Chip Read-write 0000F780-0000FF7F On Chip Read-write 0000FF80-0000FFFF On Chip Read-write 0000FF80-0000FFFF On Chip Read-write 1.t\Debug\3001_tut.abs H'0000000 - H'00000001 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		00000000-00007FFF On Chip Read-only
0000F02C-0000F73F On Chip Guarded 0000F740-0000F74F On Chip Read-write 0000F750-0000F77F On Chip Read-write 0000F780-0000FF7F On Chip Read-write 0000FF80-0000FFFF On Chip Read-write 0000FF80-0000FFFF On Chip Read-write 1.t\Debug\3001_tut.abs H'0000000 - H'00000001 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'0000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		00008000-0000F01F On Chip Guarded
0000F740-0000F74F On Chip Read-write 0000F750-0000F77F On Chip Guarded 0000F780-0000FF7F On Chip Read-write 0000FF80-0000FFFF On Chip Read-write rogram Name Memory Loaded Area t\Debug\3001_tut.abs H'0000000 - H'00000001 t\Debug\3001_tut.abs H'0000008 - H'00000013 t\Debug\3001_tut.abs H'0000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'0000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		0000F020-0000F02B On Chip Read-write
0000F750-0000F77F On Chip Guarded 0000F780-0000FF7F On Chip Read-write 0000FF80-0000FFFF On Chip Read-write rogram Name Memory Loaded Area t\Debug\3001_tut.abs H'0000000 - H'00000001 t\Debug\3001_tut.abs H'0000008 - H'00000013 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		0000F02C-0000F73F On Chip Guarded
0000F780-0000FF7F On Chip Read-write 0000FF80-0000FFFF On Chip Read-write rogram Name Memory Loaded Area t\Debug\3001_tut.abs H'00000000 - H'00000001 t\Debug\3001_tut.abs H'0000008 - H'00000013 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		0000F740-0000F74F On Chip Read-write
0000FF80-0000FFFF On Chip Read-write rogram Name Memory Loaded Area t\Debug\3001_tut.abs H'00000000 - H'00000001 t\Debug\3001_tut.abs H'0000008 - H'00000013 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		0000F750-0000F77F On Chip Guarded
rogram Name Memory Loaded Area t\Debug\3001_tut.abs H'00000000 - H'00000001 t\Debug\3001_tut.abs H'00000008 - H'00000013 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'0000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		0000F780-0000FF7F On Chip Read-write
t\Debug\3001_tut.abs H'00000000 - H'00000001 t\Debug\3001_tut.abs H'00000008 - H'00000013 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'00000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431		0000FF80-0000FFFF On Chip Read-write
t\Debug\3001_tut.abs H'00000008 - H'00000013 t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'00000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431	rogram Name	Memory Loaded Area
t\Debug\3001_tut.abs H'00000016 - H'00000021 t\Debug\3001_tut.abs H'00000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431	.t\Debug\3001_tut.ab	s H'00000000 - H'00000001
t\Debug\3001_tut.abs H'00000024 - H'00000029 t\Debug\3001_tut.abs H'00000400 - H'00000431	t\Debug\3001_tut.ab	s H'00000008 - H'00000013
t\Debug\3001_tut.abs H'00000400 - H'00000431	t\Debug\3001_tut.ab	s H'00000016 - H'00000021
	t\Debug\3001_tut.ab	s H'00000024 - H'00000029
t\Debug\3001_tut.abs H'00000800 - H'00000CBF	t\Debug\3001_tut.ab	s H'00000400 - H'00000431
	t\Debug\3001_tut.ab	s H'00000800 - H'00000CBF

Figure 4.17 Status – memory window



4.7.4.2. Status - Platform

This platform tab shows the current emulation condition

- Target device
- CPU
- Run Status
- Break Cause

Status		×
Item	Status	▲
Connected To	38024F CPU Board	
СРО	H8/300L	
Run Status	Ready	
Break Cause	User Break	
Memory)	Platform Events /	

Figure 4.18 Status – Platform window

4.7.4.3. Status - Events

The events tab shows the usage of

- PC Breakpoints

Figure 4.19 Status – Events window



4.7.4.4. Symbol

This enables easy monitoring of declared variables in the assembly or C files. If debug information is not included, the Watch and Locals sub menus will not appeared.




Figure 4.20 View - Symbol

4.7.4.5. Label

When debug information is included, detail of all labels will be displayed in the Label window. User can add new label into the window for simple reference too.

Labe	2 I		×
вР	Address	Name	▲
	H'00000400	_PowerON_Reset	
	H'00000414	_INT_IRQO	
	H'00000416	_INT_IRQ1	
	H'00000418	_INT_IRQAEC	
	H'0000041A	_INT_IRQ3	
	H'0000041C	_INT_IRQ4	
	H'0000041E	_INT_WKPO_7	
	H'00000420	_INT_TimerA	
	H'00000422	_INT_Counter	
	H'00000424	_INT_TimerC	
	H'00000426	_INT_TimerFL	
	H'00000428	_INT_TimerFH	
	H'0000042A	_INT_TimerG	
	H'0000042C	_INT_SCI3	•
•			► //


Figure 4.21 Label

NOTE: When a label value matches an operand, the corresponding instruction's operand is replaced by the label. If two or more labels have the same value, the earlier label (alphabetical order) will be displayed.



4.7.4.6. Watch

User will have to add the variables into the watch window.





NOTE: The variables can be displayed only if debug information is included in the absolute file (abs)

- The variables have not been excluded after the complier optimization
- The variables are not cleared as macro.




4.7.4.7. Local

The Local variables will appear in the Locals window when user code has break/stop at a sub-routine.

NOTE: Local variables are temporary data stored in stack. Therefore it can only be viewed when execution stops within a routine.

Name	Value	Туре	
🛨 🔤 list	0xfc00 { R0 }	(struct namelist*)	
······· key	H'0000 { R1 }	(short)	
i	Not available now.		
i	Not available now.		
k	Not available now.		
······ min	Not available now.		
± name	0x0000 { R2 }	(char*)	
⊞ worklist	{ 0xff5a }	(struct namelist)	



Tooltip watch - place the cursor at the variable and the general information of the variable will appear.

#3001_tut.c		_D×
0x00000838	<pre>void sort(list, key) struct namelist list[];</pre>	-
0x00000842	<pre>short key; { short i,j,k; long min; char *name; struct namelist worklist;</pre>	
0x0000084a 0x0000086a 0x00000870	<pre>switch(key){ case NAME : for (i = 0 ; *list[i].name != 0 ; i++){ name = list[i].name;</pre>	
0x0000087e 0x00000882 0x00000886 0x0000089c 0x000008aa	<pre>k = i; for (j = i+1 ; *list[j].name != 0 ; j++){ if (strcmp(list[j].name , name) < 0){ name = li 0xfc00 k = j; }</pre>	
0x000008c0	} worklist = list[i]; list[i] = list[k];	- -

Figure 4.24 Tooltip



4.7.5. Break Functions

Various breakpoints setting are discussed as follows.




Figure 4.25 View Code

Breaks are events used to intercept the normal program execution when a specific condition is matched. There are two types of break in the CPUBD, hardware and software break.

For Hardware Event break, the preset break condition will cause the break event to occur after an instruction is executed. For Software PC break, the break condition causes the break event to occur before the break condition.

	Types of Break	Description
1	PC Break (Software Break)	A break occurs at the program address specified by PC Break window. The instruction at this address is replaced with a system instruction before the execution of code. If a PC breakpoint is detected, the emulation stops at the specified address before executing the subsequent instruction.
2	User Break (Hardware Break)	There are 3 scenarios when a hardware break occurs: Pressing the ESC key of the host PC Pressing STOP button of HEW Pressing reset switch of CPUBD





4.7.6. Stack Trace

The Stack Trace window can be selected if only debug information has been supplied. Stack Trace window shows the function call history.

Kind	Name	Value
F	<pre>sort(struct namelist*,short)</pre>	{ OxOae2 }
Р	list	Oxfc00 { R6 }(struct namelist*)
Р	key	H'0000 { R1 }(short)
L	i	H'0005 { R4 }(short)
L	j	H'O
L	k	H'0
L	min	H'0
L	name	0x000e { R2 }(char*)
L	worklist	{ Oxff2a }(struct namelist)
F	main()	{ 0x0810 }

Figure 4.26 Stack Trace

The following items can be displayed:

Kind Indicate the symbol type

- F: Function
- P: Function parameter
- L: Local variable

Name Indicate the symbol name

Value Indicate the value, address and symbol type

At default, the function parameter and local variable are not displayed.

To enable all the items, right click in the Stack Trace window and select View Setting....



4.8. MCU memory manipulation

General supported functions are

- fill
- refresh

Memory Data display format can be in

- Byte (x1)
- Word (x2)
- Long (x4)
- Double (x8)

Memory value display format can be in

- ANSI character
- unsigned char
- signed char

🧼 File 🛛 Edit	: View	Project	Options	Build	Debug	Memory	Tools	Window	Help	
						Searc	:h			
						Comp				
						Comp	are			
						∯ <u>F</u> ill ≰ Iest. <u>R</u> efre				
						繑 Iest.				
						<u>R</u> efre	sh			
						Confi	gure <u>O</u> v	verlay		

Figure 4.27 Memory Functions



4.9. Execution of MCU Code

The MCU executes the user code either in "RUN" or "STEP" modes.

I File	Edit	View	Project	Options	Build	Debug	Memory	Tools	Window	Help
						≣† Res	et CP <u>U</u>			
						≣↓ <u>G</u> o			F5	
							et Go	Shi	ift+F5	
						Et Go t	to <u>⊂</u> ursor			
						$\mathbf{I}_{_{PC}} \; Set$	<u>P</u> C To Cur:	sor		
						Run	i			
							p <u>I</u> n		F11	
						🔂 Step	p O <u>v</u> er		F10	
						{} Step	p <u>O</u> ut	Shift	t+F11	
						Step				
						Step	p <u>M</u> ode		<u> </u>	✓ A <u>u</u> to
						🚥 <u>H</u> alt	: Program		Esc	<u>A</u> ssembly
						Initi	iali <u>z</u> e			Source
							:onnect			
								L.I		
							vnload Mod oad Mod <u>u</u> le			
						Unit	ай мой <u>й</u> е	5		

Figure 4.28 Debug Functions

4.9.1. Reset CPU

When RESET CPU command is activated, the following actions will take place,

РС	=	Power on Reset vector value
ER7	=	H'FF7E
ER0-6	=	H'00000000
CCR	=	H′00

The microcomputer is reset.

i.e all internal peripherals registers will be at default state.



4.9.2. Go, Reset Go, Goto Cursor, Set PC to Cursor, Run...

Near Real-time execution [Debug] by the MCU based on the user setting. These commands will cause the HEW Debugger to steal a cycle from the running chip, in order to probe a response from the MCU to verify that the communication link between the PC and CPUBD is still active.

NOTE: [Go To Cursor] will not halt if the running program never executes the code at the cursor. Stopping of the execution is possible via [ESC] key, pressing the RESET switch on the CPUBD or STOP button of HEW.



4.9.3. Step Functions

There are four types of Step Functions:

- Step-In,
- Step-Out &
- Step-Over.
- Step...
- Step Mode (Auto, Assembly and Source)

Single Step executes the instruction at the current program counter. If an interrupt is asserted, the interrupt service routine will not be serviced unless a "Go" command is issued.

Step-In will execute a single instruction only. For C source file, a single step will execute a "single C source code"; whereas for an assembly file, a single step will execute a single assembly instruction code.

Step-Out executes till it has branched out of the current routine. It is used to perform stepping to exit from the subroutine. Instructions in the subroutine function will be executed and PC will be set to the line of code after the subroutine return instruction RTS.

Step-Over executes a function call (and any function call called by the function) and halt at the next instruction.

Step... will execute multiple Step-in as specified by the user. The delay enables a visual view of the code running sequence.

Step Program 🙎 🔀
<u>S</u> teps:
H'00000001
Delay (seconds)
1 - 2.5 seconds
☐ Step O <u>v</u> er Calls
Source Level Step
OK Cancel

Figure 4.29 Step program



Step Mode setting configures how the step instruction operates.

Image: Halt Program Assembly Source Source	Step <u>M</u> ode	۲	 Auto
	🕮 <u>H</u> alt Program	Esc	

Figure 4.30 Step Mode

- *Auto:* The execution mode will depend on the active window. i.e. when step instruction is activated in a C Source window, a C-source level step will be invoked.

- *Source:* When Step instruction is executed, user will see a C-source level step. i.e. a series of assembly code is run in the background.

- *Assembly*: When step is executed, the current assembly code located at current PC will be executed. The disassembly window will pop up if the current window is a C source window.



4.10. C-source Level Debugging

If user compiles and links the code (when a toolchain is used) with the Debug option enabled, the ELF/DWARF2 (.abs) file with the debugging information is generated.

This enables user to debug the code in C-source level i.e.,

- Display code in C source level,
- Step in, out & over code in C source level,
- View label,
- Go To label (address),
- View local
- Instant/add watches (local and user defined)
- Stack Trace

In other words, C-source Level debugging is only available when a ELF/DWARF2 (.abs) file is downloaded. User would not be able to perform debugging if other file formats like S-Record, Intel Hex and Binary are used.



Section 5. Usage Precautions

Users may need to observe several constraints while operating the CPUBD. They are described as below:

5.1. Corruption of Monitor Software

The monitor software occupies predefined locations in the flash memory area as the user program. Due to unforeseen reason, user might access to this area and corrupt the monitor code. As a result, debugging on the CPUBD could not performed and loss of communication between HEW and CPUBD.

Please refer to the *Appendix B* – H8/38024F *Memory Map* to take note of the area occupies by the monitor code.

5.2. Interrupt

Users, who want to perform debugging operation on the CPUBD, must enable the interrupt.

The example provided below, would result in a loss of communication between HEW and CPUBD.

Referring to the following code, after single stepping the line, *set_imask_ccr(1)*;, I bit is set to '1', disabling interrupts.

Therefore, if another single step is performed, SCI3 interrupt would not occur and HEW will timeout and a dialogue box "Error in communication" will be displayed as follow:-

```
set_imask_ccr(1);
light_LED();
```

5.3. Timing Issues

Execution time to complete an interrupt subroutine must not be longer than 3sec, else HEW will timeout and a dialogue box "Error in communication" will be displayed. If the frequency of interrupts generated is less than 300msec, MCU will not be able to respond to the SCI3 interrupt sent by HEW. This will also cause HEW to timeout.

The following shows the timing diagram when using HEW.

← HEW ► ← ←	Available to User	HEW S Contor	Available to User	>
~300 ms	≈ 3 seconds	≈300 ms	≈ 3 seconds	

Figure 5.1 Timing diagram of HEW



5.4. Watchdog timer

Watchdog timer must not be used to generate an internal reset when performing debugging operation. This is because when counter in watchdog timer overflows, a signal is generated, resetting the MCU. At this instance, if HEW performs a debug operation, the operation will not be completed as the MCU has been reset. This will result in a timeout in HEW.

5.5. Software Breakpoint

- **User shall not set a software breakpoint in the following address:**
 - An area other than the flash memory or RAM
 - An area of address H'6A00 to H'7FFF [Monitor code resident]
 - An area of address H'F780 to H'FB7F [Monitor work area]
- **User shall not set any breakpoints in the interrupt service routines.**
- □ When execution resumes from the breakpoint address, single-step execution is performed before execution resumes.

5.6. Step

- □ Step function (step in, step out and step over) is a simulated operation in the CPBD. It is not implemented by the conventional hardware break mechanism.
- □ No interrupts will be serviced during stepping.
- □ Do not step into interrupt service routines as interrupts will be masked and HEW cannot communicate with the CPUBD.
- □ Stepping of SLEEP instructions are not allowed in HEW. User needs to use "Go to cursor" in order to proceed to the next instruction.



5.7. Power-Down Modes

User must not place the MCU in any of the following power-down modes when performing debugging operation:

- □ Watch Mode
- □ Sub-active Mode
- □ Subsleep Mode
- □ Software Standby Mode

Serial Communication function is disabled/ reset in these modes, hence HEW is unable to communicate with the CPUBD.

5.8. SCI3

If debugging operation is required, user is not allowed to make use of SCI3 in his/her program because SCI3 is used by HEW to communicate with the CPUBD.

5.9. E10T /E7 Interface

When interfacing with E10T/ E7, the following limitations have to be observed:

- □ The Port 9 pin 5 is not available for use because it is dedicated to E10T/ E7.
- □ The Port 3 pin3, Port 3 pin 4, and Port3 pin 5 are also not available for use. To use these pins, additional hardware is required on the user's board.
- □ When E10T/ E7 emulator is used, the Port 9 pin 5 is designated as I/O, the Port 3 pin 3 and Port 3 pin 4 pins are designated as input, and the Port 3 pin 5 is designated as output.
- □ User is prohibited from accessing the address regions, H'7000 to H'7FFF because E10T/ E7 emulator uses them.
- Access to address regions, H'F780 to H'FB7F is prohibited.

5.10. Other Constraints

- □ When viewing memory content in HEW, user may access to memory area above the available memory area on H8/38024F MCU. This is because the H8/38024F MCU has only 64K address space so the top bits of any address above 16 bits are ignored. This results in address error if data is written to these wrong addresses.
- □ User must be aware that they are not allowed to place the MCU into hardware standby mode as this condition is exited by reset interrupt only. This would restart the monitor software, and <u>DESTROYS</u> the current context of the user target program. Sleep mode and software standby mode may be entered, but may not be exited by the use of the reset interrupt for the same reason mentioned.
- □ When SLEEP instruction is executed, the MCU is unable to stay in SLEEP mode as HEW will send data via SCI3 and wake up the MCU.



Section 6. Hardware

The CPUBD comprises of the following blocks:

- H8/38024F Micro-controller
- Power Supply circuitry
- Clock circuitry
- Reset circuitry
- Serial Communication block [via SCI3]
- LEDs
- Boot Mode Enable
- E10T/ E7 Emulator Interface
- External User Interface

6.1. H8/38024F Micro-controller

The H8/38024F series has a system-on-chip architecture that includes peripheral functions and can be used as embedded microcomputer in application systems. Its on-chip ROM offers flexibility as it can be reprogrammed in no time to cope with all situations from early stages of mass production to full-scale mass production. Users reconfiguring processor I/O ports are cautioned that pull-up resistors may be needed for proper operation in some configurations.

6.2. Power Supply Circuitry

The power supply circuitry supplies the DC power to the CPUBD from an external power supply. This is also known as the system DC power. The CPUBD either accepts +5V DC or +9V DC voltage. This power input is further stepped down to +3.3V DC that is acceptable by the MCU. In addition, user can select the source of power supply to the MCU via a jumper selection between the system power supply or from a target system.

6.3. Clock Circuitry

The clock circuitry comprises of a quartz crystal of 9.8304MHz, system clock oscillator and a system clock divider. The system clock divider halved the input clock from the quartz crystal [via OSC1 & OSC2]. A sub clock is also provided by a quartz crystal of 32.768KHz on the CPUBD.

6.4. Reset Circuitry

The reset circuitry comprises of RC circuit and a push button, S1 also known as the RST SW. During power-on, the RC circuit asserts a reset signal to MCU to reset the MCU. If the RST SW, S1, is pressed, a reset signal of approximately 20msec. duration is generated to allow proper reset to be performed.



6.5. Serial Communication Block [via SCI3]

The CPUBD supports a three-wire serial channel using the on-chip serial communication channel [SCI3] on the H8/38024F. SCI3 is used, both to flash the device using a flash programming software and to connect to HEW. If neither flashing nor debugging with HEW is required, then the serial channel is available to user. The SCI3 port provides transmit and receive signals to the RS3232 transceiver device on the board. The transmit and receive signals from the transceiver device is then connected to the 9-pin D-type connector, P1 on the CPUBD. The RS3232 transceiver device translates the RS232 signals to logic levels and vice versa.

6.6. FLASH ROM & RAM

The H8/38024F does not have any interface to external memory; it could only be used in single chip mode. The chip has 32Kbytes of FLASH ROM and 1Kbytes of RAM for user. If debugging by user is necessary, a monitor software would be downloaded together with the user program. A total of 6 Kbytes of FLASH ROM and 1 Kbytes of RAM must be reserved for the monitor software.

6.7. LEDs

There are two Red LEDs on the CPUBD available to user. LED D3 can be driven by port 9 bit 3 of the H8/38024F. This can be selected by a jumper selection of the JP8 header, see section 2.5.3.

The second LED D4 can be driven by port 9 bit 2 of the H8/38024F. This can be selected by a jumper selection of JP8 header, see section 2.5.3.

Note that a LOW output level from H8/38024F will set the LED ON and a HIGH output level would set the LED OFF.

6.8. Boot Mode Enable

Boot Mode is necessary to flash the FLASH kernel software and monitor software or user program if required into the FLASH ROM when the CPUBD is placed into Boot mode. This is done via the Boot Mode Enable jumper selection, JP9. Boot mode is required at the Power-On stage only. For the jumper selection, see section 2.5.2.

6.9. E10T/ E7 Interface

Interface the CPUBD to E10T/ E7 emulator is only allowed when the E10T/ E7 Enable jumper selection, JP9 & JP10 on the CPUBD are set. See section 2.5.5.

This interface allows user to extend the debugging function of the CPUBD if an E10T/ E7 emulator is available.



6.10. External User Interface

The external user interface makes all H8/38024F signals available to user. These signals are connected to the following connectors.

- Four 2x10-pin connector [JP1 ~ JP4]
- Two 2x30-pin socket connector [CON1, CON2]

The four 2x10-pin connectors [JP1~JP4] are placed closed to the H8/38024F QFP-80A on the CPUBD.

The two 2x30-pin socket connector [CON1, CON2] is placed to the edge of the CPUBD for ease of connection to an external system. These connectors should be mounted on the solder side.

Both connector types use commonly available 2.54mm [0.100inch] pitch male header and female socket with 0.635mm[0.025inch] square posts.

These connectors are all connected to the H8/38024F QFP-80A, and can be used to access the pins of the chip and labeled with reference to the actual chip QFP-80A pin-out.

In addition, jumper selection must also be made, see section 2.5.4.

See appendix *C*, appendix *D* for the pin assignment for JP1~JP4 and CON1, CON2.

NOTE: External interface should be powered by an independent power supply.



Section 7. Monitor Software

7.1. Introduction to Monitor software

The Monitor Software is a FLASH-resident debugging program hosted on the CPUBD. Monitor software may be used to download, run, and debug programs developed on a PC. The monitor software provides all the necessary control and communications to operate under the HEW. This allows users to perform high-level C debugging on the CPUBD.

Using the powerful debugging features of HEW, user may explore features of the H8/38024F microcontroller and the CPUBD by directly running sample programs.

The CPUBD comprises of limited RAM and is also a single chip micro-controller. To debug the user program, both the user code and the monitor software must be programmed into the FLASH ROM. The monitor software is built separately from the user program into S-record format. Without the monitor software flashed into the FLASH ROM of the micro-controller, no debug can be performed with the HEW software.

7.2. Program Development

The tutorial program which accompanied the CPUBD contain examples you may use as a basic reference code to explore and evaluate the architecture of the H8/38024F micro-controller.

When you install the High-Performance Embedded Workshop [HEW] with free Tiny/SLP tool-chain, user obtain faster turn-around-time for a complete design cycle from 'Code Entry' \rightarrow 'Compile' \rightarrow 'Linkage' \rightarrow 'Download S-record file to MCU' \rightarrow 'Execute User Program' \rightarrow 'Debug User Program' within an integrated environment (*HEW with 38024F pure debugger*).

7.3. Monitor software Requirements

The monitor software makes use of the following peripheral function and input/output pins of H8/38024F micro-controller, which cannot be used by user program during debugging. These are:

- SCI3 Port for communication to the PC running HEW
- IO Port 3 Pin 4
- IO Port 9 Pin 5



7.4. Mode Transition

The CPUBRD operates in two modes: Boot Mode and User Mode.

In Boot Mode, user can either download the monitor program or user target program (for Stand-alone flash operation).

In User Mode, monitor program is being executed. User target program can be downloaded for debugging purposes in User Mode.

The MCU loops in the Break Mode of the monitor program while waiting for commands from HEW.

To execute the downloaded user target program, user can either *Run at current program counter*, *Reset Go* or perform Step functions (*Step-In, Step-Over and Step-Out*). This will cause it to operate in the User Target Mode.

To terminate the User Run state, a break condition has to be asserted to bring the MCU to the Break Mode. This can either be a preset condition (e.g. PC Break, Event Break) or a force break condition (Hit ESC key or press STOP button). The MCU also returns to Break Mode automatically after completing Step functions.

Figure 5.1 illustrates the mode transition diagram.




Figure 7.1 Mode Transition Diagram



7.5. Using Monitor software

The monitor software is used with the CPUBD. A manual is supplied in PDF format on a CD-ROM covering installation and basic usage of the HEW.

All monitor software functions are accessed through the HEW graphical user interface and they are not accessible by user commands via the serial interface.

The following functions are supported by monitor software:

Program Download	 Supported file formats are: Elf/Dwarf2 Motorola S-Record SYSROF format
Breakpoint	- Only ONE breakpoint is allowed at a time when executing with the monitor software
Types of Execution	 Three execution modes: RUN mode STOP Single Step
Memory Read/Write	 Memory Write Memory Read Fill Memory
Register Read/Write	Read CPU RegisterWrite CPU Register
Others	 Mapping Read or Write I/O registers [I/O windows]

7.6. Interrupts used by the Monitor

The monitor uses several interrupts to communicate with the host PC and control user program execution.

The Following lists the interrupts reserved by the monitor, and their purpose:

Exception Source	Vector Number	Vector address
Reset	0	H'0000 to H'0001
Reserve	1	H'0002 to H'0003
SCI channel 3	18	H'0024 to H'0025



7.7. Breakpoints

The CPUBD allows multiple breakpoints to be assigned at a time when executing with the monitor software.

The breakpoint is controlled through software means, the line of code where the breakpoint is placed is NOT executed and the program stops at the same instruction where the breakpoint is set.

NOTE:

- □ When user inserts breakpoints, always use the 'Disassembly window'.
- **D** Beware of instruction pre-fetches after branch instructions.

A breakpoint inserted on a branch instruction halt on the line of code where the instruction branches. A breakpoint inserted on a line of code after a conditional branch such as *BNE* may never be triggered because the line of code may always be pre-fetched and thus not seen by the break control.



Section 8. FLASH Programming

For programming of the FLASH ROM, FLASH Kernel software is developed. This FLASH Kernel is downloaded together with the monitor software to the FLASH ROM at power on. It performs Write or Erase control program operation in Boot mode and User mode.

The MCU's serial communication port, SCI3 is used for flash programming and S-Record file format is used during flash programming.

Please refer to specific device manual to enter boot mode.

8.1. FLASH Programming the CPUBD

There are several methods to flash the CPUBD

- □ 38024F HEW (pure debugger)
- □ FDT version 2.1
- □ E10T/ E7 emulator for H8/38024F

While we had included in this manual about some 3rd parties tools to flash the CPUBD, however, the correct operation of the CPUBD with these 3rd party tools is limited to the software version mentioned in this manual.

In this context, only HEW is discussed, for other software, please refer to respective user manual.

Flash programming is performed in the HEW under the following modes:

- □ Boot mode the writing or erasing is performed in batches,
- □ User program mode the range of writing or erasing can be defined independently for each program block.

8.1.1. Boot Mode:

Boot Mode is necessary under the following operation:

- Upgrade or Recovery of monitor software
- □ Stand-alone flash operation of user program.

Hardware jumpers are required to be set accordingly to trigger MCU to enter boot mode. For jumper settings, please refer to section 2.5.2 "Boot Mode Selection Jumpers".

The sequence to trigger MCU into boot mode is described below:

- □ Short JP9 [1-3] and short JP10 [3-5 default]
- Dever-on the CPU Board
- □ Press RST SW to put MCU in the boot mode.

The boot program then start to transfers the write control program received from the host machine to the MCU internal ram. When the write control program has been received, the entire internal flash memory area is erased.



After entire flash memory has been erased, the execution transferred from the boot program to the write control program being transferred to the MCU's internal RAM, and the application program (Monitor program or user program) received from the host machine is written to the flash memory.

8.1.2. User Program Mode:


User Program mode is used only when the monitor program is resident in the flash memory.

Most of the time, user program mode is used to download user program and modify Flash memory content.


The advantage of using user program mode is no jumper setting needed and the range of writing or erasing can be defined independently for each program block (reduce programming time).

When monitor program is started, host machine sends flash memory command to MCU. The monitor program copies the write / erase control program into internal RAM, this is followed by having execution transferred to write / erase control program.

HEW sends address that needs to be programmed and the entire flash memory block is erased. The MCU starts receiving program data from HEW and write to the flash memory. After completing the flash programming, write / erase control program returns the execution control to the monitor program waiting for debugging command from HEW.



8.2. Operation during Programming Kernel Execution








Figure 8.2 Overview of User Program Mode



Section 9. Tutorial (3001_tut)

The following describes a simple debugging session, designed to introduce the main features of the CPUBD used in conjunction with the HEW (Pure Debugger) for CPUBD software.

The tutorial is designed to run in the CPUBD's Flash memory so that it can be used without connecting the CPUBD to any external user system.

User has to setup the CPUBD as stated in section 2 before the tutorial can begin.

9.1. Introduction

The 300l_tut is based on a simple Assembler / C program located in your installed directory "...\Tools\Renesas\DebugComp\Platform\Emulator\Evb38024F\300l_tut".

Before reading this chapter, ensure the followings would certainly ease the learning process:

- □ Setup the CPUBD and verify that it is working correctly with the HEW software (Pure Debugger) for CPUBD.
- User has to be familiar with the architecture and instruction set of the H8/300L Series MCU.

For more information please refer to the H8/300L Series Programming Manual and H8/38024F Series Hardware Manual.

Refer to H8S, H8/300 Series High-Performance Embedded Workshop 3 in your installed directory (install directory/Manuals/Renesas/PDFS/EH8HTU36.pdf) for more detailed information on using HEW.

9.2. Overview

This program is an infinite loop that sort elements based on NAME in the alphabetical order, and AGE and ID in the numerical ascending order.

The 300l_tut workspace is provided on the installation CD. A compiled version of the 300l_tut is provided in Motorola S-Record in the file 300l_tut.mot.



□ How the 300l_tut Program Works:

The first part of the program includes a series of header files:

```
#include "machine.h"
#include "string.h"
```

The program then gives prototypes for the constants, structures, and function initial values:

```
#define NAME
                 (short)0
#define AGE
                (short)1
#define ID
                 (short)2
#define LENGTH 8
struct namelist {
   char name[LENGTH];
   short age;
   long idcode;
};
struct namelist section1[] = {
   "Naoko", 17, 1234,
"Midori", 22, 8888,
   "Rie", 19, 7777,
"Eri", 20, 9999,
   "Kyoko", 26, 3333,
   "",
             Ο,
                     0
};
int count;
void sort();
```

Followed by the main program below.

```
main( )
{
    count = 0;
    for ( ; ; ) {
        sort(section1, NAME);
        count++;
        sort(section1, AGE);
        count++;
        sort(section1, ID);
        count++;
        }
}
```



```
The remainder of the program defines the functions called from main:
```

```
void sort(list, key)
struct namelist list[];
short key;
ł
 short i,j,k;
 long min;
 char *name;
 struct namelist worklist;
 switch(key) {
     case NAME :
         for (i = 0 ; *list[i].name != 0 ; i++){
            name = list[i].name;
            k = i;
            for (j = i+1 ; *list[j].name != 0 ; j++){
               if (strcmp(list[j].name , name) < 0){</pre>
                   name = list[j].name;
                   k = j;
                }
            }
            worklist = list[i];
            list[i] = list[k];
list[k] = worklist;
        break;
     case AGE
                 :
        for (i = 0 ; list[i].age != 0 ; i++){
            min = list[i].age;
            k = i;
            for (j = i+1 ; list[j].age != 0 ; j++){
    if (list[j].age < min){
        min = list[j].age;
    }
</pre>
                   k = j;
                }
            worklist = list[i];
            list[i] = list[k];
            list[k] = worklist;
        break;
     case ID
                 :
         for (i = 0 ; list[i].idcode != 0 ; i++){
            min = list[i].idcode;
            k = i;
            for (j = i+1 ; list[j].idcode != 0 ; j++){
    if (list[j].idcode < min){</pre>
                   min = list[j].idcode;
                   k = j;
                }
            }
            worklist = list[i];
            list[i] = list[k];
list[k] = worklist;
        break;
  }
}
```



9.3. Tutorial Setup

Open tutorial workspace in:

"install directory $Tools Renesas DebugComp Platform Emulator S001_tut".$

NOTE: On a first time loading of the tutorial, a dialogue box prompting the move of workspace from previous installed directory is displayed. Please click [YES] and the workspace would be configured to the current installed directory permanently.

The setup of HEW is detailed in section 3.

Thus these steps will not be fully illustrated in this section.

Before downloading a program to the CPUBD, check the following items and user target program (Download Module) to be debugged:

- Device type
- □ Memory map

NOTE: Refer to Section 4.5 for these emulation settings.

9.3.1. Downloading the tutorial Program

Once the emulation settings of the CPUBD have been setup, user can download the object program for debugging.

- □ First load the object file, as follows:
- □ Open the Debug Settings window by choosing *Options* menu and *Debug Settings*...
- □ Select Elf/Dwarf2 for the Default Debug Format.



Figure 9.1 Debug Settings with Load Object File Dialogue

- □ Click on the Add... button.
- □ Select the download Format to be the ELF/DWARF2.
- □ Click the Browse button and select the file '300l_tut.abs'.
- □ Click OK to exit from Download Module window and click OK again to exit the Debug Settings window.

Download Module	? ×	
0ffset: H'00000000	OK Cancel	
Elf/Dwarf2		
File <u>n</u> ame: :\Hew3\300l_tut\300l_tut\Debug\300l_tut.abs	B <u>r</u> owse	
Access size:		
Download debug information only		
Eerform memory verify during download		

Figure 9.2 Configure Load Object File Dialogue

A new folder, Download Modules, with the '300l_tut.abs' file is created in the workspace window.



Download the file into the memory as follows:

□ Right click on the '300l_tut.abs' in the workspace window and select Download module.





Figure 9.3 Download the Selected Object File

When the file has been downloaded, the Status-window Memory Tab will show the downloaded Memory Address.





9.3.2. Displaying the Program Listing

HEW (Pure Debugger) for CPUBD allows user to debug a program at source level, so that a listing of the program can be seen alongside the disassembled code. To do this, user needs to read in a copy of the source program from which the object file is compiled.

□ Choose *Reset CP<u>U</u>* from the *Debug* menu.

User will be prompted for the '*Resetprg.c*' source file corresponding to the loaded object file if HEW could not automatically locate the required file.




Figure 9.4 Source-window "Resetprg.c"

- □ Run the program until Address H'0000040c (Set breakpoint at H'0000040c and select Reset Go, see section 9.4).
- □ Single step (see section 9.6 for Single Step) again to Jump into the 3001_tut.c main program window



300l_tut.c <u> – – ×</u> "Naoko", "Midori", 17, 1234, 22, 8888, 19, 7777, . "Rie", "Eri", 20, 9999, "Kyokó", 26, 3333, O, 0 }; int count=0; const int Dumb= 1; void sort(); main() ¢{{ 0x00000800 0x00000804 0x00000836 0x00000808 count = 0; for (; ;){ sort(section1, NAME); 0x00000810 count++; sort(section1, AGE); 0x00000816 0x00000820 count++; 0x00000826 sort(section1, ID); 0x00000830 count++; } 3 0x00000838 void sort(list, key) struct namelist list[] • Þ

Figure 9.5 Source-window "3001_tut.c"

□ If necessary, choose *Format Views…* from the *Tools* menu to select a font and size suitable for your computer.

The above source-window has it font change to Courier New, 8-point font.

NOTE: If change of font or size did not take place in the window, close the window and re-open the file again.



9.4. Using Breakpoints

The simplest debugging aid is the program breakpoint (or PC breakpoint), it causes execution to stop when a particular point in the program is reached. You can then examine the state of the MCU and memory at that point in the program.

9.4.1. Setting a Program Count (PC) Breakpoint

The program window provides a very simple way of setting a program breakpoint.

For example, set a breakpoint at address H'00000808 as follows:

- □ Click once on the line containing address H′00000808 and right-click for the pop-up menu and select *Toggle Breakpoint* OR
- Click once on the line containing address H'00000808 and press F9.

A red dot will be displayed there to indicate that a program breakpoint is set at that address.




Figure 9.6 Setting a Breakpoint



9.4.2. Executing the Program

To run the program from reset:

Choose *Reset Go* from the *Debug* menu, or click the Reset Go button in the toolbar icon.

≣Q

The yellow arrow will appear on the read dot, indicating that the program is executed up to the breakpoint you have inserted.




Figure 9.7 Program Break



The message *Break* = *PC Break* is displayed in the status bar to show the cause of the break.

This can be viewed under Break Cause of the last break in the System Status window.

□ From the *View* menu, choose *CPU* then *Status*, or click the Status Window button in the toolbar:

驒

Status		<u>×</u>	
Item	Status		
Connected To	38024F CPU Board		
СРО	H8/300L		
Run Status	Ready		
Break Cause			
		•	
•			
A Memory	Platform / Events /		

Figure 9.8 System Status Window

The cause of last break line shows that the break was a User PC Break.



9.4.3. Reviewing the Breakpoints

The list of all the breakpoints set in the program can be viewed in the Breakpoints window.

□ Choose *Source Breakpoints* from the *Edit* menu, or click the Breakpoint Window button in the toolbar:

🚸 Break			<u> </u>
Enable	Type	Condition	Action
Enable	ΒР	PC=H'00000808(3001_tut.c/45)	Break
Enable	вр	PC=H'0000087E(3001_tut.c/67)	Break
Enable	вр	PC=H'00000924(3001_tut.c/81)	Break
Enable	BP	PC=H'0000094C(3001_tut.c/85)	Break
Enable	вр	PC=H'00000A04(3001_tut.c/98)	Break
•			•

Figure 9.9 Breakpoints Window

The Breakpoints window also allows user to perform the following:

- Define new breakpoints
- Delete existing breakpoints
- Disable existing breakpoints

□ Right-mouse click on a breakpoint in the Breakpoint-window to show the following pop-up:




Figure 9.10 Popup in Breakpoints Window



9.4.4. Examining MCU Registers

While the program is halted, you can examine the contents of the MCU registers. These are displayed in the Registers Window.

R1

Choose <u>CPU</u>: <u>Registers</u> from the <u>View</u> menu, or click the Registers Window button in the toolbar:

Register Register Value R0 H'0000 R1 H'000E R2 H'0000 R3 H'0000 R4 H'0002 R5 H'FF5A R6 H'FEA4 R7 H'FF4E	Register	
R1 H'000E R2 H'0000 R3 H'0000 R4 H'0002 R5 H'FF5A R6 H'FEA4	Register	Register Value
R2 H'0000 R3 H'0000 R4 H'0002 R5 H'FF5A R6 H'FEA4	RO	H'0000
R3 H'0000 R4 H'0002 R5 H'FF5A R6 H'FEA4	R1	H'000E
R4 H'0002 R5 H'FF5A R6 H'FEA4	R2	H'0000
R5 H'FF5A R6 H'FEA4	23	H'0000
R6 H'FEA4	24	H'0002
	25	H'FF5A
R7 H'FF4E	26	H'FEA4
	87	H'FF4E
PC H'0808	PC	H'0808
CCR -0Z	CCR	-0Z

Figure 9.11 CPU Registers Window

As expected, the value of the program counter (PC) is the same as the position of the yellow arrow, H'00000808.

The registers' values can be changed from the Registers window by double-clicking on respective registers in the Registers window.

The Register-PC dialogue box allows you to edit the value.

Register - [PC]
Value: OK ₩10808 OK Set As: Cancel Whole Register ▼

Figure 9.12 Changing Register Value



9.5. Examining Memory and Variables

The behavior of a program can be monitored by examining the contents of an area of memory, or by displaying the values of variables used in the program.

9.5.1. Viewing Memory

The contents of a block of memory can be viewed in the Memory Window.

For example, to view the memory corresponding to the array section1 in ASCII:

- Choose <u>CPU</u>: <u>Memory</u>... from the <u>View</u> menu, or click the Memory Window button in the toolbar:
- □ Enter "_section1" (a label valid only after downloading of Download Module- .abs file) in the Begin Address field and "ffff" in the End field, and keep the Format as Byte (x1).

J٦ |

Set Address	? 🗙
<u>B</u> egin: _section1 <u>E</u> nd: [fff]	<u>D</u> K <u>C</u> ancel
Eormat: Byte (x1)	

Figure 9.13 Open Memory-window

Click OK to open the Memory window showing the specified memory area.

				_	_			_	_	_	_	_	_	_
Address	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A	+B	+C	
0x0000FC00	4 E	61	6F	6B	6F	00	00	00	00	11	00	00	04	
0x0000FC10	64	6F	72	69	00	00	00	16	00	00	22	в8	52	
0x0000FC20	00	00	00	00	00	13	00	00	lE	61	45	72	69	
0x0000FC30	00	00	00	14	00	00	27	OF	4B	79	6F	6B	6F	
0x0000FC40	00	1A	00	00	OD	05	00	00	00	00	00	00	00	
0x0000FC50	00	00	00	00	00	00	FB	80	FF	FF	FF	FF	FF	
0x0000FC60	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	
0x0000FC70	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	-

Figure 9.14 Memory-window

Leave the Memory window open so that you can monitor the contents of the array label "_section1".



9.5.2. Watching Variables

It is useful to be able to watch the values of variables as the program is being stepped.

For example, set a watch on the structure (STRUCT) variable section1, which is declared at the beginning of the program, using the following procedure:

- Scroll up in the program window until you see the line: sort(section1, ID);
- □ In the Program windows, position the cursor on the word section1 and perform a right mouse button click to display a pop-up menu.
- **C**hoose Instant Watch.

The Instant Watch dialogue box will be displayed:

I	nstant Watch	<u>? ×</u>
	section1 { 0xfc00 } (struct namelist[6	<u>C</u> lose
		Add
	4	

Figure 9.15 Instant Watch Dialogue Box

Click Add button to add the variable to the Watch Window.

Name		Value	Туре
+	section1	{ 0xfc00 }	(struct namelist[6])
			•

Figure 9.16 Watch Window

A variable watch can be added to the Watch Window by specifying its name. Use this method to add a Watch on the variable 'count' as follows:

□ Click with the right mouse button within the Watch window and choose Add Watch... from the pop-up menu.



The Add Watch... dialogue box appears.

Add Watch	<u>? ×</u>
⊻ariable or expression: count	<u>O</u> K <u>C</u> ancel



□ Type the variable 'count' and click OK.

The Watch Window will show the content of the variable label 'count'.


NOTE: You might be getting different result of 'count'.

Watch	ı		×
Name	e	Value	Туре
+	section1	{ 0xfc00 }	(struct namelist[6])
	count	H'0000 { 0xfc54 }	(int)
•			•
	Watch1 (Watch2)	Watch3 Watch4 /	

Figure 9.18 Watch Window

You can double-click on the '+' symbol to the left of any symbol in the Watch window to expand it and display the individual elements in the array.

Name	Value	Туре
⊡… section1	{ 0xfc00 }	(struct namelist[6])
	{ 0xfc00 }	(struct namelist)
	{ OxfcOe }	(struct namelist)
	"Midori" { 0xfc0e }	(char[8])
age	H'0016 { 0xfc16 }	(short)
idcode	H'000022b8 { 0xfc18 }	(long)
	{Oxfc1c}	(struct namelist)
	{ 0xfc2a }	(struct namelist)
.	{ 0xfc38 }	(struct namelist)
	{ 0xfc46 }	(struct namelist)
count	H'0000 { 0xfc54 }	(int)
4		





9.6. Stepping Through a Program

The CPUBD provides a range of options for stepping through a program (Step In, Step Out and Step Over), executing an instruction or statement.

- □ Execute up to the breakpoint from the current position by choosing *Go* from the *Debug* menu, or clicking the Go button in the toolbar.
- □ Issue one *Step In* from the *Debug* menu, or click on the Step In button in the toolbar command to execute into the function sort(section1, NAME).

{+}

≣↓

The yellow arrow will point to the first instruction in the function sort(section1, ID).

	<pre>void sort();</pre>	
0x00000800	<pre>main() {</pre>	
0		
0x00000804 0x00000836	count = 0; for (;;) {	
0x00000808	<pre>sort(section1, NAME);</pre>	
0x00000810 0x00000816	<pre>count++; sort(section1, AGE);</pre>	
0x00000820	count++;	
0x00000826 0x00000830	<pre>sort(section1, ID); count++;</pre>	
0x000000000	}	
	}	
0x00000838	<pre>◇void sort(list, key)</pre>	_
	<pre>struct namelist list[];</pre>	
0x00000842	short key; {	
	short i,j,k;	
	long min; char *name;	
	struct namelist worklist;	
0x0000084a	switch(key){	
	case NAME :	
0x0000086a 0x00000870	<pre>for (i = 0 ; *list[i].name != 0 ; i++){ name = list[i].name;</pre>	

Figure 9.20 Executing up to a Function Call

- □ Issue another Step In command to execute the next instruction.
- □ User can also single step the assembly codes by selecting *Step Mode: Assembly* in *Debug* menu.

NOTE: After performing several Step In, there will be a time when the Code window will be displayed showing the assembled codes. These codes are included into the user target program to handle certain tasks such as saving or restoring CPU registers etc. C Compiler generates these codes automatically.



9.7. Watching Local Variables

The localized variables within a function can be viewed using the Locals Window.

For example, in order to examine the local variables in the function sort(), performs the following:

□ Open the Locals window by choosing *Symbol: Local...* from the *View* menu or clicking the Locals Window button in the toolbar.

1

NOTE: The Local Window will be empty if there is no local variable declared or local variables have not yet been entered. In another words, user target program execution should halt within a function with local variables to show any variables within Locals Window.


In this 300l_tut, once when the execution halts within the function sort(), the local variables within function sort() will be shown in Locals Window:

Name	Value	Туре	
🛨 🔤 list	Oxfc00 { R0 }	(struct namelist*)	
······ key	H'0000 { R1 }	(short)	
i	Not available now.		
i	Not available now.		
k	Not available now.		
······ min	Not available now.		
± name	0x0000 { R2 }	(char*)	
⊞····· worklist	{ 0xff5a }	(struct namelist)	

Figure 9.21 Locals Window

□ Double-click on the '+' symbol in front of the variable 'list' in the Locals window to display the individual elements of the array 'list'.

Name	Value	Туре	^
⊡ list	Oxfc00 { R0 }	(struct namelist*)	
×	{ 0xfc00 }	(struct namelist)	
主 name	"Naoko" { 0xfc00 }	(char[8])	
age	H'0011 { 0xfc08 }	(short)	
idcode	H'000004d2 { 0xfc0a }	(long)	
······ key	H'0000 { R1 }	(short)	
i	Not available now.		
i	Not available now.		
k	Not available now.		
min	Not available now.		





9.8. Saves the Session

Before exiting, it is good practice to save the session so that debugging work can be resumed instantly with the same configuration at the next debugging session.

- □ Choose *Save Session* from the *File* menu.
- Choose *Exit* from the *File* menu to exit from HEW (Pure Debugger) for CPUBD.

9.9. What Next?

This 3001_tut has introduced the key features of the CPUBD, and their use in conjunction with the HEW (Pure Debugger) for CPUBD. By combining the debugging tools provided in the CPUBD, user can perform basic debugging to trace for any hardware and software problems by identifying the conditions under which they occur.




Section 10. Demonstration Program

There are two demonstration programs provided for user to have hands-on experience with the CPUBD. Use the search key in the Windows OS under the installed directory to search for the keyword:


- □ "install directory\Tools\Renesas\DebugComp\Platform\Emulator\Evb38024\Sample\Blinking_LED" and
- □ "install directory \Tools \Renesas \DebugComp \Platform \Emulator \Evb38024 \Sample \Running_LED"

You may select to change the ON/OFF speed of the LEDs by changing the value in the delay routine.

10.1. Blinking LEDs



10.2. Running LEDs






Section 11. Trouble-Shooting

Co	ommon Failures	Ac	tions	Re	marks
1.	Wrong Settings of Jumpers and Switches		Check the manual and set them accordingly.		
2.	2. Power LED off		Check DC input voltage (+5.0V /+9.0V)		If Power supply failure: measure TP1 = 2.8v to
			Check voltage across zener diode D2 (≈3.9v)		3.7v?
			Check PWR LED D1		PWR LED broken?
3.	Unable to detect		Check JP9 3-5 short?		
	CPUBD in "USER		Check J2 2-3 short?		
	MODE"		No monitor program at Flash Memory		
			Check other software using communication port?		
			Serial cable connects to COMM 1-4?		
			Check U2 pin 12 for serial data		
			Check Y2 (9.8304MHz) for clock oscillation?		
4.	Unable detect CPUBD		Check JP9 1-3 short?		
	in "BOOT MODE"		Check J2 2-3 short?		
			Check other software using communication port?		
			Serial cable connects to COMM 1 ~ 4 ?		
			Check U2 pin 12 for serial data		
			Check Y2 (9.8304MHz) for clock oscillation?		
5.	Flashing Memory failure		Time to change a new IC U1 (H8/38024F)		pical number of write cle = 10,000 times
6.	Current Overdrawn [Current draws more than 0.05 A]		Identify short traces and then rework as accordingly.	bet	easure low resistance tween Vcc with respect to e ground.



10.2. Running LEDs





Appendix B H8/38024F Memory Map

	Memory Map - Monitor Code		Memory Map – H8/38024F
H′0029	Interrupt Vector Area	H′0029	Interrupt Vector Area
H'0029 H'002A H'69FF	Free FLASH for User code 26Kbytes	H′002A	Free FLASH for User code 32Kbytes
H′6A00	Monitor Code		
H′7FFF	6Kbytes	H′7FFF	
	Not Used		Not Used
	Internal I/O Register		Internal I/O Register
	Not Used		Not Used
	LCD RAM		LCD RAM
	Not Used		Not Used
H′F780	Internal RAM for Monitor Work Area	H′F780	Internal RAM for FLASH Programming
H′FB7F	1 Kbytes	H′FB7F	Work Area 1Kbytes
H′FB80	Internal RAM for User Code 1 Kbytes	H′FB80	Internal RAM for User code 1 Kbytes
H′FF7F	Internal I/O Registers	H'FF7F	Internal I/O Registers



Appendix C Pin Assignment for JP1~JP4

OFP-80A	Descriptions	נז	P1	Descriptions	OFP-80A
1	AVCC	1	2	P13/TMIG	2
3	P14/IRQ4*/ADTRG*	3	4	P16	4
5	P17/IRO3*/TMIF	5	6	X1	6
7	X2	7	8	AVSS	8
9	OSC2	9	10	OSC1	10
11	TEST	11	12	RES*	12
13	P50/WKP0*/SEG1	13	14	P51/WKP1*/SEG2	14
15	P52/WKP2*/SEG3	15	16	P53/WKP3*/SEG4	16
17	P54/WKP4*/SEG5	17	18	P55/WKP5*/SEG6	18
19	P56/WKP6*/SEG7	19	20	P57/WKP7*/SEG8	20
QFP-80A	Descriptions	T	P2	Descriptions	OFP-80A
21	P60/SEG9	1	2	P61/SEG10	22
23	P62/SEG11	3	4	P63/SEG12	24
25	P64/SEG13	5	6	P65/SEG14	26
27	P66/SEG15	7	8	P67/SEG16	28
29	P70/SEG17	9	10	P71/SEG18	30
31	P72/SEG19	 11	12	P73/SEG20	32
33	P74/SEG21	13	14	P75/SEG22	34
35	P76/SEG23	15	16	P77/SEG24	36
37	P80/SEG25	17	18	P81/SEG26	38
39	P82/SEG27	19	20	P83/SEG28	40
			0	100/02/020	1
OFP-80A	Descriptions	JI	23	Descriptions	OFP-80A
41	P84/SEG29	1	2	P85/SEG30	42
43	P86/SEG31	3	4	P87/SEG32	44
45	PA3/COM4	5	6	PA2/COM3	46
47	PA1/COM2	7	8	PA0/COM1	48
49	V3	9	10	V2	50
51	V1	11	12	VCC	52
53	VSS	13	. 14	P90/PWM1	54
55	P91/PWM2	15	16	P92	56
57	P93	17	18	P94	
59	P95	19	20	IROAEC	60
OFP-80A	Descriptions	ŢI	P4	Descriptions	OFP-80A
61	P30/UD	1	2	P31/TMOFL	62
63	P32/TMOFHd	3	4	P63/SEG12	64
	P64/SEG13	5	6	P65/SEG14	66
65			0		68
65 67	P66/SEG15	7	8	P67/SEG16	00
		7 9	8 10	P67/SEG16 P71/SEG18	70
67	P66/SEG15				
67 69	P66/SEG15 P70/SEG17	9	10	P71/SEG18	70
67 69 71	P66/SEG15 P70/SEG17 P72/SEG19	9 11	10 12	P71/SEG18 P73/SEG20	70 72
67 69 71 73	P66/SEG15 P70/SEG17 P72/SEG19 P74/SEG21	9 11 13	10 12 14	P71/SEG18 P73/SEG20 P75/SEG22	70 72 74




Appendix D Pin Assignment for CON1 & CON2

Signal Name	C	ON 1	Signal Name
OSC1	1	2	AVCC
GND	3	4	AVSS
X1	5	6	UVCC
GND	7	8	GND
P11	9	10	P10
P13	11	12	P12
P15	13	14	P14
P17	15	16	P16
NC	17	18	NC
NC	19	20	NC
NC	21	22	NC
NC	23	24	NC
P31/TM0FL	25	26	P30
P33	27	28	P32/TM0FH
P35	29	30	P34
P37/AEVL	31	32	P36/AEVH
RES_N	33	34	GND
IRQAEC	35	36	NC
P81/SEG26	37	38	P80/SEG25
P83/SEG28	39	40	P82/SEG27
P85/SEG30	41	42	P84/SEG29
P87/SEG32	43	44	P86/SEG31
P91/PWM2	45	46	P90/PWM1
P93	47	48	P92
P95	49	50	P94
NC	51	52	NC
PA1/COM2	53	54	PA0/COM1
PA3/COM4	55	56	PA2/COM3
NC	57	58	NC
NC	59	60	NC

RENESAS

Signal Name	C	ON 2	Signal Name
GND	1	2	GND
V1	3	4	NC
V3	5	6	V2
GND	7	8	UVCC
P41/RXD32	9	10	P40/SCK32
P43/IRQ_N	11	12	P42/TXD32
P51/SEG2	13	14	P50/SEG1
P53/SEG4	15	16	P52/SEG3
P55/SEG6	17	18	P54/SEG5
P57/SEG8	19	20	P56/SEG7
P61/SEG10	21	22	P60/SEG9
P63/SEG12	23	24	P62/SEG11
P65/SEG14	25	26	P64/SEG13
P67/SEG16	27	28	P66/SEG15
P71/SEG18	29	30	P70/SEG17
P73/SEG20	31	32	P72/SEG19
P75/SEG22	33	34	P74/SEG21
P77/SEG24	35	36	P76/SEG23
NC	37	38	NC
PB1/AN1	39	40	PB0/AN0
PB3/AN3	41	42	PB2/AN2
PB5	43	44	PB4
PB7	45	46	PB6
NC	47	48	NC
NC	49	50	NC
NC	51	52	NC
NC	53	54	NC
NC	55	56	NC
NC	57	58	NC
GND	59	60	GND

Appendix E CPUBD-38024F Schematic Drawings







Appendix F Bill of Materials

Items	Desig	nator				P/N Code	Part Description	Qty	Package	Mfg
A) Board H									_	
1				<u> </u>		AA-02129-2	PCB CPU Board Ver 1.1	1		AVS
2	C10	C11					Capacitor SMD 0805 12pF / 50V 5%	2	0805	Panasonic
3	C8	C9					Capacitor SMD 0805 15pF / 50V 5%	2	0805	Panasonic
4	C2					CA-73101-3	Capacitor SMD 0805 10nF / 50V 10%	1	0805	AVX/ any
5	C4	C6	C16	C17			Capacitor SMD 0805 100nF / 50V 10%	4	0805	AVX/ anv
6	C1	C5	0.0	•			Capacitor Ele GSS-R 100nF/50V	2	thru-hole	Rubycon / any
7	C7		C13	C14	C15		Capacitor Ele GSS-R 1uF/50V	5	thru-hole	
8	C3						Capacitor Ele GSS-R 10uF/50V	1		Rubycon / any
9	D2						Diode Zener BZV55C3V9 1/2W	1	thru-hole	, , ,
10	J2						Header Pin 0.100" 1x3-Way Gold	1	thru-hole	
11		JP9	JP10				Header Pin 0.100" 2x3-Way Gold	3	thru-hole	-
12	JP1		JP3	JP4			Header Pin 0.100" 2x10-Way Gold	4	thru-hole	AUK
13	-				P9(3-5)		0.100" Micro Shunt JH6	7		-
14		6) JP10				141220010				
15	J1					KP-99501-0	Connector DC Jack 2.1mm PCB Mt	1	thru-hole	AUK
16	P1			-			Connector D-Sub Female 9-Way RA	1	thru-hole	
17	D1						LED 3mm Green Diffused	1	thru-hole	MIC
18	D3	D4	D5				LED 3mm Red Diffused	3	thru-hole	MIC
19	Q1						Transistor BC847B	1	SOT23	Philips Semi
20	R2	R6	R7	R8			Resistor SMD 1206 1/4W 2% 220R	4	1206	any
21	R3						Resistor SMD 1206 1/4W 2% 100K	1	1206	any
22	R4						Resistor SMD 1206 1/4W 2% 1M	1	1206	any
23	R1						Resistor SMD 2010 1/2W 1% 470R	1	2010	any
24	R5						Resistor Netwk-A SIL 1/8W 5% 10Kx9-Pin	1	thru-hole	Toma Resistor
25	S1						Switch Tactile Round	1	thru-hole	
26	U2						IC SP3232ECT RS232 Driver /Receiver	1	SO 150	Sipex
27	Y1						Crystal 32.7680 KHz Cylinder 2x6	1	thru-hole	TSC
28	Y2						Crystal 9.8304 MHZ HC49/U-S	1	thru-hole	TSC
29							Anti-Static Bag	1		any
30							Label for Serial Number	1		any
31						***	IC H8/38024 FZTAT. FP-80A	1	FP-80A	Hitachi
B) Packag	ina						,			
32						BA-61007-0	Rubber Foot Stick On SJ5008	4		3M
33					1	BZ-00053-0	Box RSC ST-04 320"x340"x190"	1		
34	JP7						Header Pin 0.100" 2x7-Way Gold	1	1	
35	CON1	CON2					Connector PCB Mt 0.100" 2x30-Way	2		
36							Anti-Static Bag for Accessories	6		
37							Bubble Foam	1		
38			<u> </u>		1		Checking List Form	1		
39							Label for Carton Box	1		
40							Manual in CR-ROM format w/Label & Cover	1		
C) Optiona	I Items							- · ·		
41						WL-64004-0	Supply Cable Assembly Rev 1.0	1	T	1
42							Serial Cable M/M 9-Way	1		



Renesas Technology (Asia Sales Offices)

URL: <u>http://www.renesas.com</u> URL: <u>http://www.sg.renesas.com/sales</u>

ASIA HEADQUARTERS & TECHNICAL SUPPORT :	
South Asia Headquarters : Singapore	Technical Support
Renesas Technology Singapore Pte. Ltd.	Renesas System Solutions Asia Pte. Ltd.
1, HarbourFront Avenue,	1, Harbourfront Avenue,
	#06-06, Keppel Bay Tower,
#06-10, Keppel Bay Tower,	
Singapore 098632.	Singapore 098632.
Tel: (65)-6213-0200	Tel : (65)-6213-0333 and 6387-2839
Fax : (65)-6278-8001	Fax : (65)-6278-1226
Email : contact.singapore@renesas.com	
North Asia Headquarters : Hong Kong	
Renesas Technology Hong Kong Ltd.	
7/F., North Tower, World Finance Centre,	
Harbour City, Canton Road,	
Hong Kong.	
Tel: (852) 2265-6688	
Fax: (852) 2375-6836	
Email : <u>contact.hongkong@renesas.com</u>	
ASIA SALES OFFICES :	
China	
Renesas Technology Hong Kong Ltd	
Shenzhen Representative Office	
Unit 1511-12, Shun Hing Square Di Wang Commercial Centre,	
5002 Shennan Road East, Shenzhen City 518008, China	
Tel : (86) (755) 8246-1711	
Fax : (86) (755) 8246-1728	
Email : <u>contact.china@renesas.com</u>	
URL : http://www.cn.renesas.com	
One . http://www.en.ienesas.com	
Renesas Technology (Shanghai) Co., Ltd.	
26/F., Ruijin Building,	
No. 205 Maoming Road (S),	
Shanghai 200020, China	
Tel: (86) (21) 6472-1001	
Fax : (86) (21) 6415-2952	
Email: contact.china@renesas.com	
URL : http://www.cn.renesas.com	
Renesas Technology (Shanghai) Co., Ltd. Beijing Office	
Room 1654, Office Building, New Century Hotel,	
No. 6 Southern Rd. Capital GYM.,	
Beijing 100044, China	
Telex : 210509 HTCBJ CN	
Tel : (86) (10) 6849-2430	
Fax : (86) (10) 6849-2819	
Email : contact.china@renesas.com	
URL : <u>http://www.cn.renesas.com</u>	
Таіреі	
Renesas Technology Taiwan Co., Ltd.	
(effective July 1, 2003)	
FL. 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan	
Tel : (886)(2) 2715-2888	
Fax : (886)(2) 2713-2999	
Email : <u>contact.taiwan@renesas.com</u>	
URL : http://www.tw.renesas.com	
UNE . http://www.tw.tenesas.com	

CPUBD-38024F



