Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SuperH[™] Family E10A Emulator

Additional Document for User's Manual

SH7727 E10A HS7727KCM02HE
Renesas Microcomputer
Development Environment
System
SuperHTM Family / SH7700 Series
Specific Guide for the SH7727
E10A Emulator

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Contents

Sect	ion 1	Connecting the Emulator with the User System	1
1.1	Comp	onents of the Emulator	1
1.2	Conne	cting the E10A Emulator with the User System	4
1.3	Install	ing the H-UDI Port Connector on the User System	5
1.4	Pin As	ssignments of the H-UDI Port Connector	5
1.5	Recon	nmended Circuit between the H-UDI Port Connector and the MPU	8
	1.5.1	Recommended Circuit (36-Pin Type)	8
	1.5.2	Recommended Circuit (14-Pin Type)	10
Sect	ion 2	Specifications of the SH7727 E10A Emulator's Software	11
2.1		ences between the SH7727 and the Emulator	
2.2	Specif	ic Functions for the SH7727 E10A Emulator	16
	2.2.1	Emulator Driver Selection	16
	2.2.2	Break Condition Functions	17
	2.2.3	Trace Functions	19
	2.2.4	Notes on Using the JTAG Clock (TCK) and AUD Clock (AUDCK)	21
	2.2.5	Notes on Setting the [Breakpoint] Dialog Box	21
	2.2.6	Notes on Setting the [Break Condition] Dialog Box and	
		the BREAKCONDITION_ SET Command	22
	2.2.7	Note on Setting the UBC_MODE Command	23

Section 1 Connecting the Emulator with the User System

1.1 Components of the Emulator

The SH7727 E10A emulator supports the SH7727. Table 1.1 lists the components of the emulator.

Table 1.1 Components of the Emulator (HS7727KCM01H, HS7727KCM02H, HS7727KCI01H, or HS7727KCI02H)

Classi-			Quan-	
fication	Component	Appearance	tity	Remarks
Hard- ware	Card emulator	(PCMCIA) or (PCI)	1	HS7727KCM01H (PCMCIA: 14-pin type): Depth: 85.6 mm, Width: 54.0 mm, Height: 5.0 mm, Mass: 27.0 g HS7727KCM02H (PCMCIA: 36-pin type): Depth: 85.6 mm, Width: 54.0 mm, Height: 5.0 mm, Mass: 28.0 g HS7727KCI01H (PCI: 14-pin type): Depth: 144.0 mm, Width: 105.0 mm, Mass: 93.0 g HS7727KCI02H (PCI: 36-pin type): Depth: 122.0 mm, Width: 96.0 mm, Mass: 90.0 g
	User system interface cable		1	HS7727KCM01H (PCMCIA: 14-pin type): Length: 80 cm, Mass: 45.0 g HS7727KCM02H (PCMCIA: 36-pin type): Length: 30 cm, Mass: 55.0 g HS7727KCI01H (PCI: 14-pin type): Length: 150 cm, Mass: 86.0 g HS7727KCI02H (PCI: 36-pin type): Length: 80 cm, Mass: 69.0 g
	Ferrite core (connected with the user interface cable)		1	Countermeasure for EMI* (only for HS7727KCM02H and HS7727KCI02H)
Soft- ware	SH7727 E10A emulator setup program, SuperH™ Family E10A Emulator User's Manual, and		1	HS7727KCM01SR, HS0005KCM01HJ, HS0005KCM01HE,
	Specific Guide for the SH7727 E10A Emulator			HS7727KCM02HJ, and HS7727KCM02HE (provided on a CD-R)

Note: The EMI is an abbreviation of the Electrical Magnetic Interference.

For EMI countermeasure, use the ferrite core by connecting the user interface cable. When the user interface cable is connected with the emulator or user system, connect the ferrite core in the user system as shown in figure 1.1.




Figure 1.1 Connecting Ferrite Core

1.2 Connecting the E10A Emulator with the User System

To connect the E10A emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing the user system, refer to the recommended circuit between the H-UDI port connector and the MCU. In addition, read the E10A emulator user's manual and hardware manual for the related device.

Table 1.2 shows the type number of the E10A emulator, the corresponding connector type, and the use of AUD function.

Table 1.2 Type Number, AUD Function, and Connector Type

Type Number	Connector	AUD Function
HS7727KCM02H, HS7727KCl02H	36-pin connector	Available
HS7727KCM01H, HS7727KCl01H	14-pin connector	Not available

The H-UDI port connector has the 36-pin and 14-pin types as described below. Use them according to the purpose of the usage.

1. 36-pin type (with AUD function)

The AUD trace function is supported. A large amount of trace information can be acquired in realtime. The window trace function is also supported for acquiring memory access in the specified range (memory access address or memory access data) by tracing.

2. 14-pin type (without AUD function)

The AUD trace function cannot be used because only the H-UDI function is supported. For tracing, only the internal trace function is supported. Since the 14-pin type connector is smaller than the 36-pin type (1/2.5), the area where the connector is installed on the user system can be reduced.

1.3 Installing the H-UDI Port Connector on the User System

Table 1.3 shows the recommended H-UDI port connectors for the emulator.

Table 1.3 Recommended H-UDI Port Connectors

Connector	Type Number	Manufacturer	Specifications
36-pin connector	DX10M-36S	Hirose Electric Co., Ltd.	Screw type
	DX10M-36SE, DX10G1M-36SE	_	Lock-pin type
14-pin connector	2514-6002	Minnesota Mining & Manufacturing Ltd.	14-pin straight type

Note: When the 36-pin connector is used, do not connect any components under the H-UDI connector. When the 14-pin connector is used, do not install any components within 3 mm of the H-UDI port connector.

1.4 Pin Assignments of the H-UDI Port Connector

Figures 1.2 and 1.3 show the pin assignments of the 36-pin and 14-pin H-UDI port connectors, respectively.

Note: Note that the pin number assignments of the H-UDI port connector shown on the following pages differ from those of the connector manufacturer.



Pin		Input/	SH7727	7 Pin No.		Pin		Input/	SH7727	Pin No.	
No.	Signal	Output*1	FP-240	BP-240	Note	No.	Signal	Output *1	FP-240	BP-240	Note
1	NC					19	TMS	Input	162	U7	
2	GND					20	GND				
3	AUDATA0	I/O	158	U8		21 ^{*2}	/TRST	Input	160	W8	
4	GND					22	GND				
5	AUDATA1	I/O	156	W9		23	TDI	Input	163	H17	
6	GND					24	GND				
7	AUDATA2	I/O	154	T9		25	TDO	Output	143	V7	
8	GND					26	GND				
9	AUDATA3	I/O	153	U9		27 ^{*2}	/ASEBRKAK	Output	151	U10	
10	GND					28	GND				
11*2	/AUDSYNC	Output	104	N19		29	NC				
12	GND					30	GND				
13	NC					31 ^{*2}	/RESETP	Output	220	H1	
14	GND					32	GND				
15	NC					33 ^{*3}	GND	Output			
16	GND					34	GND				
17	TCK	Input	164	W7		35	AUDCK	Input	176	W3	
18	GND					36	GND				

Notes: 1. Input to or output from the user system.

- 2. The slash (/) means that the signal is active-low.
- The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.




Figure 1.2 Pin Assignments of the H-UDI Port Connector (36 Pins)

		Input/	SH772	SH7727 Pin No.	
Pin No.	Signal	Output* 1	FP-240	BP-240	Note
1	TCK	Input	164	W7	
2*2	/TRST	Input	160	W8	
3	TDO	Output	143	U12	
4*2	/ASEBRKAK	Output	151	U10	
5	TMS	Input	162	U7	
6	TDI	Input	163	V7	
7*2	/RESETP	Output	220	H1	
11	Not connected		_	_	
8 to 10 and 12 to 13	GND	—	_	_	
14*3	GND	Output			

Notes: 1. Input to or output from the user system.

- 2. The slash (/) means that the signal is active-low.
- The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.




Figure 1.3 Pin Assignments of the H-UDI Port Connector (14 Pins)

7

1.5 Recommended Circuit between the H-UDI Port Connector and the MPU

1.5.1 Recommended Circuit (36-Pin Type)

Figure 1.4 shows a recommended circuit for connection between the H-UDI port connector (36 pins) and the MPU.

Notes: 1. Do not connect anything to the N.C. pins of the H-UDI port connector.

- 2. Note that the processing of the /ASEMD0 pin differs depending on whether the emulator is used or not. In addition, the /ASEMD0 pin must be switched on the board because it is not controlled by the emulator.
 - (1) When the emulator is used: /ASEMD0 = low (ASE mode)
 - (2) When the emulator is not used: /ASEMD0 = high (normal mode)
- 3. The reset signal in the user system is input to the /RESETP pin of the MCU. Connect this signal to the H-UDI port connector as the output from the user system.
- 4. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
- 5. The pattern between the H-UDI connector and the MPU must be as short as possible. Do not connect the signal lines to other components on the board.
- 6. The resistance values shown in figure 1.4 are recommended.
- 7. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related device.






Figure 1.4 Recommended Circuit for Connection between the H-UDI Port Connector and MPU (36-Pin Type)

1.5.2 Recommended Circuit (14-Pin Type)

Figure 1.5 shows a recommended circuit for connection between the H-UDI port connector (14 pins) and the MPU.

Notes: 1. Do not connect anything to the N.C. pins of the H-UDI port connector.

- 2. Note that the processing of the /ASEMD0 pin differs depending on whether the emulator is used or not. In addition, the /ASEMD0 pin must be switched on the board because it is not controlled by the emulator.
 - (1) When the emulator is used: $\langle ASEMD0 \rangle = low (ASE mode)$
 - (2) When the emulator is not used: /ASEMD0 = high (normal mode)
- 3. The reset signal in the user system is input to the /RESETP pin of the MCU. Connect this signal to the H-UDI port connector as the output from the user system.
- 4. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
- 5. The pattern between the H-UDI connector and the MPU must be as short as possible. Do not connect the signal lines to other components on the board.
- 6. The resistance values shown in figure 1.5 are recommended.
- 7. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related device.




Figure 1.5 Recommended Circuit for Connection between the H-UDI Port Connector and MPU (14-Pin Type)

Section 2 Specifications of the SH7727 E10A Emulator's Software

2.1 Differences between the SH7727 and the Emulator

1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table 2.1. The initial values of the actual SH7727 registers are undefined.

Table 2.1 Register Initial Values at Emulator Power-On

Register	Emulator at Power-on
R0 to R14	H'00000000
R15 (SP)	H'A0000000
R0_BANK to R7_BANK	H'00000000
PC	H'A0000000
SR	H'700000F0
GBR	H'00000000
VBR	H'00000000
MACH	H'00000000
MACL	H'00000000
PR	H'00000000
SPC	H'00000000
SSR	H'000000F0
RS	H'00000000
RE	H'00000000
MOD	H'00000000
A0G, A1G	H'00
A0, A1	H'00000000
X0, X1	H'00000000
Y0, Y1	H'00000000
M0, M1	H'00000000
DSR	H'00

2. The emulator uses the H-UDI; do not access the H-UDI.

3. Ports E, F, G, and H

The AUD and H-UDI pins are multiplexed as shown in table 2.2.

Table 2.2 Multiplexed Functions

Port	Function 1	Function 2	Function 3
E	PTE0 input/output (port)	TDO (H-UDI)	_
Е	PTE7 input/output (port)*1	/AUDSYNC output	_
F	PTF7 input (port) / PINT15 input (INTC)	/TRST (AUD and H-UDI)	_
F	PTF6 input (port) / PINT14 input (INTC)	TMS (H-UDI)	_
F	PTF5 input (port) / PINT13 input (INTC)	TDI (H-UDI)	_
F	PTF4 input (port) / PINT12 input (INTC)	TCK (H-UDI)	_
G	PTG6 input (port)	/ASEMD0 (AUD and H-UDI)	_
G	PTG5 input (port)	/ASEBRKAK (H-UDI)	_
G	PTG3 input (port)*1	AUDATA3 (AUD)	PCC0BVD2 (PCC) ^{*2}
G	PTG2 input (port)*1	AUDATA2 (AUD)	PCC0BVD1 (PCC) ^{*2}
G	PTG1 input (port)*1	AUDATA1 (AUD)	/PCC0CD2 (PCC)*2
G	PTG0 input (port)*1	AUDATA0 (AUD)	/PCC0CD1 (PCC) ^{*2}
Н	PTH6 input (port)*1	AUDCK (AUD)	_

Notes: 1. Note that function 1 cannot be used when the emulator is used. Function 1 can be used when the AUD pins are not connected to the emulator.

- 2. Function 3 cannot be used when the /ASEMD0 pin state is low (when the emulator is in use) at the rising edge of /RESETP.
- 4. Low-Power States (Sleep, Software Standby, and Module Standby)

For low-power consumption, the SH7727 has sleep, software standby, and module standby states.

The sleep, software standby, and module standby states are switched using the SLEEP instruction. When the emulator is used, only the sleep state can be cleared with either the normal clearing function or with the [STOP] button, and a break will occur. Note that if a command has been entered in standby mode or module standby mode, no commands can be used from the emulator. The states cannot be canceled by the [STOP] button.

Notes: 1. The memory must not be accessed or modified in sleep mode.

2. When the [STOP] button is clicked in sleep mode, a break does not occur immediately after executing the SLEEP instruction. The number of instructions to be proceeded differs according to the emulator environment or operating frequency of the chip. It is

about 500 instructions when the Pentium® III 800-MHz PC is used and the operating frequency is 25 MHz.

- 3. When the UBC is set to be used, do not set the UBC to the standby mode.
- 4. When the SLEEP instruction is executed by STEP-type commands to switch the mode to sleep, the emulator does not enter sleep mode, and execution skips to the next instruction. Do not execute the SLEEP instruction to switch the mode to standby because a TIMEOUT error will occur.

5. Reset Signals (/RESETP and /RESETM)

The SH7727 reset signals (/RESETP and /RESETM) are only valid during emulation started with clicking the GO or STEP-type button. If these signals are enabled on the user system in command input wait state, they are not sent to the SH7727.

Note: Do not break the user program when the /RESETP, /RESETM, /BREQ, and /WAIT signals are being low. A TIMEOUT error will occur. If the /BREQ or /WAIT signal is fixed to low during break, a TIMEOUT error will occur at memory access.

6. Direct Memory Access Controller (DMAC)

The DMAC operates even when the emulator is used. When a data transfer request is generated, the DMAC executes DMA transfer.

7. Memory Access during User Program Execution

When a memory is accessed from the memory window, etc. during user program execution, the user program is resumed after it has stopped in the E10A emulator to access the memory. Therefore, realtime emulation cannot be performed.

The stopping time of the user program is as follows:

Environment:

Host computer: 800 MHz (Pentium[®] III) Operating system: Windows[®] 2000 SH7727: 50 MHz (CPU clock)

JTAG clock: 15 MHz

When a one-byte memory is read from the command-line window, the stopping time will be about 35 ms.

8. Memory Access during User Program Break

The emulator can download the program for the flash memory area (refer to section 6.22, Download Function to the Flash Memory Area, in the Debugger Part of the SuperH[™] Family E10A Emulator User's Manual). Other memory write operations are enabled for the RAM area. Therefore, an operation such as memory write or BREAKPOINT should be set only for the RAM area. When the memory area can be written by the MMU, do not perform memory write, BREAKPOINT, or downloading.



9. Cache Operation during User Program Break

When cache is enabled, the emulator accesses the memory by the following methods:

- At memory write: Writes through the cache, then writes to the memory.
- At memory read: Does not change the cache write mode that has been set.

Therefore, when memory read or write is performed during user program break, the cache state will be changed.

10. UBC

When [User] is specified in the [UBC mode] list box in the [Configuration] dialog box, the UBC can be used in the user program.

Do not use the UBC in the user program as it is used by the E10A emulator when [EML] is specified in the [UBC mode] list box in the [Configuration] dialog box.

11. MFI Boot Mode

When the MFI boot mode is used, be sure to allocate the boot program from the top of MFRAM.

12. Memory Access during Break

In the enabled MMU, when a memory is accessed and a TLB error occurs during break, it can be selected whether the TLB exception is controlled or the program jumps to the user exception handler in [TLB Mode] in the [Configuration] dialog box. When [TLB miss exception is enable] is selected, a Communication Timeout error will occur if the TLB exception handler does not operate correctly. When [TLB miss exception is disable] is selected, the program does not jump to the TLB exception handler even if a TLB exception occurs. Therefore, if the TLB exception handler does not operate correctly, a Communication Timeout error will not occur but the memory contents may not be correctly displayed.

13. Loading Sessions

Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows:

- When HS7727KCI01H or HS7727KCI02H is used: TCK = 4.125 MHz
- When HS7727KCM01H or HS7727KCM02H is used: TCK = 3.75 MHz

14. [IO] window

• Display and modification

Do not change values of the User Break Controller because it is used by the emulator.

For each watchdog timer register, there are two registers to be separately used for write and read operations.



Table 2.3 Watchdog Timer Register

Register Name	Usage	Register
WTCSR(W)	Write	Watchdog timer control/status register
WTCNT(W)	Write	Watchdog timer counter
WTCSR(R)	Read	Watchdog timer control/status register
WTCNT(R)	Read	Watchdog timer counter

- The watchdog timer operates only when the user program is executed. Do not change the value of the frequency change register in the [IO] window or [Memory] window.
- The internal I/O registers can be accessed from the [IO] window. However, note the following when accessing the SDMR register of the bus-state controller. Before accessing the SDMR register, specify addresses to be accessed in the I/O-register definition file (SH7727.IO) and then activate the HEW. After the I/O-register definition file is created, the MPU's specification may be changed. If each I/O register in the I/O-register definition file differs from addresses described in the hardware manual, change the I/O-register definition file according to the description in the hardware manual. The I/O-register definition file can be customized depending on its format. Note that, however, the E10A emulator does not support the bit-field function.
- Verify
 In the [IO] window, the verify function of the input value is disabled.

15. Illegal Instructions

If illegal instructions are executed by STEP-type commands, the emulator cannot go to the next program counter.

16. Interrupt

When the BLMSK bit in the ICR1 register is 1, the NMI interrupt is accepted during break and the program is executed from the NMI interrupt vector. If the program cannot return normally from the NMI interrupt routine or the value in the general-purpose register is not guaranteed, a communication timeout error will occur.

2.2 Specific Functions for the SH7727 E10A Emulator

The SH7727 E10A emulator does not support the following function:

Profiler function

2.2.1 Emulator Driver Selection

Table 2.4 shows drivers which are selected in the [E10A Driver Details] dialog box.

Table 2.4 Type Number and Driver

Type Number	Driver
HS7727KCM01H	E10A PC Card Driver 3
HS7727KCM02H	E10A PC Card Driver 2
HS7727KCl01H	E10A PCI Card Driver 3
HS7727KCl02H	E10A PCI Card Driver 4

2.2.2 Break Condition Functions

In addition to BREAKPOINT functions, the emulator has Break Condition functions. Three types of conditions can be set under Break Condition 1, 2, 3. Table 2.5 lists these conditions of Break Condition.

Table 2.5 Types of Break Conditions

Break Condition Type	Description				
Address bus condition (Address)	Breaks when the SH7727 address bus value or the program counter value matches the specified value.				
Data bus condition (Data)	Breaks when the SH7727 data bus value matches the specified value. Byte, word, longword, X bus, or Y bus can be specified as the access data size.				
X-bus or Y-bus condition (Address and data)	Breaks when the X-bus or Y-bus address bus or data bus matches the specified value.				
ASID condition (ASID)	Breaks when the SH7727 ASID value matches the specified condition.				
Bus state condition	There are two bus state condition settings:				
(Bus State)	Read/Write condition: Breaks when the SH7727 RD or RDWR signal level matches the specified condition.				
	Bus state condition: Breaks when the operating state in an SH7727 bus cycle matches the specified condition.				
Internal I/O break condition	Breaks when the SH7727 accesses the internal I/O.				
LDTLB instruction break condition	Breaks when the SH7727 executes the LDTLB instruction.				
Count	Breaks when the conditions set are satisfied the specified number of times.				



Table 2.6 Dialog Boxes for Setting Break Conditions

	туре						
Dialog Box	Address Bus Condition (Address)		ASID Condition (ASID)	Bus State Condition (Bus Status)	Count Condition (Count)	Interna I/O Break	I LDTLB Instruction Break
[Break Condition 1] dialog box	0	0	0	0	0	Х	Х
[Break Condition 2] dialog box	0	Х	0	0	Х	Х	Х
[Break Condition 3] dialog box	Х	Х	Х	Х	Х	0	0

Note: O: Can be set in the dialog box.

X: Cannot be set in the dialog box.

2.2.3 Trace Functions

Table 2.7 shows the trace functions.

Table 2.7 Trace Functions

Function		Description
Internal trace		Branch instruction trace functions which are built into the chip. This function displays the branch source and branch destination addresses and enables a realtime trace.
AUD trace*	Realtime trace	This function is operational when the AUD pin is connected to the emulator. This function displays the branch source and branch destination addresses, and instruction words at the branch destination.
		When the next branch occurs while the trace information is being output, the information is stopped and the next trace information is output. The user program can be executed in realtime, but some trace information will not be output.
		Trace continue mode:
		When the trace buffer becomes full, this function always overwrites the oldest trace information to acquire the latest trace information.
		Trace stop mode:
		After the trace buffer becomes full, the trace information is not acquired. (The user program is continuously executed.)
	Non realtime trace	This function is operational when the AUD pin is connected to the emulator. This function displays the branch source and branch destination addresses, and instruction words at the branch destination.
		When the next branch occurs while the trace information is being output, the CPU stops operations until the information is output. The user program is not executed in realtime.
		Trace continue mode:
		When the trace buffer becomes full, this function always overwrites the oldest trace information to acquire the latest trace information.
		Trace stop mode:
	IC7707I/OMOALL and I	After the trace buffer becomes full, the trace information is not acquired. (The user program is continuously executed.)

Note: When HS7727KCM01H and HS7727KCl01H are used, the AUD function cannot be used.



Table 2.8 Type Name and AUD Function

Type Name	AUD Function
HS7727KCM01H	Not available
HS7727KCM02H	Available
HS7727KCl01H	Not available
HS7727KCl02H	Available

Notes: 1. In the internal trace of the SH7727, trace acquisition of the eight latest branch instructions is enabled. In addition, when the user program execution starts, the following one-branch trace is displayed:

Branch source address: Previous user program execution end address Branch destination address: User program execution start address

- 2. In the internal trace of the SH7727, the upper 4-bit address values are not acquired by trace. When the MMU is used, do not use the internal trace. Since the internal trace acquires only lower 28 bits, a TLB error may occur when the instruction code is displayed. When the emulator supports the AUD trace function, it is recommended to use the AUD trace.
- 3. The AUD trace function outputs the differences between newly output branch source addresses and previously output branch source addresses. The window trace function outputs the differences between newly output addresses and previously output addresses. If the previous branch source address is the same as the upper 16 bits, the lower 17 bits are output. If it matches the upper 24 bits, the lower 9 bits are output. If it matches the upper 28 bits, the lower 5 bits are output.

 The emulator regenerates the 32-bit address from these differences and displays it in the [Trace] window. If the emulator cannot display the 32-bit address, it displays the
- 4. In realtime trace, when the cache is on, the CPU clock is 33 MHz, and the AUD clock is 30 MHz, trace information will be lost under the following condition: Continuous nine NOP instructions and the non-limited loop of the BRA instruction at the 10th instruction
- 5. When the AUD trace function is used, the AUD clock (AUDCK) in the PCMCIA and PCI cards does not operate correctly at 50 MHz or higher.
- 6. In the SH7727 E10A emulator, the maximum number of trace display pointers is as follows:

When HS7727KCM02H is used: 13106 (6553 branches) When HS7727KCI02H is used: 52428 (26214 branches)

difference from the previously displayed 32-bit address.



2.2.4 Notes on Using the JTAG Clock (TCK) and AUD Clock (AUDCK)

- 1. When JTAG clock (TCK) is used, set the JTAG clock (TCK) frequency to lower than the frequency of half of the CPU clock.
- Set the AUD clock (AUDCK) frequency to 50 MHz or below for PCMCIA and PCI cards. The upper limit of the AUD clock must be lower than the CPU clock and the lower limit must be the quarter of the CPU clock.

2.2.5 Notes on Setting the [Breakpoint] Dialog Box

- 1. When an odd address is set, the next lowest even address is used.
- A BREAKPOINT is accomplished by replacing instructions of the specified address.
 Accordingly, it can be set only to the internal RAM area. However, a BREAKPOINT cannot be set to the following addresses:
 - An area other than CS0 to CS6 and the internal RAM
 - An instruction in which Break Condition 2 is satisfied
 - A slot instruction of a delayed branch instruction
 - An area that can be only read by MMU
- 3. During step execution, a BREAKPOINT is disabled.
- 4. Conditions set at Break Condition 2 are disabled when an instruction to which a BREAKPOINT has been set is executed. Do not set a BREAKPOINT to an instruction in which Break Condition 2 is satisfied.
- 5. When execution resumes from the address where a BREAKPOINT is specified, single-step execution is performed at the address before execution resumes. Therefore, realtime operation cannot be performed.
- 6. When a BREAKPOINT is set to the slot instruction of a delayed branch instruction, the PC value becomes an illegal value. Accordingly, do not set a BREAKPOINT to the slot instruction of a delayed branch instruction.
- 7. When a BREAKPOINT is set to the cacheable area, the cache block containing the BREAKPOINT address is filled immediately before and after user program execution.
- Note on DSP repeat loop:
 A BREAKPOINT is equal to a branch instruction. In some DSP repeat loops, branch instructions cannot be set. For these cases, do not set BREAKPOINTs. Refer to the hardware manual for details.
- 9. When the [Normal] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a physical address or a virtual address according to the SH7727 MMU status during command input when the VPMAP_SET command setting is disabled. The ASID value of the SH7727 PTEH register during command input is used. When VPMAP_SET command setting is enabled, a BREAKPOINT is set to a physical address into which address translation is made according to the VP_MAP table.

- However, for addresses out of the range of the VP_MAP table, the address to which a BREAKPOINT is set depends on the SH7727 MMU status during command input. Even when the VP_MAP table is modified after BREAKPOINT setting, the address translated when the BREAKPOINT is set valid.
- 10. When the [Physical] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a physical address. A BREAKPOINT is set after disabling the SH7727 MMU upon program execution. After setting, the MMU is returned to the original state. When a break occurs at the corresponding virtual address, the cause of termination displayed in the status bar and the [Output] window is ILLEGAL INSTRUCTION, not BREAKPOINT.
- 11. When the [Virtual] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a virtual address. A BREAKPOINT is set after enabling the SH7727 MMU upon program execution. After setting, the MMU is returned to the original state. When an ASID value is specified, the BREAKPOINT is set to the virtual address corresponding to the ASID value. The emulator sets the BREAKPOINT after rewriting the ASID value to the specified value, and returns the ASID value to its original value after setting. When no ASID value is specified, the BREAKPOINT is set to a virtual address corresponding to the ASID value at command input.
- 12. An address (physical address) to which a BREAKPOINT is set is determined when the BREAKPOINT is set. Accordingly, even if the VP_MAP table is modified after BREAKPOINT setting, the BREAKPOINT address remains unchanged. When a BREAKPOINT is satisfied with the modified address in the VP_MAP table, the cause of termination displayed in the status bar and the [Output] window is ILLEGAL INSTRUCTION, not BREAKPOINT.
- 13. If an address of a BREAKPOINT cannot be correctly set in the ROM or flash memory area, a mark will be displayed in the [BP] area of the address on the [Editor] or [Disassembly] window by refreshing the [Memory] window, etc. after Go execution. However, no break will occur at this address. When the program halts with the break condition, the mark disappears.

2.2.6 Notes on Setting the [Break Condition] Dialog Box and the BREAKCONDITION_ SET Command

- 1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Break Condition 2 are disabled.
- 2. Break Condition 2 is disabled when an instruction to which a BREAKPOINT has been set is executed. Accordingly, do not set a BREAKPOINT to an instruction which satisfies Break Condition 2.
- 3. When a Break Condition is satisfied, emulation may stop after two or more instructions have been executed.



- 4. If a PC break address condition is set to the slot instruction after a delayed branch instruction, user program execution cannot be terminated before the slot instruction execution; execution stops before the branch destination instruction.
- 5. A break will not occur with the execution counts specified on the execution of the multi-step instruction.

2.2.7 Note on Setting the UBC_MODE Command

In the [Configuration] dialog box, if [User] is set while the [UBC mode] list box has been set, the STEP-type commands that use Break Condition 2 for implementation cannot be used.



SuperH™ Family E10A Emulator Additional Document for User's Manual Specific Guide for the SH7727 E10A Emulator

Publication Date: Rev.1.00, December 3, 2003 Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Technical Documentation & Information Department

Renesas Kodaira Semiconductor Co., Ltd.

SuperH[™] Family E10A Emulator Additional Document for User's Manual

