

RL78/L1A

User's Manual: Hardware

16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

Readers

This manual is intended for user engineers who wish to understand the functions of the RL78/L1A and design and develop application systems and programs for these devices.

The target products are as follows.

80-pin: R5F11MMx (x = D, E, F)
 100-pin: R5F11MPx (x = E, F, G)

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The RL78/L1A manual is separated into two parts: this manual and the software edition (common to the RL78 family).

RL78/L1A User's Manual Hardware (This Manual)

RL78 Family User's Manual Software

- Pin functions
- Internal block functions
- Interrupts
- Other on-chip peripheral functions
- Electrical specifications

- CPU functions
- Instruction set
- Explanation of each instruction

How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
 - → Read this manual in the order of the **CONTENTS**. The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
- How to interpret the register format:
 - → For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler.
- To know details of the RL78/L1A Microcontroller instructions:
 - → Refer to the separate document RL78 Family User's Manual Software (R01US0015E).

Conventions Data significance: Higher digits on the left and lower digits on the right

Active low representations: $\overline{\times\times\times}$ (overscore over pin and signal name)

Note: Footnote for item marked with Note in the text

Caution: Information requiring particular attention

Remark: Supplementary information

Numerical representations: Binary.....×××× or ××××B

Decimal.....××××
Hexadecimal.....×××H

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
RL78/L1A User's Manual Hardware	This manual
RL78 Family User's Manual Software	R01US0015E

Documents Related to Flash Memory Programming (User's Manual)

Document Name	Document No.
PG-FP6 Flash Memory Programmer User's Manual	R20UT4025E
E1, E20 Emulator User's Manual	R20UT0398E
E2 Emulator User's Manual	R20UT3538E
E2 Lite Emulator User's Manual	R20UT3240E
Renesas Flash Programmer Flash Memory Programming Software User's Manual	R20UT4066E
Renesas Flash Development Toolkit User's Manual	R20UT0508E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
Renesas Microcontrollers RL78 Family	R01CP0003E
Semiconductor Package Mount Manual	R50ZZ0003E
Semiconductor Reliability Handbook	R51ZZ0001E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

CONTENTS

1. O	JTLINE	1
1.1	Features	1
1.2	Ordering Information	5
1.3	Pin Configuration (Top View)	6
1.3.1	80-pin products	6
1.3.2	100-pin products	7
1.4	Pin Identification	
1.5	Block Diagram	
1.5.1		
1.5.2	• •	
1.6	Outline of Functions	11
2. PI	N FUNCTIONS	13
2.1	Port Function	13
2.1.1	80-pin products	14
2.1.2	100-pin products	17
2.2	Functions other than port pins	21
2.2.1	With functions for each product	21
2.2.2	Description of Functions	26
2.3	Connection of Unused Pins	28
2.4	Pin Block Diagrams	29
3. CF	PU ARCHITECTURE	47
3.1	Overview	
3.2	Memory Space	
3.2.1	• •	
3.2.2	· · ·	
3.2.3		
3.2.4	• •	
3.2.5		
3.2.6		
3.3	Processor Registers	62
3.3.1	Control registers	62
3.3.2	General-purpose registers	65
3.3.3	ES and CS registers	66
3.3.4	Special function registers (SFRs)	67
3.3.5	Extended special function registers (2nd SFRs: 2nd Special Function Registers)	72
3.4	Instruction Address Addressing	83
3.4.1	Relative addressing	83
3.4.2	3	
3.4.3	•	
3.4.4	3	
3.5	Addressing for Processing Data Addresses	
3.5.1	, ,	
3.5.2	Register addressing	86

3.	5.3	Direct addressing	. 87
3.	5.4	Short direct addressing	. 88
3.	5.5	SFR addressing	. 89
3.	5.6	Register indirect addressing	. 90
3.	5.7	Based addressing	. 91
3.	5.8	Based indexed addressing	. 94
3.	5.9	Stack addressing	. 95
4.	РО	RT FUNCTIONS	. 98
4.1		Port Functions	
4.2		Port Configuration	
	.2.1	Port 0	
	2.2	Port 1	
	.2.3	Port 2	
	.2.4	Port 3	
	.2.5	Port 4	
	2.6	Port 5	
•	.2.7	Port 6	
	2.8	Port 7	
	.2.9	Port 8	
•	.2.10		
	.2.11		
	.2.12		
	.2.13		
	.2.14		
4.3		Registers Controlling Port Function	
	.3.1	Port mode registers (PMxx)	
	3.2	Port registers (Pxx)	
	3.3	Pull-up resistor option registers (PUxx)	
	.3.4	Port input mode registers (PIMxx)	
	.3.5	Port output mode registers (POMxx)	
	3.6	Port mode control registers (PMCxx)	
	3.7	Peripheral I/O redirection register (PIOR)	
	3.8	LCD port function registers 0 to 5 (PFSEG0 to PFSEG5)	
	.3.9	LCD input switch control register (ISCLCD)	
4.4		Port Function Operations	
	.4.1	Writing to I/O port	
	.4.2	Reading from I/O port	
	4.3	Operations on I/O port	
	.4.4	Handling different potential (1.8 V, 2.5 V) by using I/O buffers	
4.5		Register Settings When Using Alternate Function	
	.5.1	Basic concept when using alternate function	
	.5.2	Register settings for alternate function whose output function is not used	
	.5.3	Register setting examples for used port and alternate functions	
	.5.4	Operation of ports that alternately function as SEGxx pins	
	.5.5	Operation of ports that alternately function as VL3, CAPL, and CAPH pins	
4.6		Cautions When Using Port Function	
	.6.1	Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)	
4	62	Notes on specifying the pin settings	139

5.	CL	OCK GENERATOR	140
5.1	1	Functions of Clock Generator	140
5.2	2	Configuration of Clock Generator	142
5.3	3	Registers Controlling Clock Generator	144
5	5.3.1	Clock operation mode control register (CMC)	145
5	5.3.2	System clock control register (CKC)	147
5	5.3.3	Clock operation status control register (CSC)	148
5	5.3.4	Oscillation stabilization time counter status register (OSTC)	149
5	5.3.5	Oscillation stabilization time select register (OSTS)	151
5	5.3.6	Peripheral enable registers 0, 1 (PER0, PER1)	
5	5.3.7	Subsystem clock supply mode control register (OSMC)	156
5	5.3.8	High-speed on-chip oscillator frequency select register (HOCODIV)	157
5	5.3.9	High-speed on-chip oscillator trimming register (HIOTRM)	158
5.4	4	System Clock Oscillator	159
5	5.4.1	X1 oscillator	159
5	5.4.2	XT1 oscillator	159
5	5.4.3	High-speed on-chip oscillator	163
5	5.4.4	Low-speed on-chip oscillator	163
5.5	5	Clock Generator Operation	164
5.6	3	Controlling Clock	166
5	5.6.1	Example of setting high-speed on-chip oscillator	166
5	5.6.2	Example of setting X1 oscillation clock	168
5	5.6.3	Example of setting XT1 oscillation clock	169
5	5.6.4	CPU clock status transition diagram	170
5	5.6.5	Condition before changing CPU clock and processing after changing CPU clock	176
5	5.6.6	Time required for switchover of CPU clock and main system clock	179
5	5.6.7	Conditions before clock oscillation is stopped	180
5.7	7	Resonator and Oscillator Constants	181
6.	TIM	IER ARRAY UNIT	
6.1	1	Functions of Timer Array Unit	
	3.1.1	Independent channel operation function	183
6	5.1.2	Simultaneous channel operation function	184
6	5.1.3	8-bit timer operation function (channels 1 and 3 only)	
6	5.1.4	LIN-bus supporting function (channel 7 only)	186
6.2	2	Configuration of Timer Array Unit	187
6	3.2.1	Timer count register mn (TCRmn)	193
6	5.2.2	Timer data register mn (TDRmn)	195
6.3	3	Registers Controlling Timer Array Unit	196
6	3.3.1	Peripheral enable register 0 (PER0)	
6	5.3.2	Timer clock select register m (TPSm)	198
6	6.3.3	Timer mode register mn (TMRmn)	201
6	6.3.4	Timer status register mn (TSRmn)	206
6	6.3.5	Timer channel enable status register m (TEm)	207
6	6.3.6	Timer channel start register m (TSm)	208
6	6.3.7	Timer channel stop register m (TTm)	210
6	6.3.8	Timer input select register 0 (TIS0)	211
6	6.3.9	Timer output enable register m (TOEm)	212
6	3.3.10	Timer output register m (TOm)	213

6.3.11	Timer output level register m (TOLm)	214
6.3.12	2 Timer output mode register m (TOMm)	215
6.3.13	B Input switch control register (ISC)	216
6.3.14	Noise filter enable register 1 (NFEN1)	217
6.3.15	Registers that control port functions of timer input/output pins	219
6.4	Basic Rules of Timer Array Unit	220
6.4.1	Basic rules of simultaneous channel operation function	220
6.4.2	Basic rules of 8-bit timer operation function (channels 1 and 3 only)	
6.5	Operation of Counter	223
6.5.1	Count clock (fTCLK)	223
6.5.2	Start timing of counter	225
6.5.3	Operation of counter	226
6.6	Channel Output (TOmn pin) Control	231
6.6.1	TOmn pin output circuit configuration	231
6.6.2	TOmn Pin Output Setting	232
6.6.3	Cautions on Channel Output Operation	233
6.6.4	Collective manipulation of TOmn bit	238
6.6.5	Timer Interrupt and TOmn Pin Output at Operation Start	239
6.7	Timer Input (TImn) Control	240
6.7.1	TImn input circuit configuration	240
6.7.2	Noise filter	240
6.7.3	Cautions on channel input operation	241
6.8	Independent Channel Operation Function of Timer Array Unit	242
6.8.1	Operation as interval timer/square wave output	242
6.8.2	Operation as external event counter	247
6.8.3	Operation as input pulse interval measurement	251
6.8.4	Operation as input signal high-/low-level width measurement	255
6.8.5	Operation as delay counter	259
6.9	Simultaneous Channel Operation Function of Timer Array Unit	263
6.9.1	Operation as one-shot pulse output function	263
6.9.2	Operation as PWM function	270
6.9.3	Operation as multiple PWM output function	277
6.10	Cautions When Using Timer Array Unit	285
6.10.1	Cautions When Using Timer output	285
7. 8-B	IT INTERVAL TIMER	286
7.1	Overview	286
7.2	I/O Pins	288
7.3	Registers	288
7.3.1	8-bit interval timer counter register ni (TRTni) (n = 0, i = 0, 1)	
7.3.2	8-bit interval timer counter register n (TRTn) (n = 0)	
7.3.3	8-bit interval timer compare register ni (TRTCMPni) (n = 0, i = 0, 1)	290
7.3.4	8-bit interval timer compare register n (TRTCMPn) (n = 0)	290
7.3.5	8-bit interval timer control register n (TRTCRn) (n = 0)	291
7.3.6	8-bit interval timer division register n (TRTMDn) (n = 0)	292
7.4	Operation	293
7.4.1	Count mode	293
7.4.2	Timer operation	294
7.4.3	Start/stop timing	296

7.4.	3.1 When count source (fSUB) is selected	296
7.4.	3.2 When count source (fsub/2m) is selected	298
7.4.4	Timing for updating compare register values	300
7.5	Notes on 8-Bit Interval Timer	301
7.5.1	Changing settings of operating mode	301
7.5.2	Accessing compare registers	301
7.5.3	8-bit interval timer setting procedure	301
8. REA	AL-TIME CLOCK 2	302
8.1	Functions of Real-time Clock 2	302
8.2	Configuration of Real-time Clock 2	302
8.3	Registers Controlling Real-time Clock 2	304
8.3.1	Peripheral enable register 0 (PER0)	
8.3.2	Subsystem clock supply mode control register (OSMC)	306
8.3.3	Real-time clock control register 0 (RTCC0)	
8.3.4	Real-time clock control register 1 (RTCC1)	
8.3.5	Second count register (SEC)	
8.3.6	Minute count register (MIN)	
8.3.7	Hour count register (HOUR)	
8.3.8	Day count register (DAY)	315
8.3.9	Week count register (WEEK)	
8.3.10	Month count register (MONTH)	317
8.3.11	Year count register (YEAR)	317
8.3.12		
8.3.13	· · · · · · · · · · · · · · · · · · ·	
8.3.14	g (
8.3.15	Alarm week register (ALARMWW)	322
8.4	Real-time Clock 2 Operation	
8.4.1	Starting operation of real-time clock 2	323
8.4.2	Shifting to HALT/STOP mode after starting operation	
8.4.3	Reading real-time clock 2	
8.4.4	Writing to real-time clock 2 counter	327
8.4.5	Setting alarm of real-time clock 2	
8.4.6	1 Hz output of real-time clock 2	330
8.4.7	Clock error correction register setting procedure	
8.4.8	Example of watch error correction of real-time clock 2	332
9. 12-E	BIT INTERVAL TIMER	334
	Functions of 12-bit Interval Timer	
	Configuration of 12-bit Interval Timer	
	Registers Controlling 12-bit Interval Timer	
9.3.1	Peripheral enable register 1 (PER1)	
9.3.2	Subsystem clock supply mode control register (OSMC)	
9.3.3	12-bit interval timer control register (ITMC)	
	12-bit Interval Timer Operation	
9.4.1	12-bit interval timer operation timing	
9.4.2	Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STO	330 Jh

10. CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	340
10.1 Functions of Clock Output/Buzzer Output Controller	340
10.2 Configuration of Clock Output/Buzzer Output Controller	
10.3 Registers Controlling Clock Output/Buzzer Output Controller	342
10.3.1 Clock output select registers n (CKSn)	342
10.3.2 Registers that control port functions of clock output/buzzer output pins	344
10.4 Operations of Clock Output/Buzzer Output Controller	345
10.4.1 Operation as output pin	345
10.5 Cautions of clock output/buzzer output controller	345
11. WATCHDOG TIMER	346
11.1 Functions of Watchdog Timer	
11.2 Configuration of Watchdog Timer	
11.3 Register Controlling Watchdog Timer	
11.3.1 Watchdog timer enable register (WDTE)	
11.4 Operation of Watchdog Timer	
11.4.1 Controlling operation of watchdog timer	
11.4.2 Setting overflow time of watchdog timer	
11.4.3 Setting window open period of watchdog timer	
11.4.4 Setting watchdog timer interval interrupt	
11.4.4 Octaing waterlades time interval interrupt	554
12. 12-BIT A/D CONVERTER	355
12.1 Overview	355
12.2 Register Descriptions	358
12.2.1 Peripheral enable registers 0 (PER0)	358
12.2.2 A/D data registers y (ADDRy)	
A/D temperature sensor data register (ADTSDR)	
A/D internal reference voltage data register (ADOCDR)	
12.2.3 A/D self-diagnosis data register (ADRD)	
12.2.4 A/D control register (ADCSR)	
12.2.5 A/D channel select register A0 (ADANSA0)	
12.2.6 A/D-converted value addition/average function select register 0 (ADADS0)	
12.2.7 A/D-converted value addition/average count select register (ADADC)	366
12.2.8 A/D control extended register (ADCER)	367
12.2.9 A/D conversion start trigger select register (ADSTRGR)	369
12.2.10 A/D conversion extended input control register (ADEXICR)	370
12.2.11 A/D sampling state register n (ADSSTRn) (n = 0 to 14, T, O)	371
12.2.12 A/D high-potential/low-potential reference voltage control register (ADHVREFCNT)	372
12.2.13 A/D conversion clock control register (ADCKS)	373
12.2.14 Analog reference voltage control register (VREFCR)	374
12.3 Operation	375
12.3.1 Scanning operation	375
12.3.2 Single scan mode	376
12.3.2.1 Basic operation	376
12.3.2.2 Channel selection and self-diagnosis	377
12.3.2.3 A/D conversion of temperature sensor output/internal reference voltage	
12.3.2.4 A/D conversion when 1/2 AVDD is selected	
12.3.3 Continuous scan mode	379
12.3.3.1 Rasic operation	370

12.3.3.2 Channel selection and self-diagnosis	380
12.3.4 Analog input sampling time and scan conversion time	381
12.3.5 Usage example of A/D data register automatic clearing function	384
12.3.6 A/D-converted value addition/average mode	
12.3.7 Starting A/D conversion with asynchronous trigger	
12.3.8 Starting A/D conversion with synchronous trigger from peripheral function	
12.4 Interrupt Sources and DTC Transfer Requests	
12.4.1 Interrupt requests	
12.5 Event Link Function	
12.5.1 12-bit A/D converter operation by event from the ELC	
12.5.2 Note on 12-bit A/D converter when an event is input from the ELC	
12.6 Selecting Reference Voltage	
12.7 Procedure for A/D Conversion when the Internal Reference Voltage is Selected as the	
potential Reference Voltage	•
12.8 Allowable Impedance of Signal Source	
12.9 Usage Notes	
12.9.1 Notes on reading data registers	
12.9.2 Procedure for stopping A/D conversion	
12.9.3 Point for Caution on Mode and Status Bits	
12.9.4 A/D conversion restarting timing and termination timing	
12.9.5 Point for Caution on Processing for Two Consecutive Scan End Interrupts	
12.9.6 Clock supply stop function setting	
12.9.7 Notes on entering low power consumption states	
12.9.8 Notes on canceling STOP mode	
12.9.9 ADHSC bit rewriting procedure	
12.9.10 Voltage range of analog power supply pins	
12.9.11 Notes on board design	
12.9.12 Notes on noise prevention	
12.9.12 Notes of hoise prevention	392
13. 12-BIT D/A CONVERTER	393
13.1 Overview	
13.2 Register Descriptions	
13.2.1 Peripheral enable registers 1 (PER1)	
13.2.2 D/A data register m (DADRm) (m = 0, 1)	
13.2.3 D/A control register (DACR)	
13.2.4 DADRm format select register (DADPR)	
13.2.5 D/A A/D synchronous start control register (DAADSCR)	
13.2.6 D/A VREF control register (DAVREFCR)	
13.3 Operation	
13.3.1 Measure against interference between D/A and A/D conversion	
13.4 Event Link Operation Setting Procedure	
13.5 Usage Notes on Event Link Operation	
13.6 Usage Notes	
13.6.1 Clock supply stop function setting	
13.6.2 Note on Usage When Measure against Interference between D/A and A/D Conver	
14. OPERATIONAL AMPLIFIER AND ANALOG SWITCH	
14.1 Functions of Operational Amplifier	403

14.2 Functions of Analog Switch	404
14.3 Configuration of Operational Amplifier	405
14.4 Configuration of Analog Multiplexers and Low-Resistance Switches	406
14.5 Registers Controlling Operational Amplifier	407
14.5.1 Operational amplifier mode control register (AMPMC)	408
14.5.2 Operational amplifier trigger mode control register (AMPTRM)	409
14.5.3 Operational amplifier ELC trigger select register (AMPTRS)	
14.5.4 Operational amplifier control register (AMPC)	
14.5.5 Operational amplifier monitor register (AMPMON)	
14.5.6 Peripheral enable register 1 (PER1)	
14.5.7 Analog multiplexer channel select register (MUXSWSR)	
14.5.8 Charge pump operation clock division ratio select register (PUPCKS	
14.5.9 Charge pump clock operation control register (PUPSCR)	
14.5.10 Low-resistance switch channel select and charge pump control regi	
14.5.11 Registers that control port functions of analog input pins	
14.6 Operation	
14.6.1 State Transitions	
14.6.2 Operational Amplifier Control Operation	
14.6.3 Software trigger mode	
14.6.4 ELC trigger mode	
14.6.5 ELC and A/D Trigger Mode	
14.7 Usage Notes on Operational Amplifier and Analog Switch	
14.7 Usage Notes on Operational Amplifier and Amalog Owiter	
15. VOLTAGE REFERENCE	428
15.1 Function of Voltage Reference	
15.2 Configuration of Voltage Reference	
15.3 Amplifier Registers Used in Voltage Reference	
·	
15.3.2 Analog reference voltage control register (VREFCR)	
·	
15.4.1 Reference voltage output function	
15.5 Cautions for Voltage Reference	431
AC COMPARATOR	400
16. COMPARATOR	
16.1 Functions of Comparator	
16.2 Configuration of Comparator	
16.3 Registers	
16.3.1 Peripheral enable register 1 (PER1)	
16.3.2 Comparator mode setting register (COMPMDR)	
16.3.3 Comparator filter control register (COMPFIR)	
16.3.4 Comparator output control register (COMPOCR)	
16.3.5 Port mode control register 4 (PMC4)	
16.3.6 Port mode registers 3, 4 (PM3, PM4)	439
16.4 Operation	
16.4.1 Comparator i digital filter (i = 0)	443
16.4.2 Comparator i (i = 0) interrupts	443
16.4.3 Event signal output to event link controller (ELC)	443
16.4.4 Comparator i output (i = 0)	445
16.4.5 Stopping or supplying comparator clock	445

17. SERI	ALARRAY UNIT	447
17.1 F	unctions of Serial Array Unit	448
17.1.1	Simplified SPI (CSI00, CSI10, CSI20, CSI30)	
17.1.2	UART (UART0 to UART3)	
17.1.3	Simplified I ² C (IIC00, IIC10, IIC20, IIC30)	
17.2 C	Configuration of Serial Array Unit	451
17.2.1	Shift register	
17.2.2	Lower 8/9 bits of the serial data register mn (SDRmn)	455
	Legisters Controlling Serial Array Unit	
17.3.1	Peripheral enable register 0 (PER0)	458
17.3.2	Serial clock select register m (SPSm)	
17.3.3	Serial mode register mn (SMRmn)	
17.3.4	Serial communication operation setting register mn (SCRmn)	
17.3.5	Serial data register mn (SDRmn)	
17.3.6	Serial flag clear trigger register mn (SIRmn)	
17.3.7	Serial status register mn (SSRmn)	
17.3.8	Serial channel start register m (SSm)	469
17.3.9	Serial channel stop register m (STm)	
17.3.10	Serial channel enable status register m (SEm)	
	Serial output enable register m (SOEm)	
	Serial output register m (SOm)	
17.3.13	Serial output level register m (SOLm)	474
	Serial standby control register m (SSCm)	
	Input switch control register (ISC)	
	Noise filter enable register 0 (NFEN0)	
	Registers that control port functions of serial input/output pins	
	Operation Stop Mode	
17.4.1	Stopping the operation by units	480
17.4.2	Stopping the operation by channels	
17.5 C	Operation of Simplified SPI (CSI00, CSI10, CSI20, CSI30) Communication	
17.5.1	Master transmission	
17.5.2	Master reception	492
17.5.3	Master transmission/reception	
17.5.4	Slave transmission	
17.5.5	Slave reception	516
17.5.6	Slave transmission/reception	
17.5.7	SNOOZE mode function	
17.5.8	Calculating transfer clock frequency	534
17.5.9	Procedure for processing errors that occurred during simplified SPI (CSI00, CSI10, CSI2	
	CSI30) communication	
17.6 C	Flock Synchronous Serial Communication with Slave Select Input Function	537
17.6.1	Slave transmission	540
17.6.2	Slave reception	550
17.6.3	Slave transmission/reception	557
17.6.4	Calculating transfer clock frequency	567
17.6.5	Procedure for processing errors that occurred during slave select input function communication	. 569
17.7 C	peration of UART (UART0 to UART3) Communication	
1771	UART transmission	572

17.7.2	UART reception	581
17.7.3	SNOOZE mode function	588
17.7.4	Calculating baud rate	596
	Procedure for processing errors that occurred during UART (UART0 to UART3)	
	communication	
17.8 LIN	N Communication Operation	601
17.8.1	LIN transmission	601
	LIN reception	
	peration of Simplified I ² C (IIC00, IIC10, IIC20, IIC30) Communication	
17.9.1	Address field transmission	611
17.9.2	Data transmission	616
17.9.3	Data reception	619
	Stop condition generation	
	Calculating transfer rate	624
	Procedure for processing errors that occurred during simplified I ² C (IIC00, IIC10, IIC20, IIC30) communication	. 626
18. SERIA	L INTERFACE IICA	627
	nctions of Serial Interface IICA	
	Infiguration of Serial Interface IICA	
	gisters Controlling Serial Interface IICA	
	Peripheral enable register 0 (PER0)	
	IICA control register n0 (IICCTLn0)	
	IICA status register n (IICSn)	
	IICA flag register n (IICFn)	
	IICA control register n1 (IICCTLn1)	
	IICA low-level width setting register n (IICWLn)	
	IICA high-level width setting register n (IICWHn)	
	Port mode register 6 (PM6)	
	Bus Mode Functions	
	Pin configuration	
	Setting transfer clock by using IICWLn and IICWHn registers	
	Bus Definitions and Control Methods	
	Start conditions	
	Addresses	
	Transfer direction specification	
	Acknowledge (ACK)	
	Stop condition	
	Clock Stretch	
	Canceling clock stretch	
	Interrupt request (INTIICAn) generation timing and clock stretch control	
	Address match detection method	
	Error detection	
	Extension code	
	Arbitration	
	Wakeup function	
	Communication reservation	
	Cautions	
	Communication operations	670
		11/11

18.5.17 Timing of I ² C interrupt request (INTIICAn) occurrence	678
18.6 Timing Charts	699
19. LCD CONTROLLER/DRIVER	714
19.1 Functions of LCD Controller/Driver	
19.2 Configuration of LCD Controller/Driver	
19.3 Registers Controlling LCD Controller/Driver	
19.3.1 LCD mode register 0 (LCDM0)	
19.3.2 LCD mode register 1 (LCDM1)	
19.3.3 Subsystem clock supply option control register (OSMC)	
19.3.4 LCD clock control register 0 (LCDC0)	
19.3.5 LCD boost level control register (VLCD)	
19.3.6 LCD input switch control register (ISCLCD)	
19.3.7 LCD port function registers 0 to 5 (PFSEG0 to PFSEG5)	
19.3.8 Port mode registers 0, 1, 3, 5, 7, 8 (PM0, PM1, PM3, PM5, PM7, PM8)	
19.4 LCD Display Data Registers	
19.5 Selection of LCD Display Register	738
19.5.1 A-pattern area and B-pattern area data display	738
19.5.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)	739
19.6 Setting the LCD Controller/Driver	740
19.7 Operation Stop Procedure	743
19.8 Supplying LCD Drive Voltages VL1, VL2, VL3, and VL4	744
19.8.1 External resistance division method	744
19.8.2 Internal voltage boosting method	746
19.8.3 Capacitor split method	747
19.9 Common and Segment Signals	748
19.10 Display Modes	757
19.10.1 Static display example	757
19.10.2 Two-time-slice display example	
19.10.3 Three-time-slice display example	
19.10.4 Four-time-slice display example	
19.10.5 Six-time-slice display example	
19.10.6 Eight-time-slice display example	774
20. DATA TRANSFER CONTROLLER (DTC)	
20.1 Functions of DTC	
20.2 Configuration of DTC	
20.3 Registers Controlling DTC	
20.3.1 Allocation of DTC control data area and DTC vector table area	
20.3.2 Control data allocation	
20.3.3 Vector table	
20.3.4 Peripheral enable register 1 (PER1)	
20.3.5 DTC control register j (DTCCRj) (j = 0 to 23)	
20.3.6 DTC block size register j (DTBLSj) (j = 0 to 23)	
20.3.7 DTC transfer count register j (DTCCTj) (j = 0 to 23)	
20.3.8 DTC transfer count reload register j (DTRLDj) (j = 0 to 23)	
20.3.9 DTC source address register j (DTSARj) (j = 0 to 23)	
20.3.10 DTC destination address register j (DTDARj) (j = 0 to 23)	
20.3.11 DTC activation enable register i (DTCENi) (i = 0 to 3)	791

20.3.12 D	OTC base address register (DTCBAR)	794
20.4 DTC	C Operation	794
20.4.1 A	Activation sources	795
20.4.2 N	lormal mode	796
20.4.3 R	Repeat mode	799
20.4.4 C	Chain transfers	803
20.5 Not	es on DTC	805
20.5.1 S	Setting DTC registers and vector table	805
20.5.2 A	Allocation of DTC control data area and DTC vector table area	805
20.5.3 D	OTC pending instruction	806
20.5.4 C	Operation when accessing data flash memory space	806
20.5.5 N	Number of DTC execution clock cycles	807
20.5.6 D	DTC response time	808
20.5.7 D	DTC activation sources	808
20.5.8 C	Operation in standby mode status	809
21. EVENT	LINK CONTROLLER (ELC)	810
	actions of ELC	
	of guration of ELC	
	gisters Controlling ELC	
_	Event output destination select register n (ELSELRn) (n = 00 to 21)	
	C Operation	
		0.0
22. INTERF	RUPT FUNCTIONS	817
22.1 Inte	rrupt Function Types	817
22.2 Inte	rrupt Sources and Configuration	817
	gisters Controlling Interrupt Functions	
-	nterrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)	
22.3.2 lr	nterrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)	830
	Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR1 PR10H, PR11L, PR11H, PR12L, PR12H)	
22.3.4 E	egisters (EGN0)edge enable registers (EGP0), external interrupt falling edge ena	able
	Program status word (PSW)	
	errupt Servicing Operations	
	Maskable interrupt request acknowledgment	
	Software interrupt request acknowledgment	
	Aultiple interrupt servicing	
	nterrupt servicing during division instruction	
	nterrupt request hold	
	TERRUPT FUNCTION	
	ctions of Key Interrupt	
	nfiguration of Key Interrupt	
-	gisters Controlling Key Interrupt	
	(ey return control register (KRCTL)	
	Key return mode register (KRM0)	
	Key return flag register (KRF)	
23.3.4 P	Port mode register 7 (PM7)	851

24. STANDBY FUNCTION	852
24.1 Standby function	852
24.2 Registers controlling standby function	853
24.3 Standby Function Operation	854
24.3.1 HALT mode	854
24.3.2 STOP mode	859
24.3.3 SNOOZE mode	865
25. RESET FUNCTION	868
25.1 Timing of Reset Operation	
25.2 States of Operation During Reset Periods	
25.3 Register for Confirming Reset Source	
25.3.1 Reset control flag register (RESF)	
25.3.2 Power-on-reset status register (PORSR)	
SO DOWED ON DECET ORDONE	
26. POWER-ON-RESET CIRCUIT	
26.1 Functions of Power-on-reset Circuit	
26.2 Configuration of Power-on-reset Circuit	
26.3 Operation of Power-on-reset Circuit	878
27. VOLTAGE DETECTOR	882
27.1 Functions of Voltage Detector	882
27.2 Configuration of Voltage Detector	883
27.3 Registers Controlling Voltage Detector	883
27.3.1 Voltage detection register (LVIM)	884
27.3.2 Voltage detection level register (LVIS)	885
27.4 Operation of Voltage Detector	888
27.4.1 When used as reset mode	888
27.4.2 When used as interrupt mode	890
27.4.3 When used as interrupt and reset mode	892
27.5 Cautions for Voltage Detector	898
28. SAFETY FUNCTIONS	900
28.1 Overview of Safety Functions	900
28.2 Registers Used by Safety Functions	
28.3 Operation of Safety Functions	
28.3.1 Flash memory CRC operation function (high-speed CRC)	
28.3.1.1 Flash memory CRC control register (CRC0CTL)	
28.3.1.2 Flash memory CRC operation result register (PGCRCL)	
28.3.2 CRC operation function (general-purpose CRC)	
28.3.2.1 CRC input register (CRCIN)	
28.3.2.2 CRC data register (CRCD)	
28.3.3 RAM parity error detection function	
28.3.3.1 RAM parity error control register (RPECTL)	
28.3.4 RAM guard function	
28.3.4.1 Invalid memory access detection control register (IAWCTL)	
28.3.5 SFR guard function	
28.3.5.1 Invalid memory access detection control register (IAWCTL)	

20.2.C. Invalid managery access detection function	040
28.3.6 Invalid memory access detection function	
28.3.6.1 Invalid memory access detection control register (IAWCTL)	
28.3.7 Frequency detection function	
28.3.7.1 Timer input select register 0 (TIS0)	
28.3.8 A/D test function	
28.3.8.1 A/D self-diagnosis data register (ADRD)	
28.3.9 Digital output signal level detection function for I/O ports	
28.3.9.1 Port mode select register (PMS)	915
	040
29. REGULATOR	
29.1 Regulator Overview	916
30. OPTION BYTE	917
30.1 Functions of Option Bytes	
• •	
· · · · · · · · · · · · · · · · · · ·	
30.1.2 On-chip debug option byte (000C3H/010C3H)	
30.2 Format of User Option Byte	
30.3 Format of On-chip Debug Option Byte	
30.4 Setting of Option Byte	925
31. FLASH MEMORY	026
31.1 Serial Programming Using Flash Memory Programmer	
31.1.1 Programming Environment	
31.1.2 Communication Mode	
31.2 Serial Programming Using External Device (that Incorporates UART)	
31.2.1 Programming Environment	
31.2.2 Communication Mode	
31.3 Connection of Pins on Board	
31.3.1 <u>P40/TO</u> OL0 pin	934
31.3.2 RESET pin	934
31.3.3 Port pins	935
31.3.4 REGC pin	935
31.3.5 X1 and X2 pins	935
31.3.6 Power supply	935
31.4 Serial Programming Method	936
31.4.1 Serial programming procedure	936
31.4.2 Flash memory programming mode	
31.4.3 Selecting communication mode	
31.4.4 Communication commands	
31.5 Processing Time for Each Command When Dedicated Flash Memory Programmer Is i	
(Reference Value)	
31.6 Self-Programming	942
31.6.1 Self-programming procedure	
31.6.2 Boot swap function	
31.6.3 Flash shield window function	
31.7 Security Settings	
31.8 Data Flash	
31.8.1 Data flash overview	
31.8.2 Register controlling data flash memory	949 950

31.8.2.1 Data flash control register (DFLCTL)	950
31.8.3 Procedure for accessing data flash memory	950
32. ON-CHIP DEBUG FUNCTION	
32.1 Connecting E1, E2, E2 Lite, E20 On-chip Debugging Emulator	
32.2 On-Chip Debug Security ID	
32.3 Securing of User Resources	952
33. BCD CORRECTION CIRCUIT	
33.1 BCD Correction Circuit Function	
33.2 Registers Used by BCD Correction Circuit	
33.2.1 BCD correction result register (BCDADJ)	
33.3 BCD Correction Circuit Operation	955
34. INSTRUCTION SET	057
34.1 Conventions Used in Operation List	
34.1.1 Operand identifiers and specification methods	
34.1.2 Description of operation column	
34.1.3 Description of flag operation column	
34.1.4 PREFIX Instruction 34.2 Operation List	
34.2 Operation List	901
35. ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)	979
35.1 Absolute Maximum Ratings	
35.2 Oscillator Characteristics	
35.2.1 X1 and XT1 oscillator characteristics	
35.2.2 On-chip oscillator characteristics	
35.3 DC Characteristics	
35.3.1 Pin characteristics	
35.3.2 Supply current characteristics	
35.4 AC Characteristics	
35.4.1 Basic operation	
35.5 Peripheral Functions Characteristics	
35.5.1 Serial array unit	
35.5.2 Serial interface IICA	
35.6 Analog Characteristics	. 1027
35.6.1 A/D converter characteristics	
35.6.2 Temperature sensor, internal reference voltage output characteristics	. 1030
35.6.3 D/A converter characteristics	
35.6.4 Comparator	. 1032
35.6.5 Rail to rail operational amplifier characteristics	. 1033
35.6.6 General purpose operational amplifier characteristics	. 1035
35.6.7 Voltage reference	. 1036
35.6.8 1/2 AVDD voltage output	. 1036
35.6.9 POR circuit characteristics	
35.6.10 LVD circuit characteristics	. 1038
35.6.11 Low-resistance switch	. 1039
35.7 Power supply voltage rising slope characteristics	. 1040
35.8 LCD Characteristics	1040

35.8.1	1 Resistance division method	1040
35.8.2	2 Internal voltage boosting method	1041
35.8.3	3 Capacitor split method	1043
35.9	RAM data retention characteristics	1044
35.10	Flash Memory Programming Characteristics	1044
35.11	Dedicated Flash Memory Programmer Communication (UART)	1044
35.12	Timing Specs for Switching Modes	1045
36. PA	CKAGE DRAWINGS	1046
36.1	80-pin products	1046
36.2	100-pin products	1048
APPEND	IX A REVISION HISTORY	
A.1	Major Revisions in This Edition	1050
A.2	Revision History of Preceding Editions	1051



RL78/L1A RENESAS MCU

R01UH0636EJ0130 Rev.1.30 Mar 22, 2024

CHAPTER 1 OUTLINE

1.1 Features

- O Ultra-low power consumption technology
 - VDD = single power supply voltage of 1.8 to 3.6 V
 - HALT mode
 - STOP mode
 - SNOOZE mode
- O RL78 CPU core
 - CISC architecture with 3-stage pipeline
 - Minimum instruction execution time: Can be changed from high speed (0.04167 μ s: @ 24 MHz operation with high-speed on-chip oscillator clock) to ultra-low speed (30.5 μ s: @ 32.768 kHz operation with subsystem clock)
 - Multiply/divide and multiply/accumulate instructions are supported.
 - Address space: 1 MB
 - General-purpose registers: (8-bit register \times 8) \times 4 banks
 - On-chip RAM: 5.5 KB
- O Code flash memory
 - Code flash memory: 48 to 128 KB
 - Block size: 1 KB
 - Prohibition of block erase and rewriting (security function)
 - On-chip debug function
 - Self-programming (with boot swap function/flash shield window function)
- O Data flash memory
 - Data flash memory: 8 KB
 - Background operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
 - Number of rewrites: 1,000,000 times (TYP.)
 - Voltage of rewrites: VDD = 1.8 to 3.6 V



- O High-speed on-chip oscillator
 - Select from 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
 - High accuracy: ±1.0% (VDD = 1.8 to 3.6 V, TA = -20 to +85°C)
- Operating ambient temperature
 - TA = -40 to +85°C (A: Consumer applications)
- O Power management and reset function
 - On-chip power-on-reset (POR) circuit
 - On-chip voltage detector (LVD) (Select interrupt and reset from 10 levels)
- O Data transfer controller (DTC)
 - Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode
 - Activation sources: Activated by interrupt sources (30 sources).
 - · Chain transfer function
- O Event link controller (ELC)
 - Event signals of 22 types can be linked to the specified peripheral function.
- Serial interfaces

Simplified SPI (CSI Note 1): 4 channels
 UART: 4 channels
 I²C/simplified I²C: 5 channels

○ Timers

16-bit timer: 8 channels
8-bit timer: 2 channels
12-bit interval timer: 1 channel

• Real-time clock 2: 1 channel (calendar for 99 years, alarm function, and clock correction

function)

• Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)

- O LCD controller/driver
 - Internal voltage boosting method, capacitor split method, and external resistance division method are switchable
 - Segment signal output: 32 (28) to 45 (41) Note 2
 - Common signal output: 4 (8) Note 2

O A/D converter

- 12-bit resolution A/D converter (1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V)
- Analog input: 10 to 15 channels (including a dedicated one for internal 1/2 AVDD)
- Internal reference voltage (TYP. 1.45 V) and temperature sensor Note 3

O D/A converter

- 12-bit resolution D/A converter (1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V)
- Analog output: 2 channels
- Output voltage: 0.35 V to AVDD 0.47 V

O Voltage reference

- The output voltage can be selected from among 1.5 V (typ.), 1.8 V (typ.), 2.048 V (typ.), and 2.5 V (typ.).
- Can be used as the internal reference voltage for A/D and D/A converters.

○ Comparator

- 1 channel
- Operating modes: Comparator high-speed mode, comparator low-speed mode, window mode
- The external reference voltage or internal reference voltage can be selected as the reference voltage.

Operational amplifier

- General-purpose operational amplifier: 1 channel
- Rail-to-rail operational amplifier with analog MUX: 2 channels

O I/O ports

- I/O ports: 59 to 79 (N-ch open drain I/O [withstand voltage of 6 V]: 2)
- Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor
- On-chip key interrupt function
- On-chip clock output/buzzer output controller

Others

- On-chip BCD (binary-coded decimal) correction circuit
- **Note 1.** Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.
- Note 2. The number in parentheses indicates the number of signal outputs when 8 coms are used.
- **Note 3.** Selectable only in HS (high-speed main) mode.
- Remark The functions mounted depend on the product. See 1.6 Outline of Functions.



○ ROM, RAM capacities


Flash ROM	Data Flash	RAM	RL78/L1A	
Flasii KOW	Data Flasii		80 pins	100 pins
128 KB	8 KB	5.5 KB	_	R5F11MPG
96 KB	8 KB	5.5 KB	R5F11MMF	R5F11MPF
64 KB	8 KB	5.5 KB	R5F11MME	R5F11MPE
48 KB	8 KB	5.5 KB	R5F11MMD	_

1.2 Ordering Information

<R>

<R>

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/L1A



Caution Orderable part numbers are current as of when this manual was published.

Please make sure to refer to the relevant product page on the Renesas website for the latest part numbers.


Table 1 - 1 List of Ordering Part Numbers

Pin	Din Fields		Orderable Part Number		
Count	Package	Fields of Application	Product Name	Packaging Specifications	RENESAS Code
80 pins	80-pin plastic LFQFP (12 x 12 mm, 0.5 mm pitch)	А	R5F11MMDAFB, R5F11MMEAFB, R5F11MMFAFB	#10, #50, #70	PLQP0080KB-B PLQP0080KJ-A
				#30	PLQP0080KB-B
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	А	R5F11MPEAFB, R5F11MPFAFB, R5F11MPGAFB	#10, #50, #70	PLQP0100KB-B PLQP0100KP-A
				#30	PLQP0100KB-B

1.3 Pin Configuration (Top View)

1.3.1 80-pin products

• 80-pin plastic LFQFP (fine pitch) (12 \times 12 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.2 100-pin products

• 100-pin plastic LFQFP (fine pitch) (14 × 14 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.4 Pin Identification

AMP0+ to AMP2+ : OP AMP + Input PCLBUZ0, PCLBUZ1 : Programmable Clock Output/

Buzzer Output

: Transmit Data

: LCD Power Supply

AMP0- to AMP2-: OP AMP - Input

AMP0O to AMP2O : OP AMP Output **REGC** : Regulator Capacitance

AMP0OPD to : Low Resistance Switch RESET : Reset

AMP2OPD RTC1HZ : Real-time Clock Correction

ADTRG : A/D External Trigger Input RxD0 to RxD3 : Receive Data

ANI00 to ANI13 : Analog Input SCK00, SCK10, SCK20, : Serial Clock Input/Output

ANO0, ANO1 : Analog Output SCK30

: Comparator Input

: OP AMP output analog MUX

SCLA0 AVDD : Analog Power Supply : Serial Clock Input/Output

: Analog Reference Voltage **AV**REFM SCL00, SCL10, SCL20, SCL30 : Serial Clock Output SDAA0, SDA00, SDA10, : Serial Data Input/Output Minus

AVREFP SDA20, SDA30

: Analog Reference Voltage

SEG0 to SEG44 : LCD Segment Output **AVss** : Analog Ground SI00, SI10, SI20, SI30 : Serial Data Input

CAPH, CAPL : Capacitor for LCD SO00, SO10, SO20, SO30 : Serial Data Output COM0 to COM7 : LCD Common Output SSI00

: Slave Select Input **EXCLK** : External Clock Input TI00 to TI07 : Timer Input

(Main System Clock) TO00 to TO07 : Timer Output

EXCLKS : External Clock Input TOOL0 : Data Input/Output for Tool

(Sub System Clock) TOOLRxD, TOOLTxD : Data Input/Output for

TxD0 to TxD3

VL1 to VL4

INTP0 to INTP7 : External Interrupt Input **External Device**

IVREF0 : Comparator Reference Input VCOUT0 : Comparator Output

KR0 to KR7 : Key Return VDD : Power Supply

MUX10 to MUX13 **VREFOUT** : Analog Reference Voltage switch

P00 to P07 : Port 0 Output

P11 to P17 Vss : Port 1 : Ground

P20, P21 P23 to P27 : Port 2 X1. X2 : Crystal Oscillator

P30 to P37 : Port 3 (Main System Clock)

P40 to P44 : Port 4 XT1. XT2 : Crystal Oscillator

P50 to P57 (Subsystem Clock) : Port 5

P60, P61 : Port 6

P70 to P77 : Port 7

P80, P81 : Port 8

P100, P101 : Port 10 P103 to P107

P121 to P127 : Port 12 P130, P137 : Port 13

P140 to P143 : Port 14 P150, P152 to P154 : Port 15


RENESAS

IVCMP0


MUX00 to MUX03.

1.5 Block Diagram

1.5.1 80-pin products



1.5.2 100-pin products



1.6 Outline of Functions

[80-pin, 100-pin products]

(1/2)

	ltom	80-pin	100-pin	
Item		R5F11MMx (x = D to F)	R5F11MPx (x = E to G)	
Code flash memory (KB)		48 to 96	64 to 128	
Data flash memory (KB)		8	8	
RAM (KB)		5.5	5.5	
Memory space		1 MB		
Main system clock High-speed system clock		X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: VDD = 2.7 to 3.6 V, 1 to 8 MHz: VDD = 1.8 to 2.7 V		
	High-speed on-chip oscillator clock	HS (high-speed main) operation mode: 1 to 24 MHz (VDD = 2.7 to 3.6 V), HS (high-speed main) operation mode: 1 to 16 MHz (VDD = 2.4 to 3.6 V), LS (low-speed main) operation mode: 1 to 8 MHz (VDD = 1.8 to 3.6 V)		
Subsystem clock		XT1 (crystal) oscillation, external subsystem clock 32.768 kHz (TYP.): VDD = 1.8 to 3.6 V	input (EXCLKS)	
Low-speed on-chip	oscillator clock	15 kHz (TYP.): VDD = 1.8 to 3.6 V		
General-purpose re	gister	8 bits × 32 registers (8 bits × 8 registers × 4 banks)		
Minimum instruction	execution time	0.04167 μs (High-speed on-chip oscillator clock: fHOCO = fIH = 24 MHz operation)		
		0.05 μs (High-speed system clock: fmx = 20 MHz operation)		
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)		
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), D Multiplication and Accumulation (16 bits × 16 bits) Rotate, barrel shift, and bit manipulation (Set, re 	ivision (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) s + 32 bits)	
I/O port	Total	59	79	
	CMOS I/O	52	71	
	CMOS input	5	5	
	CMOS output	0	1	
	N-ch open-drain I/O (6 V tolerance)	2	2	
Timer	16-bit timer TAU	8 channels (Timer outputs: 8, PWM outputs: 7 Note)		
	8-bit or 16-bit interval timer	2 channels (8 bits) / 1 channel (16 bits)		
	Watchdog timer	1 channel		
	12-bit interval timer	1 channel		
	Real-time clock 2	1 channel		
		1 1 Hz (subsystem clock: fsub = 32.768 kHz)		

Note The number of outputs varies, depending on the setting of channels in use and the number of the master.

(2/2)

			(212		
ltem -		80-pin	100-pin		
		R5F11MMx ($x = D$ to F)	R5F11MPx $(x = E \text{ to } G)$		
		2	2		
		(Main system clock: fMAIN = 20 MHz operation)	2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fSUB = 32.768 kHz operation)		
12-bit resolution	A/D converter	10 channels	14 channels		
12-bit resolution	D/A converter	2 channels	2 channels		
VREFOUT (volt	age reference)	2.5 V/2.048 V	V/1.8 V/1.5 V		
Operational amp	plifier	3 channels	3 channels		
AMP	nO with analog MUX switch	2 channels (2 in-out/channel)	2 channels (4 in-out/channel)		
Comparator		1 channel	1 channel		
Serial interface		Simplified SPI (CSI): 1 channel/UART: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel	 Simplified SPI (CSI): 1 channel/UART (LIN-bus supported): 1 channel/simplified I²C: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel/simplified I²C: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel/simplified I²C: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel/simplified I²C: 1 channel 		
	I ² C bus	1 channel	1 channel		
LCD controller/driver		Internal voltage boosting method, capacitor split are switchable.	Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.		
Segr	nent signal output	32 (28) Note 1	45 (41) Note 1		
Com	mon signal output	4 (8) Note 1			
Data transfer co	ontroller (DTC)	30 sources	30 sources		
Event link contro	oller (ELC)	Event input: 22, Event trigger output: 8	Event input: 22, Event trigger output: 8		
Vectored interru	pt Internal	31	31		
sources	External	9	9		
Key interrupt		8	8		
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by RAM parity error Internal reset by illegal-memory access			
Power-on-reset circuit		Power-on-reset: 1.51 ±0.04 V Power-down-reset: 1.50 ±0.04 V			
Voltage detector		• Rising edge: 1.88 V to 3.13 V (10 stages) • Falling edge: 1.84 V to 3.06 V (10 stages)	, , ,		
On-chip debug	function	Provided			
Power supply voltage		VDD = 1.8 to 3.6 V			
Operating ambi	ent temperature	TA = -40 to +85°C (A: Consumer applications)			

- **Note 1.** The number in parentheses indicates the number of signal outputs when 8 coms are used.
- Note 2. The illegal instruction is generated when instruction code FFH is executed.

 Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

CHAPTER 2 PIN FUNCTIONS

2.1 Port Function

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

Table 2 - 1 Pin I/O Buffer Power Supplies

(1) 80-pin products

Power Supply	Corresponding Pins
Vdd	 Port pins other than P20, P21, P23, P26, P27, P100, P101, P103, P106, P107, P140 to P143, P150, and P152 to P154 Pins other than port pins
AVDD	• P20, P21, P23, P26, P27, P100, P101, P103, P106, P107, P140 to P143, P150, and P152 to P154

(2) 100-pin products

Power Supply	Corresponding Pins	
VDD	 Port pins other than P20, P21, P23 to P27, P100, P103 to P107, P140 to P143, P150, and P152 to P154 Pins other than port pins 	
AVDD	• P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, and P152 to P154	

Setting in each port I/O, buffer, pull-up resistor is also valid for alternate functions.

2.1.1 80-pin products

(1/3)

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function	
P00	8-5-10	-10	invalid Note 1 SI30/RxD3/SDA30/ SEG34 Inp. Us sol (PCLBUZ0)/SEG35 TI00/TO00/INTP1/ Out SEG36	SCK30/SCL30/SEG33	Port 0. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P00 and P01 can be set to TTL input buffer. Output of P00 to P02 can be set to N-ch open-drain output (VDD tolerance).	
P01						
P02	7-5-10					
P03	7-5-4					
P04				INTP2/SEG37		
P05				TI06/TO06/SEG38		
P06				INTP5/SEG39		
P07						
P14	8-5-10	I/O	Digital input invalid Note 1	INTP7/PCLBUZ0/ SCK20/SCL20/SEG29	Port 1. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P14 can be set to TTL input buffer. Output of P14 can be set to N-ch open-drain output (VDD tolerance).	
P20	4-3-6 I/O	15-3	Analog output	ANO0	Port 2. 5-bit I/O port.	
P21	4-15-3		Analog input	ANI09/AMP0+	Input/output can be specified in 1-bit units. Analog input can be set (P21 and P23) ^{Note 2} .	
P23	4-3-6			AMP0-		
P26	4-15-3		ANI12/MUX01	Analog output can be set (P20) ^{Note 2} . Analog input/output can be set (P26 and P27) ^{Note 2} .		
P27			ANI13/MUX00			
P30	7-5-4	I/O	I/O Digital input	Digital input	INTP3/RTC1HZ/SEG20	Port 3.
P31		invalid Note 1	TI01/TO01/SEG21	6-bit I/O port.		
P32				INTP4/SEG22	CK10/SCL10/SEG25/ COUTO CLBUZ1/RxD1/SI10/ DA10/SEG26 Ose of an off-crip pull-up resistor can be specified by a software setting. Input of P35 and P36 can be set to TTL input buffer. Output of P35 to P37 can be set to N-ch open-drain output (VDD tolerance).	
P35	8-5-10	5-10	VCOUTO PCLBUZ' SDA10/S	SCK10/SCL10/SEG25/ VCOUT0		
P36	-			PCLBUZ1/RxD1/SI10/ SDA10/SEG26		
P37	7-5-10			TxD1/SO10/SEG27		

Note 1. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

Note 2. Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

For details, see Figure 4 - 7 Format of Peripheral I/O redirection register (PIOR).

(2/3)

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function		
P40	8-1-4	I/O	Input port	TOOL0/(TI01)/(TO01)/ SCK00/SCL00	Port 4. 3-bit I/O port.		
P43	7-3-4	-			SO00/TxD0/(TI00)/ (TO00)/TOOLTxD/ (INTP0)/IVCMP0	(TO00)/TOOLTxD/	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P44	8-3-4			SI00/RxD0/SDA00/ TOOLRxD/(PCLBUZ1)/ IVREF0	P43 and P44 can be set to analog input Note 2. Input of P40 and P44 can be set to TTL input buffer. Output of P40, P43 and P44 can be set to N-ch opendrain (VDD tolerance).		
P50	7-5-4	I/O	Digital input invalid Note 1	TI02/TO02/INTP6/SEG 4	Port 5. 3-bit I/O port.		
P51	1			TI04/TO04/SEG5	Input/output can be specified in 1-bit units.		
P52					Use of an on-chip pull-up resistor can be specified by a software setting at input port.		
P60	12-1-3	I/O	Input port	SCLA0/(TI02)/(TO02)/ (INTP3)/SSI00	Port 6. 2-bit I/O port.		
P61				SDAA0/(TI03)/(TO03)/ (INTP4)	Input/output can be specified in 1-bit units. Output of P60 and P61 can be set to N-ch open-drain output (6 V tolerance).		
P70	7-5-4	I/O	Digital input	KR7/SEG12	Port 7.		
P71			invalid Note 1	KR6/SEG13	8-bit I/O port.		
P72				KR5/SEG14	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a		
P73	1			KR4/SEG15	software setting at input port.		
P74	1			KR3/SEG16			
P75	1			KR2/SEG17			
P76				KR1/SEG18			
P77				KR0/TI07/TO07/SEG19			
P80	8-5-13	I/O	Analog input	AMP1OPD/RxD2/SI20/ SDA20/SEG44	Port 8. 2-bit I/O port.		
P81	7-5-25			AMP0OPD/TxD2/ SO20/SEG43	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Analog input can be set Note 2. Input of P80 can be set to TTL input buffer. Output of P80 and P81 can be set to N-ch open-drain output (VDD tolerance).		

- Note 1. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.
- **Note 2.** Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

(3/3)

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P100	4-3-6	I/O	Analog output	ANO1	Port 10. 5-bit I/O port.
P101	4-15-3		Analog	ANI00/AMP1+	Input/output can be specified in 1-bit units.
P103	4-3-6		input	AMP1-	Analog input can be set (P101 and P103) ^{Note 2} . Analog output can be set (P100) ^{Note 2} .
P106	4-15-3			ANI03/MUX11	Analog output can be set (F100) ^{1006 2} . Analog input/output can be set (P106 and P107) ^{Note 2} .
P107				ANI04/MUX10	Trialog inputouput sail so set (i ree and i rer)
P121	2-2-1	Input	Input port	X1	Port 12.
P122				X2/EXCLK	3-bit I/O port and 4-bit input only port.
P123				XT1	For only P125 to P127, input/output can be specified. For only P125 to P127, use of an on-chip pull-up resistor
P124				XT2/EXCLKS	can be specified by a software setting at input port.
P125	7-5-6	I/O		VL3/(TI06)/(TO06)/ (INTP7)	
P126	7-5-5			CAPL/(TI05)/(TO05)/ (INTP6)	
P127				CAPH/(TI04)/(TO04)/ (INTP5)	
P137	2-1-2	Input	Input port	INTP0/(SSI00)/ ADTRG	Port 13. 1-bit input only port.
P140	4-3-5	I/O	Analog input	ANI05	Port 14.
P141				ANI06	4-bit I/O port.
P142				ANI07	Input/output can be specified in 1-bit units. P140 to P143 can be set to analog input ^{Note 2} .
P143				ANI08	- F140 to F143 can be set to analog input 1000 2.
P150	4-15-3	I/O	Analog input	AMP2+	Port 15.
P152	4-15-3			AMP2-	4-bit I/O port.
P153	4-3-6			AMP2OPD	Input/output can be specified in 1-bit units. Analog input can be set ^{Note 2} .
P154	4-3-5			AVREFM	Analog input can be set """
RESET	2-1-1	Input	_	_	Input-only pin for external reset. Connect to VDD directly or via a resistor when external reset is not used.
COM0 to	18-5-1	Output	Output	_	COM-only pin.
COM4				SEG0	1
COM5				SEG1	1
COM6				SEG2	1
COM7				SEG3	1

Note 1. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

Note 2. Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

2.1.2 100-pin products

(1/4)

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P00	8-5-10	I/O	Digital input	SCK30/SCL30/SEG33	Port 0.
P01			invalid Note 1	SI30/RxD3/SDA30/ SEG34	8-bit I/O port. Input/output can be specified in 1-bit units.
P02	7-5-10			SO30/TxD3/ (PCLBUZ0)/SEG35	Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P00 and P01 can be set to TTL input buffer.
P03	7-5-4			TI00/TO00/INTP1/ SEG36	Output of P00 to P02 can be set to N-ch open-drain output (VDD tolerance).
P04	-			INTP2/SEG37	
P05				TI06/TO06/SEG38	
P06				INTP5/SEG39	
P07				TI05/TO05/SEG40	
P11	8-5-10	I/O	Digital input invalid Note 1	RxD2/SI20/SDA20/ SEG42	Port 1. 7-bit I/O port.
P12	7-5-10			TxD2/SO20/SEG41	Input/output can be specified in 1-bit units.
P13	7-5-4			SEG28	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P14	8-5-10			INTP7/PCLBUZ0/ SCK20/SCL20/SEG29	Input of P11 and P14 can be set to TTL input buffer. Output of P11, P12, and P14 can be set to N-ch open-
P15	7-5-4			SEG30	drain output (VDD tolerance).
P16	-			SEG31	
P17				SEG32	
P20	4-3-6	I/O	Analog output	ANO0	Port 2. 7-bit I/O port.
P21	4-15-3		Analog	ANI09/AMP0+	Input/output can be specified in 1-bit units.
P23	4-3-6		input	AMP0-	Analog input can be set (P21 and P23)Note 2.
P24	4-15-3			ANI10/MUX03	Analog output can be set (P20) ^{Note 2} . Analog input/output can be set (P24 to P27) ^{Note 2} .
P25				ANI11/MUX02	
P26				ANI12/MUX01	
P27				ANI13/MUX00	

Note 1. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

Note 2. Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

(2/4)

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P30	7-5-4	I/O	Digital input	INTP3/RTC1HZ/SEG20	Port 3.
P31			invalid Note 1	TI01/TO01/SEG21	8-bit I/O port.
P32				INTP4/SEG22	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a
P33				SEG23	software setting at input port. Input of P35 and P36 can be set to TTL input buffer.
P34				SEG24	Output of P35 and P36 can be set to N-ch open-drain output
P35	8-5-10			SCK10/SCL10/SEG25/ (VCOUT0)	(VDD tolerance).
P36				PCLBUZ1/RxD1/SI10/ SDA10/SEG26	
P37	7-5-10			TxD1/SO10/SEG27	
P40	8-1-4	I/O	Input port	TOOL0/(TI01)/(TO01)/ (SCK00/SCL00)	Port 4. 5-bit I/O port.
P41				SCK00/SCL00/(INTP2)	Input/output can be specified in 1-bit units.
P42	7-1-3			(INTP1)/VCOUT0	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P43	7-3-4			SO00/TxD0/(TI00)/ (TO00)/TOOLTxD/ (INTP0)/IVCMP0	P43 and P44can be set to analog input Note 2. Input of P40, P41 and P44 can be set to TTL input buffer. Output of P40, P41, P43, and P44 can be set to N-ch open-
P44	8-3-4	•		SI00/RxD0/SDA00/ TOOLRxD/(PCLBUZ1)/ IVREF0	drain output (VDD tolerance).
P50	7-5-4	I/O	Digital input invalid Note 1	TI02/TO02/INTP6/SEG 4	Port 5. 8-bit I/O port.
P51				TI04/TO04/SEG5	Input/output can be specified in 1-bit units.
P52				TI03/TO03/SEG6	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P53				SEG7	oonmano ooning at input porti
P54				SEG8	
P55				SEG9	
P56				SEG10	
P57				SEG11	
P60	12-1-3	I/O	Input port	SCLA0/(TI02)/(TO02)/ (INTP3)/SSI00	Port 6. 2-bit I/O port.
P61				SDAA0/(TI03)/(TO03)/ (INTP4)	Input/output can be specified in 1-bit units. Output of P60 and P61 is N-ch open-drain output (6 V tolerance).

Note 1. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

Note 2. Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

(3/4)

		1	I	T	(3/4)
Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P70	7-5-4	I/O	Digital input	KR7/SEG12	Port 7.
P71	1		invalid Note 1	KR6/SEG13	8-bit I/O port.
P72	1			KR5/SEG14	Input/output can be specified in 1-bit units.
P73				KR4/SEG15	Use of an on-chip pull-up resistor can be specified by a
P74	1			KR3/SEG16	software setting at input port.
P75	1			KR2/SEG17	1
P76	1			KR1/SEG18	1
P77	1			KR0/TI07/TO07/	1
				SEG19	
P80	8-5-13	I/O	Analog input	AMP1OPD/(RxD2/	Port 8.
				SI20/SDA20)/SEG44	2-bit I/O port.
P81	7-5-25	1		AMP0OPD/(TxD2/	Input/output can be specified in 1-bit units.
				SO20)/SEG43	Use of an on-chip pull-up resistor can be specified by a
					software setting at input port.
					Analog input can be set Note 2.
					Input of P80 can be set to TTL input buffer.
					Output of P80 and P81 can be set to N-ch open-drain output
					(VDD tolerance).
P100	4-3-6	I/O	Analog	ANO1	Port 10.
			output		7-bit I/O port.
P101	4-15-3		Analog input	ANI00/AMP1+	Input/output can be specified in 1-bit units.
P103	4-3-6			AMP1-	Analog input can be set (P101 and P103)Note 2.
P104	4-15-3			ANI01/MUX13	Analog output can be set (P100)Note 2.
P105				ANI02/MUX12	Analog input/output can be set (P104 to P107)Note 2.
P106				ANI03/MUX11	
P107				ANI04/MUX10	
P121	2-2-1	Input	Input port	X1	Port 12.
P122				X2/EXCLK	3-bit I/O port and 4-bit input only port.
P123				XT1	For only P125 to P127, input/output can be specified.
P124	1			XT2/EXCLKS	For only P125 to P127, use of an on-chip pull-up resistor
P125	7-5-6	I/O	1	VL3/(TI06)/(TO06)/	can be specified by a software setting at input port.
				(INTP7)	
P126	7-5-5	1		CAPL/(TI05)/(TO05)/	1
				(INTP6)	
P127	1			CAPH/(TI04)/(TO04)/	1
				(INTP5)	
P130	1-1-2	Output	Output port	_	Port 13.
P137	2-1-2	Input	Input port	INTP0/(SSI00)/	1-bit output only port and 1-bit input only port.
				ADTRG	
P140	4-3-5	I/O	Analog input	ANI05	Port 14.
P141	1			ANI06	4-bit I/O port.
P142	1			ANI07	Input/output can be specified in 1-bit units.
P143	1			ANI08	Analog input can be set Note 2.
L	1	1	I .	1	I and the second

Note 1. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

Note 2. Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

(4/4)

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P150	4-15-3	I/O	Analog input	AMP2+	Port 15.
P152	4-15-3			AMP2-	4-bit I/O port.
P153	4-3-6			AMP2OPD	Input/output can be specified in 1-bit units.
P154	4-3-5			AVREFM	Analog input can be set ^{Note} .
RESET	2-1-1	Input	_	_	Input-only pin for external reset. Connect to VDD directly or via a resistor when external reset is not used.
COM0 to COM3	18-5-1	Output	Output	_	COM-only pin.
COM4	1			SEG0	
COM5	1			SEG1	
COM6	1			SEG2]
COM7	1			SEG3]

Note Each pin can be specified as either digital or analog by setting port mode control register x (PMCx) (Can be specified in 1-bit units).

2.2 Functions other than port pins

2.2.1 With functions for each product

(1/5)

Function Name	100-pin	80-pin
ANI00	√	$\sqrt{}$
ANI01	√	_
ANI02	√	_
ANI03	√	$\sqrt{}$
ANI04	√	V
ANI05	√	V
ANI06	√	$\sqrt{}$
ANI07	√	√
ANI08	√	√
ANI09	√	V
ANI10	√	_
ANI11	√	_
ANI12	√	\checkmark
ANI13	√	\checkmark
ADTRG	√	$\sqrt{}$
ANO0	√	\checkmark
ANO1	√	√
AVREFP/VREFOUT	√	$\sqrt{}$
AVREFM	√	$\sqrt{}$
AMP0+	√	√
AMP0-	√	V
AMP0O	√	\checkmark
AMP0OPD	√	$\sqrt{}$
AMP1+	√	\checkmark
AMP1-	V	$\sqrt{}$
AMP1O	√	$\sqrt{}$
AMP1OPD	V	V
AMP2+	V	$\sqrt{}$
AMP2-	√	$\sqrt{}$
AMP2O	√	$\sqrt{}$
AMP2OPD	√	$\sqrt{}$
MUX00	√	√
MUX01	√	√
MUX02	√	_
MUX03	√	_
MUX10	√	√
MUX11	√	$\sqrt{}$
MUX12	√	_
MUX13	V	-
AVDD	$\sqrt{}$	$\sqrt{}$

(2/5)

Function Name	100-pin	(2/5) 80-pin
AVss	100-pii1 √	
	V √	√ √
IVREF0	·	√ √
IVCMP0	√ 	
VCOUT0	√ /	√
INTP0	√ /	√
INTP1	√	√
INTP2	√ 	√
INTP3	√ 	√
INTP4	V	√
INTP5	√	√
INTP6	√	V
INTP7	√	√
KR0	√	√
KR1	√	1
KR2	√	V
KR3	V	~
KR4	√	√
KR5	√	√
KR6	√	\checkmark
KR7	√	√
PCLBUZ0	√	V
PCLBUZ1	√	V
REGC	V	V
RTC1HZ	V	V
RESET	√	V
RxD0	√	√
RxD1	√	√
RxD2	√	√
RxD3	√	√
SCK00	√	√
SCK10	√	√
SCK20	√	
SCK30	√ V	√
SCLA0	· √	√
SCL00	· √	√
SCL10	· √	√ ·
SCL20	· √	
SCL30	· √	
SDAA0	· √	
SDA00	· √	
SDA10	√	√
SDA10	√ √	√
SDA30	V √	√
SI00	V √	
GIOO	٧	٧

(3/5)

Function Name	100-pin	(3/5) 80-pin
SI10	100-pii1 √	
SI20	√ √	√
	√ √	√
SI30	√ √	√
SO00		
SO10	√ 	√
SO20	√ 	√
SO30	√	√
<u>SSI00</u>	√	√
T100	V	√
TI01	V	√
TI02	V	√
TI03	√	\checkmark
TI04	√	√
TI05	√	√
TI06	√	V
TI07	$\sqrt{}$	$\sqrt{}$
TO00	V	\checkmark
TO01	V	\checkmark
TO02	√	V
TO03	√	√
TO04	√	√
TO05	√	√
TO06	√	√
TO07	V	V
TxD0	V	V
TxD1	V	V
TxD2	V	V
TxD3	V	V
VL1	V	V
VL2	V	V
VL3	V	V
VL4	√	V
САРН	√	V
CAPL	√	V
X1	√	V
X2	√	V
EXCLK	√	V
EXCLKS	√	V
XT1	√	V
XT2	√	V
VDD	√	V
Vss	√	√
TOOLRxD	√	√
TOOLTxD	√	
	[

(4/5)

Function Name	100-pin	80-pin
TOOL0	√ √	√ √
COM0	√	√
COM1	√ ·	V
COM2	V	V
COM3	V	V
COM4	V	V
COM5	V	V
COM6	V	V
COM7	√	√
SEG0	V	V
SEG1	V	V
SEG2	V	V
SEG3	V	V
SEG4	V	V
SEG5	√	V
SEG6	√	\checkmark
SEG7	V	<u> </u>
SEG8	V	_
SEG9	V	_
SEG10	V	_
SEG11	√	_
SEG12	V	√
SEG13	V	V
SEG14	V	V
SEG15	V	\checkmark
SEG16	V	\checkmark
SEG17	V	V
SEG18	V	$\sqrt{}$
SEG19	V	$\sqrt{}$
SEG20	√	√
SEG21	√	√
SEG22	V	$\sqrt{}$
SEG23	V	_
SEG24	V	-
SEG25	V	√
SEG26	V	√
SEG27	V	$\sqrt{}$
SEG28	V	
SEG29	V	V
SEG30	√ ,	_
SEG31	V	<u> </u>
SEG32	√ ,	
SEG33	√ ,	√ /
SEG34	√	√

(5/5)

Function Name	100-pin	80-pin
SEG35	V	√
SEG36	√	√
SEG37	√	√
SEG38	√	√
SEG39	√	√
SEG40	√	√
SEG41	V	_
SEG42	√	_
SEG43	√ √	V
SEG44	√	V

2.2.2 Description of Functions

(1/2)

Function Name	I/O	Function	
ANI00 to ANI13	Input	A/D converter analog input	
ADTRG	Input	A/D converter external trigger input	
ANO0, ANO1	Output	D/A converter output	
INTP0 to INTP7	Input	External interrupt request input	
		Specified the valid edge: Rising edge, falling edge, or both rising and falling edges	
IVCMP0	Input	Comparator analog voltage input	
IVREF0	Input	Comparator reference voltage input	
VCOUT0	Output	Comparator output	
AMP0+, AMP1+, AMP2+	Input	Operational amplifier positive input	
AMP0-, AMP1-, AMP2-	Input	Operational amplifier negative input	
AMP0O, AMP1O, AMP2O	Output	Operational amplifier output	
AMP0OPD, AMP1OPD, AMP2OPD	Input	Low-resistance switch	
MUX00 to MUX03, MUX10 to MUX13	Input	Operational amplifier output analog MUX switch	
KR0 to KR7	Input	Key interrupt input	
PCLBUZ0, PCLBUZ1	Output	Clock output/buzzer output	
REGC		Pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal	
	_	voltage.	
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	
RESET	Input	This is the active-low system reset input pin. When the external reset pin is not used, connect this pin directly or via a resistor to VDD.	
RxD0 to RxD3	Input	Serial data input pins of serial interfaces UART0, UART1, UART2, and UART3	
TxD0 to TxD3	Output	Serial data output pins of serial interfaces UART0, UART1, UART2, and UART3	
SCK00, SCK10, SCK20, SCK30	I/O	Serial clock I/O pins of serial interfaces CSI00, CSI10, CSI20, and CSI30	
SI00, SI10, SI20, SI30	Input	Serial data input pins of serial interfaces CSI00, CSI10, CSI20, and CSI30	
SO00, SO10, SO20, SO30	Output	Serial data output pins of serial interfaces CSI00, CSI10, CSI20, and CSI30	
SSI00	Input	Slave select input pin of serial interface CSI00	
SCL00, SCL10, SCL20, SCL30	Output	Serial clock output pins of serial interfaces IIC00, IIC10, IIC20, and IIC30	
SDA00, SDA10, SDA20, SDA30	I/O	Serial data I/O pins of serial interfaces IIC00, IIC10, IIC20, and IIC30	
SCLA0	I/O	Serial clock I/O pins of serial interface IICA0	
SDAA0	I/O	Serial data I/O pins of serial interface IICA0	
TI00 to TI07	Input	The pins for inputting an external count clock/capture trigger to 16-bit timers 00 to 07	
TO00 to TO07	Output	Timer output pins of 16-bit timers 00 to 07	
VL1 to VL4		LCD drive voltage	
CAPH, CAPL	_	Connecting a capacitor for LCD controller/driver	
X1, X2	_	Resonator connection for main system clock	
		•	

(2/2)

Function Name	I/O	Function	
XT1, XT2	_	Resonator connection for subsystem clock	
EXCLKS	Input	External clock input for subsystem clock	
VDD	_	Positive power supply for all pins	
AVDD	_	Positive power supply for analog macro	
AVREFP /VREFOUT	I/O	A/D converter and D/A converter positive reference voltage input and output	
AV ^{REFM}	Input	A/D converter and D/A converter negative reference voltage input	
Vss	_	Ground voltage for all pins	
AVss	_	Ground voltage for analog macro	
TOOLRxD	Input	UART reception pin for the external device connection used during flash memory programming	
TOOLTXD	Output	UART transmission pin for the external device connection used during flash memory programming	
TOOL0	I/O	Data I/O for flash memory programmer/debugger	
COM0 to COM7	Output	LCD controller/driver common signal output	
SEG0 to SEG44	Output	LCD controller/driver segment signal output	

Caution After reset release, the relationship between P40/TOOL0 and the operating mode are as follows.

Table 2 - 2 Relationship Between P40/TOOL0 and Operating Mode After Reset Release

P40/TOOL0	Operating mode	
VDD	Normal operation mode	
0 V	Flash memory programming mode	

For details, see 31.4 Serial Programming Method.

Remark

Use bypass capacitors (about 0.1 μ F) as noise and latch up countermeasures with relatively thick wires at the shortest distance to VDD to Vss lines.

2.3 Connection of Unused Pins

Table 2 - 3 shows the connections of unused pins.

Remark The pins mounted depend on the product. Refer to 1.3 Pin Configuration (Top View) and 2.1 Port Function.

Table 2 - 3 Connection of Unused Pins

Pin Name	I/O	Recommended Connection of Unused Pins				
P00 to P07	I/O	Digital input invalid:	Leave open.			
P10 to P17	1	Digital input:	Independently connect to VDD or Vss via a resistor.			
		Digital output: Segment output:	Leave open. Leave open.			
P20, P21, P23 to P27		Input: Output:	Independently connect to AVDD or AVSS via a resistor. Leave open.			
P30 to P37		Digital input invalid: Digital input: Digital output: Segment output:	Leave open. Independently connect to VDD or VSS via a resistor. Leave open. Leave open.			
P40/TOOL0		Input: Output:	Independently connect to VDD via a resistor, or leave open. Leave open.			
P41 to P44		Input: Output:	Independently connect to VDD or Vss via a resistor. Leave open.			
P50 to P57		Digital input invalid: Digital input: Digital output: Segment output:	Leave open. Independently connect to VDD or Vss via a resistor. Leave open. Leave open.			
P60, P61		Input: Output:	Independently connect to VDD or Vss via a resistor. Leave open.			
P70 to P77		Digital input invalid: Digital input: Digital output: Segment output:	Leave open. Independently connect to VDD or Vss via a resistor. Leave open. Leave open.			
P80, P81		Analog input mode: Digital input invalid: Digital input: Digital output: Segment output:	Independently connect to VDD or VSS via a resistor. Leave open. Independently connect to VDD or VSS via a resistor. Leave open. Leave open.			
P100, P101, P103 to P107		Input: Output:	Independently connect to AVDD or AVSS via a resistor. Leave open.			
P121 to P124	Input	Independently connect to VDD or VSS via a resistor.				
P125 to P127	I/O	Input: Output:	Independently connect to VDD or Vss via a resistor. Leave open.			
P130	Output	Leave open.				
P137	Input	Independently connect to VDD or Vss via a resistor.				
P140 to P143	I/O	Input:	Independently connect to AVDD or AVss via a resistor.			
P150, P152 to P154		Output:	Leave open.			
RESET	Input	Connect to VDD directly or via a resistor.				
AVREFP/VREFOUT	_	Leave open.				
REGC	_	Connect to Vss via a capacitor (0.47 to 1 μF).				
COM0 to COM7	Output	Leave open.				
VL1, VL2, VL4	_	Leave open.				

2.4 Pin Block Diagrams

For the pin types listed in **2.1.1 80-pin products** to **2.1.2 100-pin products**, pin block diagrams are shown in Figures 2 - 1 to 2 - 20.

Figure 2 - 1 Pin Block Diagram of Pin Type 1-1-2




Figure 2 - 2 Pin Block Diagram of Pin Type 2-1-1





Figure 2 - 3 Pin Block Diagram of Pin Type 2-1-2



Clock generator ◀ CMC OSCSEL/ OSCSELS Alternate RD function P122/X2/EXCLK/Alternate function Internal bus P124/XT2/EXCLKS/Alternate function CMC EXCLK, OSCSEL/ EXCLKS, OSCSELS P-ch N-ch Alternate RD function P121/X1/Alternate function P123/XT1/Alternate function

Figure 2 - 4 Pin Block Diagram of Pin Type 2-2-1




Figure 2 - 5 Pin Block Diagram of Pin Type 4-3-5




Figure 2 - 6 Pin Block Diagram of Pin Type 4-3-6




Figure 2 - 7 Pin Block Diagram of Pin Type 4-15-3




Figure 2 - 8 Pin Block Diagram of Pin Type 7-1-3




Figure 2 - 9 Pin Block Diagram of Pin Type 7-3-4

Caution The input buffer is enabled even if the type 7-3-4 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 7-3-4 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).

Remark 1. Refer to 2.1 Port Function for alternate functions.




Figure 2 - 10 Pin Block Diagram of Pin Type 7-5-4




Figure 2 - 11 Pin Block Diagram of Pin Type 7-5-5




Figure 2 - 12 Pin Block Diagram of Pin Type 7-5-6

Vdd WRpu PU register (PUmn) WRPFSEG PFSEG register (PFSEG) Alternate function RD Л Selector **WR**PORT Internal bus Output latch (Pmn) O Pmn **WR**PM PM register (PMmn) Vss Alternate function (SAU) Alternate function (other than SAU) **WR**POM POM register (POMmn) WRPMS LCD controller/driver PMS register (PMS0)

Figure 2 - 13 Pin Block Diagram of Pin Type 7-5-10

Caution The input buffer is enabled even if the type 7-5-10 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 7-5-10 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).

Remark 1. Refer to 2.1 Port Function for alternate functions.




Figure 2 - 14 Pin Block Diagram of Pin Type 7-5-25

Caution The input buffer is enabled even if the type 7-5-25 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 7-5-25 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).

Remark 1. Refer to 2.1 Port Function for alternate functions.




Figure 2 - 15 Pin Block Diagram of Pin Type 8-1-4

- Caution 1. The input buffer is enabled even if the type 8-1-4 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 8-1-4 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).
- Caution 2. When the type 8-1-4 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-1-4 pin due to the configuration of the TTL input buffer. Drive the type 8-1-4 pin low to prevent the through current.
- Remark 1. Refer to 2.1 Port Function for alternate functions.
- Remark 2. SAU: Serial array unit




Figure 2 - 16 Pin Block Diagram of Pin Type 8-3-4

- Caution 1. The input buffer is enabled even if the type 8-3-4 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 8-3-4 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).
- Caution 2. When the type 8-3-4 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-3-4 pin due to the configuration of the TTL input buffer. Drive the type 8-3-4 pin low to prevent the through current.
- Remark 1. Refer to 2.1 Port Function for alternate functions.
- Remark 2. SAU: Serial array unit






Figure 2 - 17 Pin Block Diagram of Pin Type 8-5-10

- Caution 1. The input buffer is enabled even if the type 8-5-10 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 8-5-10 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).
- Caution 2. When the type 8-5-10 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-5-10 pin due to the configuration of the TTL input buffer. Drive the type 8-5-10 pin low to prevent the through current.
- Remark 1. Refer to 2.1 Port Function for alternate functions.
- Remark 2. SAU: Serial array unit






Figure 2 - 18 Pin Block Diagram of Pin Type 8-5-13

- Caution 1. The input buffer is enabled even if the type 8-5-13 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 8-5-13 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EVDD level).
- Caution 2. When the type 8-5-13 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-5-13 pin due to the configuration of the TTL input buffer. Drive the type 8-5-13 pin low to prevent the through current.
- Remark 1. Refer to 2.1 Port Function for alternate functions.
- Remark 2. SAU: Serial array unit




Figure 2 - 19 Pin Block Diagram of Pin Type 12-1-3

Figure 2 - 20 Pin Block Diagram of Pin Type 18-5-1

CHAPTER 3 CPU ARCHITECTURE

3.1 Overview

The CPU core in the RL78 microcontroller employs the Harvard architecture which has independent instruction fetch bus, address bus and data bus. In addition, through the adoption of three-stage pipeline control of fetch, decode, and memory access, the operation efficiency is remarkably improved over the conventional CPU core. The CPU core features high performance and highly functional instruction processing, and can be suited for use in various applications that require high speed and highly functional processing.

The RL78/L1A integrates the RL78-S3 core that has the following features.

- 3-stage pipeline CISC architecture
- Address space: 1 MB
- Minimum instruction execution time: One instruction per clock cycle
- General-purpose registers: Eight 8-bit registers
- Type of instruction: 81
- Data allocation: Little endian
- Multiply/divide and multiply/accumulate instructions: Supported

3.2 Memory Space

Products in the RL78/L1A can access a 1 MB memory space. Figures 3 - 1 to 3 - 4 show the memory maps.






Figure 3 - 1 Memory Map (R5F11MMD)

- **Note 1.** Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DTC transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.
 - The RAM area used by the flash library starts at FE900H. For the RAM areas used by the flash library, see **Self RAM list** of Flash Self-Programming Library for RL78 Family (R20UT2944).
- **Note 2.** Instructions can be executed from the RAM area excluding the general-purpose register area.
- Note 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- Note 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 31.7 Security Settings).
- Caution 1. While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

 Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 28.3.3 RAM parity error detection function.
- Caution 2. The internal RAM area in the following product cannot be used as the stack memory when using the on-chip debugging trace function.

R5F11MMD: FED00H to FF0FFH






Figure 3 - 2 Memory Map (R5F11MxE (x = M, P))

- Note 1. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DTC transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.

 The RAM area used by the flash library starts at FE900H. For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).
- **Note 2.** Instructions can be executed from the RAM area excluding the general-purpose register area.
- Note 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- Note 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 31.7 Security Settings).
- Caution 1. While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

 Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 28.3.3 RAM parity error detection function.
- Caution 2. The internal RAM area in the following product cannot be used as the stack memory when using the on-chip debugging trace function.

R5F11MxE (x = M, P): FED00H to FF0FFH






Figure 3 - 3 Memory Map (R5F11MxF (x = M, P))

- Note 1. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DTC transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.

 The RAM area used by the flash library starts at FE900H. For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).
- **Note 2.** Instructions can be executed from the RAM area excluding the general-purpose register area.
- Note 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- Note 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 31.7 Security Settings).
- Caution 1. While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

 Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 28.3.3 RAM parity error detection function.
- Caution 2. The internal RAM area in the following product cannot be used as the stack memory when using the on-chip debugging trace function.

R5F11MxF (x = M, P): FED00H to FF0FFH






Figure 3 - 4 Memory Map (R5F11MPG)

- Note 1. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DTC transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.

 The RAM area used by the flash library starts at FE900H. For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).
- **Note 2.** Instructions can be executed from the RAM area excluding the general-purpose register area.
- Note 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- Note 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 31.7 Security Settings).
- Caution 1. While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.


 Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 28.3.3 RAM parity error detection function.
- Caution 2. The internal RAM area in the following product cannot be used as the stack memory when using the on-chip debugging trace function.

 R5F11MPG: FED00H to FF0FFH



Remark The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see Table 3 - 1

Correspondence Between Address Values and Block Numbers in Flash Memory.



Correspondence between the address values and block numbers in the flash memory are shown below.

Table 3 - 1 Correspondence Between Address Values and Block Numbers in Flash Memory

Address Value	Block Number						
00000H to 003FFH	00H	08000H to 083FFH	20H	10000H to 103FFH	40H	18000H to 183FFH	60H
00400H to 007FFH	01H	08400H to 087FFH	21H	10400H to 107FFH	41H	18400H to 187FFH	61H
00800H to 00BFFH	02H	08800H to 08BFFH	22H	10800H to 10BFFH	42H	18800H to 18BFFH	62H
00C00H to 00FFFH	03H	08C00H to 08FFFH	23H	10C00H to 10FFFH	43H	18C00H to 18FFFH	63H
01000H to 013FFH	04H	09000H to 093FFH	24H	11000H to 113FFH	44H	19000H to 193FFH	64H
01400H to 017FFH	05H	09400H to 097FFH	25H	11400H to 117FFH	45H	19400H to 197FFH	65H
01800H to 01BFFH	06H	09800H to 09BFFH	26H	11800H to 11BFFH	46H	19800H to 19BFFH	66H
01C00H to 01FFFH	07H	09C00H to 09FFFH	27H	11C00H to 11FFFH	47H	19C00H to 19FFFH	67H
02000H to 023FFH	08H	0A000H to 0A3FFH	28H	12000H to 123FFH	48H	1A000H to 1A3FFH	68H
02400H to 027FFH	09H	0A400H to 0A7FFH	29H	12400H to 127FFH	49H	1A400H to 1A7FFH	69H
02800H to 02BFFH	0AH	0A800H to 0ABFFH	2AH	12800H to 12BFFH	4AH	1A800H to 1ABFFH	6AH
02C00H to 02FFFH	0BH	0AC00H to 0AFFFH	2BH	12C00H to 12FFFH	4BH	1AC00H to 1AFFFH	6BH
03000H to 033FFH	0CH	0B000H to 0B3FFH	2CH	13000H to 133FFH	4CH	1B000H to 1B3FFH	6CH
03400H to 037FFH	0DH	0B400H to 0B7FFH	2DH	13400H to 137FFH	4DH	1B400H to 1B7FFH	6DH
03800H to 03BFFH	0EH	0B800H to 0BBFFH	2EH	13800H to 13BFFH	4EH	1B800H to 1BBFFH	6EH
03C00H to 03FFFH	0FH	0BC00H to 0BFFFH	2FH	13C00H to 13FFFH	4FH	1BC00H to 1BFFFH	6FH
04000H to 043FFH	10H	0C000H to 0C3FFH	30H	14000H to 143FFH	50H	1C000H to 1C3FFH	70H
04400H to 047FFH	11H	0C400H to 0C7FFH	31H	14400H to 147FFH	51H	1C400H to 1C7FFH	71H
04800H to 04BFFH	12H	0C800H to 0CBFFH	32H	14800H to 14BFFH	52H	1C800H to 1CBFFH	72H
04C00H to 04FFFH	13H	0CC00H to 0CFFFH	33H	14C00H to 14FFFH	53H	1CC00H to 1CFFFH	73H
05000H to 053FFH	14H	0D000H to 0D3FFH	34H	15000H to 153FFH	54H	1D000H to 1D3FFH	74H
05400H to 057FFH	15H	0D400H to 0D7FFH	35H	15400H to 157FFH	55H	1D400H to 1D7FFH	75H
05800H to 05BFFH	16H	0D800H to 0DBFFH	36H	15800H to 15BFFH	56H	1D800H to 1DBFFH	76H
05C00H to 05FFFH	17H	0DC00H to 0DFFFH	37H	15C00H to 15FFFH	57H	1DC00H to 1DFFFH	77H
06000H to 063FFH	18H	0E000H to 0E3FFH	38H	16000H to 163FFH	58H	1E000H to 1E3FFH	78H
06400H to 067FFH	19H	0E400H to 0E7FFH	39H	16400H to 167FFH	59H	1E400H to 1E7FFH	79H
06800H to 06BFFH	1AH	0E800H to 0EBFFH	3AH	16800H to 16BFFH	5AH	1E800H to 1EBFFH	7AH
06C00H to 06FFFH	1BH	0EC00H to 0EFFFH	звн	16C00H to 16FFFH	5BH	1EC00H to 1EFFFH	7BH
07000H to 073FFH	1CH	0F000H to 0F3FFH	3СН	17000H to 173FFH	5CH	1F000H to 1F3FFH	7CH
07400H to 077FFH	1DH	0F400H to 0F7FFH	3DH	17400H to 177FFH	5DH	1F400H to 1F7FFH	7DH
07800H to 07BFFH	1EH	0F800H to 0FBFFH	3EH	17800H to 17BFFH	5EH	1F800H to 1FBFFH	7EH
07C00H to 07FFFH	1FH	0FC00H to 0FFFFH	3FH	17C00H to 17FFFH	5FH	1FC00H to 1FFFFH	7FH

Remark R5F11MMD: Block numbers 00H to 2FH

R5F11MxE (x = M, P): Block numbers 00H to 3FH R5F11MxF (x = M, P): Block numbers 00H to 5FH R5F11MPG: Block numbers 00H to 7FH



3.2.1 Internal program memory space

The internal program memory space stores the program and table data. The RL78/L1A products incorporate internal ROM (flash memory), as shown below.

Table 3 - 2 Internal ROM Capacity

Part Number	Internal ROM				
r att Number	Structure	Capacity			
R5F11MMD	Flash memory	49152 × 8 bits (00000H to 0BFFFH)			
R5F11MxE (x = M, P)		65536 × 8 bits (00000H to 0FFFFH)			
R5F11MxF (x = M, P)		98304 × 8 bits (00000H to 17FFFH)			
R5F11MPG		131072 × 8 bits (00000H to 1FFFFH)			

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

To use the boot swap function, set a vector table also at 01000H to 0107FH.

Table 3 - 3 Vector Table (1/2)

Vector Table Address	Interrupt Source	100-pin	80-pin
00000H	RESET, POR, LVD, WDT, TRAP, IAW, RPE	√	$\sqrt{}$
00004H	INTWDTI	√	V
00006H	INTLVI	√	V
00008H	INTP0	√	V
0000AH	INTP1	√	V
0000CH	INTP2	√	V
0000EH	INTP3	√	V
00010H	INTP4	√	V
00012H	INTP5	√	V
00014H	INTST2/INTCSI20/INTIIC20	√	V
00016H	INTSR2	√	V
00018H	INTSRE2	√	√
0001EH	INTSTO/INTCSI00/INTIIC00	√	V
00020H	INTTM00	√	V
00022H	INTSR0	√	V
0000411	INTSRE0	√	√
00024H	INTTM01H	√	√
00026H	INTST1/INTCSI10/INTIIC10	√	√
00028H	INTSR1	√	V
0000411	INTSRE1	√	√
0002AH	INTTM03H	√	√
0002CH	INTIICA0	√	√
0002EH	INTRTIT	√	$\sqrt{}$
00032H	INTTM01	√	√
00034H	INTTM02	√	√
00036H	INTTM03	√	√
00038H	INTAD	√	V
0003AH	INTRTC	√	V
0003CH	INTIT	√	V
0003EH	INTKR	√	V
00040H	INTST3/INTCSI30/INTIIC30	√	V
00042H	INTSR3	√	V
00044H	INTSRE3	√	V
00046H	INTTM04	√	V
00048H	INTTM05	√	V
0004AH	INTP6	√	V
0004CH	INTP7	√	V
00050H	INTCMP0	V	V
00054H	INTTM06	V	V
00056H	INTTM07	√	√
00058H	INTIT00	√	√

Table 3 - 4 Vector Table (2/2)

Vector Table Address	Interrupt Source	100-pin	80-pin
0005AH	INTIT01	\checkmark	$\sqrt{}$
00062H	INTFL	√	V
0007EH	BRK	√	V

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is 2 bytes).

To use the boot swap function, set a CALLT instruction table also at 01080H to 010BFH.

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used. For details, see **CHAPTER 30 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and at 010C4H to 010CDH when the boot swap is used. For details, see **CHAPTER 32 ON-CHIP DEBUG FUNCTION**.

3.2.2 Mirror area


The RL78/L1A mirrors the code flash area of 00000H to 0FFFFH, to F0000H to FFFFFH. The products with 96 KB or more flash memory mirror the code flash area of 00000H to 0FFFFH or 10000H to 1FFFFH, to F0000H to FFFFFH (the code flash area to be mirrored is set by the processor mode control register (PMC)).

By reading data from F0000H to FFFFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code. However, the code flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

See 3.2 Memory Space for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area. The following show examples.

Example R5F11MxE (x = M, P) (Flash memory: 64 KB, RAM: 5.5 KB)



The PMC register is described below.

• Processor mode control register (PMC)

This register sets the flash memory space for mirroring to area from F0000H to FFFFFH.

The PMC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 3 - 5 Format of Configuration of Processor mode control register (PMC)

Address:	FFFFEH	After reset: 00	H R/W	R/W				
Symbol	7	6	5	4	3	2	1	<0>
PMC	0	0	0	0	0	0	0	MAA

MAA	Selection of flash memory space for mirroring to area from F0000H to FFFFFH
0	00000H to 0FFFFH is mirrored to F0000H to FFFFFH
1	10000H to 1FFFFH is mirrored to F0000H to FFFFFH

Caution 1. In products with 64 KB or less flash memory, be sure to set bit 0 (MAA) to 0 (initial value).

Caution 2. Set the PMC register only once during the initial settings prior to operating the DTC (data transfer controller).

Rewriting the PMC register other than during the initial settings is prohibited.

Caution 3. After setting the PMC register, wait for at least one instruction and access the mirror area.

3.2.3 Internal data memory space

The RL78/L1A products incorporate the following RAMs.

Table 3 - 5 Internal RAM Capacity

Part Number	Internal RAM
R5F11MMD	5632 × 8 bits (FE900H to FFEFFH)
R5F11MxE (x = M, P)	
R5F11MxF (x = M, P)	
R5F11MPG	

The internal RAM can be used as a data area and a program area where instructions are written and executed (it is prohibited to use the general-purpose register area for executing instructions). Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area.

The internal RAM is used as a stack memory.

- Caution 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.
- Caution 2. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DTC transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.
- Caution 3. Use of the RAM areas of the following products is prohibited when performing selfprogramming and rewriting the data flash memory, because these areas are used for each library.

R5F11MMD: FE900H to FED09H

R5F11MxE (x = M, P): FE900H to FED09H R5F11MxF (x = M, P): FE900H to FED09H

R5F11MPG: FE900H to FED09H

Caution 4. The internal RAM area in the following products cannot be used as the stack memory when using the on-chip debugging trace function.

R5F11MMD: FED00H to FF0FFH

R5F11MxE (x = M, P): FED00H to FF0FFH R5F11MxF (x = M, P): FED00H to FF0FFH

R5F11MPG: FED00H to FF0FFH

3.2.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFH (see Tables 3 - 6 to 3 - 9 in 3.3.4 Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

3.2.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see Tables 3 - 10 to 3 - 19 in 3.3.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFRs are not assigned.



3.2.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the RL78/L1A, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figure 3 - 6 shows the correspondence between data memory and addressing.

For details of each addressing, see 3.5 Addressing for Processing Data Addresses.




Figure 3 - 6 Correspondence Between Data Memory and Addressing

3.3 Processor Registers

The RL78/L1A products incorporate the following processor registers.

3.3.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).


(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed.

In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the 16 lower-order bits of the program counter. The four higher-order bits of the program counter are cleared to 0000.

Figure 3 - 7 Format of Program Counter



(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution. Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.

Figure 3 - 8 Format of Program Status Word

	7							0
PSW	ΙE	Z	RBS1	AC	RBS0	ISP1	ISP0	CY

(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H)(see **22.3.3**) cannot be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1

(f) Carry flag (CY)


This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.



(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3 - 9 Format of Stack Pointer



In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restore) from the stack memory.

- Caution 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
- Caution 2. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.
- Caution 3. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DTC transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.
- Caution 4. Use of the RAM areas of the following products is prohibited when performing selfprogramming and rewriting the data flash memory, because these areas are used for each library.

R5F11MMD: FE900H to FED09H

R5F11MxE (x = M, P): FE900H to FED09H R5F11MxF (x = M, P): FE900H to FED09H

R5F11MPG: FE900H to FED09H

Caution 5. The internal RAM area in the following products cannot be used as the stack memory when using the on-chip debugging trace function.

R5F11MMD: FED00H to FF0FFH

R5F11MxE (x = M, P): FED00H to FF0FFH R5F11MxF (x = M, P): FED00H to FF0FFH

R5F11MPG: FED00H to FF0FFH

3.3.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).


Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3 - 10 Configuration of General-Purpose Registers

(a) Function name



1

CS₁

0

CS0

ES

CS

7

0

6

0

3.3.3 ES and CS registers

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register direct addressing), respectively.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

5

0

7 6 5 4 3 2 0 1 0 0 0 0 ES3 ES2 ES₁ ES₀

3

CS3

2

CS2


Figure 3 - 11 Configuration of ES and CS Registers

4

0

Though the data area which can be accessed with 16-bit addresses is the 64 Kbytes from F0000H to FFFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.

Figure 3 - 12 Extension of Data Area Which Can Be Accessed



3.3.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit).

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>.<Bit number> or <Address>.<Bit number>

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr).

This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp).

When specifying an address, describe an even address.

Tables 3 - 6 to 3 - 9 give lists of the SFRs. The meanings of items in the table are as follows.

Symbol

This item indicates the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

R/W

This item indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

· Manipulable bit units

"\" indicates the manipulable bit unit (1, 8, or 16). "—" indicates a bit unit for which manipulation is not possible.

After reset

This item indicates each register status upon reset signal generation.

Caution Do not access addresses to which SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.3.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).



Table 3 - 6 SFR List (1/4)

Address	Special Function Register (SFR)	S	Symbol		Manipulable Bit Range			After Reset
Address	Name	Syl	IIDOI	R/W	1-bit	8-bit	16-bit	Aller Reset
FFF00H	Port register 0	P0	P0		$\sqrt{}$	$\sqrt{}$	_	00H
FFF01H	Port register 1	P1	P1		√	√	_	00H
FFF02H	Port register 2	P2		R/W	$\sqrt{}$	$\sqrt{}$	_	00H
FFF03H	Port register 3	P3		R/W	$\sqrt{}$	√	_	00H
FFF04H	Port register 4	P4		R/W	$\sqrt{}$	√	_	00H
FFF05H	Port register 5	P5		R/W	$\sqrt{}$	$\sqrt{}$	_	00H
FFF06H	Port register 6	P6		R/W	√	√	_	00H
FFF07H	Port register 7	P7		R/W	V	√	_	00H
FFF08H	Port register 8	P8		R/W	√	√	_	00H
FFF0AH	Port register 10	P10		R/W	√	√	_	00H
FFF0CH	Port register 12	P12		R/W	$\sqrt{}$	√	_	Undefined
FFF0DH	Port register 13	P13		R/W	$\sqrt{}$	√	_	Undefined
FFF0EH	Port register 14	P14		R/W	$\sqrt{}$	√	_	00H
FFF0FH	Port register 15	P15		R/W	√	√	_	00H
FFF10H	Serial data register 00	TXD0/ SIO00	SDR00	R/W	_	V	√	0000H
FFF11H]	_			_	_		
FFF12H	Serial data register 01	RXD0	SDR01	R/W	_	√	V	0000H
FFF13H	1	_	1		_			
FFF14H	Serial data register 12	TXD3/ SIO30	SDR12	R/W	_	V	√	0000H
FFF15H		_	1		_	_		
FFF16H	Serial data register 13	RXD3	SDR13	R/W	_	√	V	0000H
FFF17H		_	1		_	_		
FFF18H FFF19H	Timer data register 00	TDR00		R/W	_	_	√	0000H
FFF1AH	Timer data register 01	TDR01L	TDR01	R/W		√	V	00H
FFF1BH	1	TDR01H	1			√		00H
FFF20H	Port mode register 0	PM0	II.	R/W	√	√	_	FFH
FFF21H	Port mode register 1	PM1		R/W	√	√	_	FFH
FFF22H	Port mode register 2	PM2		R/W	√	√	_	FFH
FFF23H	Port mode register 3	PM3		R/W	√	√	_	FFH
FFF24H	Port mode register 4	PM4		R/W	√	√	_	FFH
FFF25H	Port mode register 5	PM5			√	√	_	FFH
FFF26H	Port mode register 6	PM6			√	√	_	FFH
FFF27H	Port mode register 7	PM7		R/W	√	√	_	FFH
FFF28H	Port mode register 8	PM8			√	√	_	FFH
FFF2AH	Port mode register 10	PM10		R/W	√	√	_	FFH
FFF2CH	Port mode register 12	PM12		R/W	√	√	_	FFH
FFF2EH	Port mode register 14	PM14		R/W	√	√	_	FFH
FFF2FH	Port mode register 15	PM15		R/W	√	√	_	FFH

Table 3 - 7 SFR List (2/4)

	Special Function Register (SFR)			5.44	Mani	oulable Bit F	Range	A# D .
Address	Name	Syr	nbol	R/W	1-bit	8-bit	16-bit	- After Reset
FFF34H	Key return control register	KRCTL		R/W	$\sqrt{}$	$\sqrt{}$	_	00H
FFF35H	Key return flag register	KRF		R/W	_	$\sqrt{}$	_	00H
FFF37H	Key return mode register	KRM0		R/W	$\sqrt{}$	√	_	00H
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	V	V	_	00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	V	V	_	00H
FFF40H	LCD mode register 0	LCDM0		R/W	_	√	_	00H
FFF41H	LCD mode register 1	LCDM1		R/W	V	$\sqrt{}$	_	00H
FFF42H	LCD clock control register 0	LCDC0		R/W	_	$\sqrt{}$	_	00H
FFF43H	LCD boost level control register	VLCD		R/W	_	$\sqrt{}$	_	04H
FFF44H	Serial data register 02	TXD1/ SIO10	SDR02	R/W	_	V	V	0000H
FFF45H		_			_	_		
FFF46H	Serial data register 03	RXD1	SDR03	R/W	_	√	√	0000H
FFF47H		_			_	_		
FFF48H	Serial data register 10	TXD2/	SDR10	R/W	_	√	V	0000H
FFF49H		SIO20			_	_		
FFF4AH	Serial data register 11	RXD2	SDR11	R/W	_	$\sqrt{}$	V	0000H
FFF4BH		_			_	_		
FFF50H	IICA shift register 0	IICA0		R/W	_	V	_	00H
FFF51H	IICA status register 0	IICS0		R	√	V	_	00H
FFF52H	IICA flag register 0	IICF0		R/W	√	V	_	00H
FFF64H	Timer data register 02	TDR02		R/W	_	_	√	0000H
FFF65H								
FFF66H	Timer data register 03	TDR03L	TDR03	R/W	_	V	√	00H
FFF67H		TDR03H			_	V		00H
FFF68H	Timer data register 04	TDR04		R/W	_	_	√	0000H
FFF69H								
FFF6AH	Timer data register 05	TDR05		R/W	_	_	√	0000H
FFF6BH								
FFF6CH	Timer data register 06	TDR06		R/W	_	_	√	0000H
FFF6DH								
FFF6EH	Timer data register 07	TDR07		R/W	_	_	√	0000H
FFF6FH								

Table 3 - 8 SFR List (3/4)

Address	Charles Function Degister (CFD) Name	Cumphal	R/W	Mani	ipulable Bit R	Range	After Reset
Address	Special Function Register (SFR) Name	Symbol	R/VV	1-bit	8-bit	16-bit	After Reset
FFF70H	D/A data register 0	DADR0	R/W	_	_	√	0000H
FFF71H							
FFF72H	D/A data register 1	DADR1	R/W	_	_	√	0000H
FFF73H							
FFF74H	D/A control register	DACR	R/W	_	V	_	1FH
FFF75H	DADRm format select register	DADPR	R/W	_	V	_	00H
FFF76H	D/A A/D synchronized start control register	DAADSCR	R/W	_	V	_	00H
FFF77H	D/A VREF control register	DAVREFCR	R/W	_	V	_	00H
FFF90H	12-bit interval timer control register	ITMC	R/W	_	_	√	0FFFH
FFF91H							
FFF92H	Second count register	SEC	R/W	_	V	_	Undefined
FFF93H	Minute count register	MIN	R/W	_	V	_	Undefined
FFF94H	Hour count register	HOUR	R/W	_	√	_	Undefined
FFF95H	Week count register	WEEK	R/W	_	V	_	Undefined
FFF96H	Day count register	DAY	R/W	_	V	_	Undefined
FFF97H	Month count register	MONTH	R/W	_	V	_	Undefined
FFF98H	Year count register	YEAR	R/W	_	V	_	Undefined
FFF9AH	Alarm minute register	ALARMWM	R/W	_	V	_	Undefined
FFF9BH	Alarm hour register	ALARMWH	R/W	_	V	_	Undefined
FFF9CH	Alarm week register	ALARMWW	R/W	_	V	_	Undefined
FFF9DH	Real-time clock control register 0	RTCC0	R/W	√	V	_	00H Note 1
FFF9EH	Real-time clock control register 1	RTCC1	R/W	√	V	_	00H Note 1
FFFA0H	Clock operation mode control register	CMC	R/W	_	V	_	00H Note 1
FFFA1H	Clock operation status control register	CSC	R/W	√	V	_	C0H Note 1
FFFA2H	Oscillation stabilization time counter status register	OSTC	R	√	V	_	00H
FFFA3H	Oscillation stabilization time select register	OSTS	R/W	_	V	_	07H
FFFA4H	System clock control register	CKC	R/W	√	V	_	00H
FFFA5H	Clock output select register 0	CKS0	R/W	√	V	_	00H
FFFA6H	Clock output select register 1	CKS1	R/W	√	V	_	00H
FFFA8H	Reset control flag register	RESF	R	_	V	_	Undefined Note 2
FFFA9H	Voltage detection register	LVIM	R/W	√	√	_	00H Note 2
FFFAAH	Voltage detection level register	LVIS	R/W	√	√	_	00H/01H/81H Note 2
FFFABH	Watchdog timer enable register	WDTE	R/W	_	V	_	9AH/1AH Note 3
FFFACH	CRC input register	CRCIN	R/W	_	√	_	00H

Note 1. This register is reset only by a power-on reset.

Note 2. The register states change depending on reset sources as shown below.

Register Register	eset Source	RESET Input	Reset by POR				Reset by Illegal Memory Access	Reset by LVD
RESF	TRAP	Cleared (0)		Set (1)	Retained			Retained
	WDTRF			Retained	Set (1)	Retained		
	RPERF			Retained	•	Set (1)	Retained	
	IAWRF			Retained			Set (1)	
	LVIRF			Retained				Set (1)
LVIM	LVISEN	Cleared (0)						Retained
	LVIOMSK	Retained	etained					
	LVIF							
LVIS	•	Cleared (00H/	(01H/81H)					

Note 3. The reset value of the WDTE register is determined by the setting of the option byte.

Table 3 - 9 SFR List (4/4)

				R/W	Mani	oulable Bit F	Range	
Address	Special Function Register (SFR) Name	Syr	Symbol		1-bit	8-bit	16-bit	After Reset
FFFD0H	Interrupt request flag register 2	IF2L	IF2	R/W	$\sqrt{}$	$\sqrt{}$	√	00H
FFFD1H		IF2H		R/W	V	V		00H
FFFD4H	Interrupt mask flag register 2	MK2L	MK2	R/W	V	V	√	FFH
FFFD5H		MK2H		R/W	V	V		FFH
FFFD8H	Priority specification flag register 02	PR02L	PR02	R/W	V	V	√	FFH
FFFD9H		PR02H		R/W	V	V		FFH
FFFDCH	Priority specification flag register 12	PR12L	PR12	R/W	V	V	√	FFH
FFFDDH		PR12H		R/W	V	V		FFH
FFFE0H	Interrupt request flag register 0	IF0L	IF0	R/W	V	V	√	00H
FFFE1H		IF0H		R/W	V	V		00H
FFFE2H	Interrupt request flag register 1	IF1L	IF1	R/W	V	V	√	00H
FFFE3H		IF1H		R/W	V	V		00H
FFFE4H	Interrupt mask flag register 0	MK0L	MK0	R/W	V	V	√	FFH
FFFE5H		MK0H		R/W	V	V		FFH
FFFE6H	Interrupt mask flag register 1	MK1L	MK1	R/W	V	V	√	FFH
FFFE7H		MK1H		R/W	V	V		FFH
FFFE8H	Priority specification flag register 00	PR00L	PR00	R/W	V	V	√	FFH
FFFE9H		PR00H		R/W	V	V		FFH
FFFEAH	Priority specification flag register 01	PR01L	PR01	R/W	V	V	√	FFH
FFFEBH		PR01H		R/W	V	V		FFH
FFFECH	Priority specification flag register 10	PR10L	PR10	R/W	V	V	√	FFH
FFFEDH		PR10H		R/W	V	V		FFH
FFFEEH	Priority specification flag register 11	PR11L	PR11	R/W	V	V	√	FFH
FFFEFH		PR11H		R/W	V	$\sqrt{}$		FFH
FFFF0H	Multiply and accumulation register (L)	MACRL		R/W	_	_	√	0000H
FFFF1H								
FFFF2H	Multiply and accumulation register (H)	MACRH		R/W	_	_	√	0000H
FFFF3H								
FFFFEH	Processor mode control register	PMC		R/W	$\sqrt{}$	V	_	00H

Remark For extended SFRs (2nd SFRs), see Tables 3 - 10 to 3 - 19 Extended SFR (2nd SFR) List.

3.3.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (!addr16.bit)

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>.<Bit number> or <Address>.<Bit number>

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Tables 3 - 10 to 3 - 19 give lists of the extended SFRs. The meanings of items in the table are as follows.

Symbol

This item indicates the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

• R/W

This item indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

Manipulable bit units

"√" indicates the manipulable bit unit (1, 8, or 16). "—" indicates a bit unit for which manipulation is not possible.

After reset

This item indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For SFRs in the SFR area, see 3.3.4 Special function registers (SFRs).



Table 3 - 10 Extended SFR (2nd SFR) List (1/10)

				Man	ipulable Bit R	ange	
Address	Special Function Register (SFR) Name	Symbol	R/W	1-bit	8-bit	16-bit	After Reset
F0030H	Pull-up resistor option register 0	PU0	R/W	V	√	_	00H
F0031H	Pull-up resistor option register 1	PU1	R/W	√	√	_	00H
F0033H	Pull-up resistor option register 3	PU3	R/W	√	√	_	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	√	√	_	01H
F0035H	Pull-up resistor option register 5	PU5	R/W	√	√	_	00H
F0037H	Pull-up resistor option register 7	PU7	R/W	√	√	_	00H
F0038H	Pull-up resistor option register 8	PU8	R/W	√	√	_	00H
F003CH	Pull-up resistor option register 12	PU12	R/W	√	√	_	00H
F0040H	Port input mode register 0	PIM0	R/W	√	√	_	00H
F0041H	Port input mode register 1	PIM1	R/W	√	√	_	00H
F0043H	Port input mode register 3	PIM3	R/W	√	√	_	00H
F0044H	Port input mode register 4	PIM4	R/W	√	√	_	00H
F0048H	Port input mode register 8	PIM8	R/W	√	√	_	00H
F0050H	Port output mode register 0	POM0	R/W	√	√	_	00H
F0051H	Port output mode register 1	POM1	R/W	√	√	_	00H
F0053H	Port output mode register 3	POM3	R/W	√	√	_	00H
F0054H	Port output mode register 4	POM4	R/W	√	√	_	00H
F0058H	Port output mode register 8	POM8	R/W	√	√	_	00H
F0062H	Port mode control register 2	PMC2	R/W	√	√	_	FFH
F0064H	Port mode control register 4	PMC4	R/W	√	√	_	00H
F0068H	Port mode control register 8	PMC8	R/W	V	√	_	FFH
F006AH	Port mode control register 10	PMC10	R/W	√	√	_	FFH
F006EH	Port mode control register 14	PMC14	R/W	V	√	_	FFH
F006FH	Port mode control register 15	PMC15	R/W	V	V	_	FFH
F0070H	Noise filter enable register 0	NFEN0	R/W	√	√	_	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	V	√	_	00H
F0072H	Analog reference voltage control register	VREFCR	R/W	√	√	_	04H
F0073H	Input switch control register	ISC	R/W	√	√	_	00H
F0074H	Timer input select register 0	TIS0	R/W	_	√	_	00H
F0075H	Analog multiplexer channel select register	MUXSWSR	R/W	_	√	_	00H
F0077H	Peripheral I/O redirection register	PIOR	R/W	_	√	_	00H
F0078H	Invalid memory access detection control register	IAWCTL	R/W	_	√	_	00H
F0079H	A/D conversion clock control register	ADCKS	R/W	_	√	_	00H
F007AH	Peripheral enable register 1	PER1	R/W	√	√	_	00H
F007BH	Port mode select register	PMS	R/W	√	√	_	00H

Table 3 - 11 Extended SFR (2nd SFR) List (2/10)

	Table 3 - 11 L		•			oulable Bit l	Range	
Address	Special Function Register (SFR) Name	Symbol		R/W	1-bit	8-bit	16-bit	After Reset
F007DH	Analog channel control register	ANCHCR		R/W	√	√	_	00H
F0090H	Data flash control register	DFLCTL		R/W	√	√	_	00H
F00A0H	High-speed on-chip oscillator trimming register	HIOTRM		R/W	_	√	_	Undefined Note 1
F00A8H	High-speed on-chip oscillator frequency select register	HOCODIV		R/W	_	V	_	The value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H) Note 2
F00F0H	Peripheral enable register 0	PER0		R/W	√	√	_	00H
F00F1H	Charge pomp operation clock divider select register	PUPCKS		R/W		√	_	H00
F00F2H	Charge pomp clock operation control register	PUPSCR		R/W	_	√	_	00H
F00F3H	Subsystem clock supply mode control register	OSMC		R/W	_	√	_	00H
F00F5H	RAM parity error control register	RPECTL		R/W	√	√	_	00H
F00F9H	Power-on-reset status register	PORSR		R/W	_	√		00H Note 3
F00FEH	BCD correction result register	BCDADJ		R	_	√	_	Undefined
F0100H	Serial status register 00	SSR00L	SSR00	R	_	√	√	0000H
F0101H		_	=		_	_		
F0102H	Serial status register 01	SSR01L	SSR01	R	_	√	√	0000H
F0103H		_			_	_	1	
F0104H	Serial status register 02	SSR02L	SSR02	R	_	√	√	0000H
F0105H		_			_	_		
F0106H	Serial status register 03	SSR03L	SSR03	R	_	√	√	0000H
F0107H		_			_	_		
F0108H	Serial flag clear trigger register 00	SIR00L	SIR00	R/W	_	√	√	0000H
F0109H		_			_	_		
F010AH	Serial flag clear trigger register 01	SIR01L	SIR01	R/W	_	√	√	0000H
F010BH		_				_		
F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W		√	√	0000H
F010DH		_				_		
F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W		√	√	0000H
F010FH		_				_		
F0110H	Serial mode register 00	SMR00		R/W	_	_	√	0020H
F0111H								
F0112H	Serial mode register 01	SMR01		R/W	_	_	√	0020H
F0113H								
F0114H	Serial mode register 02	SMR02		R/W	_	_	√	0020H
F0115H							<u> </u>	
F0116H	Serial mode register 03	SMR03		R/W	_	_	√	0020H
F0117H							,	
F0118H	Serial communication operation setting register 00	SCR00		R/W	_	_	√	0087H
F0119H							,	
F011AH	Serial communication operation setting register 01	SCR01		R/W	_	_	√	0087H
F011BH		005					1	
F011CH	Serial communication operation setting register 02	SCR02		R/W	_	_	√	0087H
F011DH	<u>-</u>							

Note 1. The value after a reset is adjusted at the time of shipment.

Note 2. The value after a reset is a value set in FRQSEL2 to FRQSEL0 of the option byte 000C2H.

Note 3. This register is reset only by a power-on reset.

Table 3 - 12 Extended SFR (2nd SFR) List (3/10)

	Special Function Register (SFR)				Mani	pulable Bit F	Range	
Address	Name	Syr	mbol	R/W	1-bit	8-bit	16-bit	After Reset
F011EH	Serial communication operation	SCR03		R/W	_	_	√	0087H
F011FH	setting register 03							
F0120H	Serial channel enable status register	SE0L	SE0	R	V	√	√	0000H
F0121H	0	_]	_	_		
F0122H	Serial channel start register 0	SS0L	SS0	R/W	√	√	√	0000H
F0123H		_			1	_		
F0124H	Serial channel stop register 0	ST0L	ST0	R/W	$\sqrt{}$	√	√	0000H
F0125H		_			l	_		
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	_	√	√	0000H
F0127H		_			_	_		
F0128H	Serial output register 0	SO0		R/W	_	_	√	0F0FH
F0129H								
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	√	√	√	0000H
F012BH		_				_		
F0134H	Serial output level register 0	SOL0L	SOL0	R/W		√	√	0000H
F0135H					_	_		
F0138H	Serial standby control register 0	SSC0L	SSC0	R/W		√	$\sqrt{}$	0000H
F0139H		_			1	_		
F0140H	Serial status register 10	SSR10L	SSR10	R	l	√	√	0000H
F0141H		_			l	_		
F0142H	Serial status register 11	SSR11L	SSR11	R	_	√	\checkmark	0000H
F0143H		_			_	_		
F0144H	Serial status register 12	SSR12L	SSR12	R	_	√	√	0000H
F0145H		_			_	_		
F0146H	Serial status register 13	SSR13L	SSR13	R	_	√	√	0000H
F0147H		_			_	_		
F0148H	Serial flag clear trigger register 10	SIR10L	SIR10	R/W	_	√	√	0000H
F0149H		_			_	_		
F014AH	Serial flag clear trigger register 11	SIR11L	SIR11	R/W		√	√	0000H
F014BH		_				_		
F014CH	Serial flag clear trigger register 12	SIR12L	SIR12	R/W	_	√	√	0000H
F014DH		_				_		
F014EH	Serial flag clear trigger register 13	SIR13L	SIR13	R/W	_	√	√	0000H
F014FH		_			_	_		
F0150H	Serial mode register 10	SMR10		R/W	_	_	√	0020H
F0151H								
F0152H	Serial mode register 11	SMR11		R/W	_	-	√	0020H
F0153H								
F0154H	Serial mode register 12	SMR12		R/W	_	_	√	0020H
F0155H								

Table 3 - 13 Extended SFR (2nd SFR) List (4/10)

	Special Function Register (SFR)	_			Mani	pulable Bit F	Range	
Address	Name	Syı	mbol	R/W	1-bit	8-bit	16-bit	After Reset
F0156H	Serial mode register 13	SMR13		R/W	_	_	√	0020H
F0157H								
F0158H	Serial communication operation	SCR10		R/W	_	_	√	0087H
F0159H	setting register 10							
F015AH	Serial communication operation	SCR11		R/W	_	_	√	0087H
F015BH	setting register 11							
F015CH	Serial communication operation	SCR12		R/W	_	_	√	0087H
F015DH	setting register 12							
F015EH	Serial communication operation	SCR13		R/W	_	_	√	0087H
F015FH	setting register 13							
F0160H	Serial channel enable status register	SE1L	SE1	R	√	√	√	0000H
F0161H]1	_	1		_	_		
F0162H	Serial channel start register 1	SS1L	SS1	R/W	√	√	√	0000H
F0163H		_	1		_	_		
F0164H	Serial channel stop register 1	ST1L	ST1	R/W	√	√	√	0000H
F0165H		_	1		_	_		
F0166H	Serial clock select register 1	SPS1L	SPS1	R/W	_	√	√	0000H
F0167H		_	1		_	_		
F0168H	Serial output register 1	SO1		R/W	_	_	√	0F0FH
F0169H								
F016AH	Serial output enable register 1	SOE1L	SOE1	R/W	√	√	√	0000H
F016BH					_	_		
F0174H	Serial output level register 1	SOL1L	SOL1	R/W	_	√	√	0000H
F0175H					_	_		
F0178H	Serial standby control register 1	SSC1L	SSC1	R/W	_	√	√	0000H
F0179H					_	_		
F0180H	Timer counter register 00	TCR00		R	_	_	√	FFFFH
F0181H								
F0182H	Timer counter register 01	TCR01		R	_	_	√	FFFFH
F0183H								
F0184H	Timer counter register 02	TCR02		R			√	FFFFH
F0185H								
F0186H	Timer counter register 03	TCR03		R			√	FFFFH
F0187H								
F0188H	Timer counter register 04	TCR04	_	R		_	√	FFFFH
F0189H								
F018AH	Timer counter register 05	TCR05		R			√	FFFFH
F018BH								
F018CH	Timer counter register 06	TCR06		R			√	FFFFH
F018DH								

Table 3 - 14 Extended SFR (2nd SFR) List (5/10)

	Special Function Register (SFR)				Mani	pulable Bit F	Range	
Address	Name	Syr	mbol	R/W	1-bit	8-bit	16-bit	After Reset
F018EH	Timer counter register 07	TCR07		R	_	_	√	FFFFH
F018FH								
F0190H	Timer mode register 00	TMR00		R/W	_	_	√	0000H
F0191H								
F0192H	Timer mode register 01	TMR01		R/W	_	_	√	0000H
F0193H								
F0194H	Timer mode register 02	TMR02		R/W	_	_	√	0000H
F0195H								
F0196H	Timer mode register 03	TMR03		R/W	_	_	√	0000H
F0197H								
F0198H	Timer mode register 04	TMR04		R/W	_	_	√	0000H
F0199H								
F019AH	Timer mode register 05	TMR05		R/W	_	_	√	0000H
F019BH								
F019CH	Timer mode register 06	TMR06		R/W	_	_	√	0000H
F019DH								
F019EH	Timer mode register 07	TMR07		R/W	_	_		0000H
F019FH			,					
F01A0H	Timer status register 00	TSR00L	TSR00	R	_	V	√	0000H
F01A1H		_			_	_		
F01A2H	Timer status register 01	TSR01L	TSR01	R	_	V	√	0000H
F01A3H		_			_	_		
F01A4H	Timer status register 02	TSR02L	TSR02	R		V	√	0000H
F01A5H		_				_		
F01A6H	Timer status register 03	TSR03L	TSR03	R		V	√	0000H
F01A7H		_				_		
F01A8H	Timer status register 04	TSR04L	TSR04	R		V	√	0000H
F01A9H		_				_	,	
F01AAH	Timer status register 05	TSR05L	TSR05	R		√	√	0000H
F01ABH		_				_	,	
F01ACH	Timer status register 06	TSR06L	TSR06	R		√	√	0000H
F01ADH		_				_	,	
F01AEH	Timer status register 07	TSR07L	TSR07	R		√	√	0000H
F01AFH						_	1	
F01B0H	Timer channel enable status register	TEOL	TE0	R	√	√	√	0000H
F01B1H	0		700		_		1	
F01B2H	Timer channel start register 0	TS0L	TS0	R/W	√	√	√	0000H
F01B3H			 				1	
F01B4H	Timer channel stop register 0	TT0L	TT0	R/W	√	√	√	0000H
F01B5H					_			

Table 3 - 15 Extended SFR (2nd SFR) List (6/10)

	Special Function Register (SFR)				Manip	oulable Bit F	Range	
Address	Name	Sy	mbol	R/W	1-bit	8-bit	16-bit	After Reset
F01B6H	Timer clock select register 0	TPS0		R/W	_	_	√	0000H
F01B7H								
F01B8H	Timer output register 0	TO0L	TO0	R/W	_	V	√	0000H
F01B9H		_		1	_	_		
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	V	V	√	0000H
F01BBH		_		1	_	_		
F01BCH	Timer output level register 0	TOL0L	TOL0	R/W	_	V	√	0000H
F01BDH		_	1	1	_	_		
F01BEH	Timer output mode register 0	TOM0L	TOM0	R/W	_	V	√	0000H
F01BFH		_	1	The state of the s	_	_	1	
F01C0H	Event link setting register 00	ELSELR	00	R/W	_	V	_	00H
F01C1H	Event link setting register 01	ELSELR	01	R/W	_	V	_	00H
F01C2H	Event link setting register 02	ELSELR	02	R/W	_	V	_	00H
F01C3H	Event link setting register 03	ELSELR	03	R/W	_	V	_	00H
F01C4H	Event link setting register 04	ELSELR	04	R/W	_	V	_	00H
F01C5H	Event link setting register 05	ELSELR	05	R/W	_	√	_	00H
F01C6H	Event link setting register 06	ELSELR	06	R/W	_	√	_	00H
F01C7H	Event link setting register 07	ELSELR	07	R/W	_	√	_	00H
F01C8H	Event link setting register 08	ELSELR	08	R/W	_	√	_	00H
F01C9H	Event link setting register 09	ELSELR	09	R/W	_	√	_	00H
F01CAH	Event link setting register 10	ELSELR	10	R/W	_	√	_	00H
F01CBH	Event link setting register 11	ELSELR	11	R/W	_	√	_	00H
F01CCH	Event link setting register 12	ELSELR.	12	R/W	_	√	_	00H
F01CDH	Event link setting register 13	ELSELR.	13	R/W	_	√	_	00H
F01CEH	Event link setting register 14	ELSELR	14	R/W	_	√	_	00H
F01CFH	Event link setting register 15	ELSELR	15	R/W	_	√	_	00H
F01D0H	Event link setting register 16	ELSELR16		R/W	_	√	_	00H
F01D1H	Event link setting register 17	ELSELR17		R/W	_	√	_	00H
F01D2H	Event link setting register 18	ELSELR	18	R/W	_	√	_	00H
F01D3H	Event link setting register 19	ELSELR	19	R/W	_	√	_	00H
F01D4H	Event link setting register 20	ELSELR	20	R/W	_	√	_	00H
F01D5H	Event link setting register 21	ELSELR	21	R/W	_	√	_	00H

Table 3 - 16 Extended SFR (2nd SFR) List (7/10)

A -1 -1	Special Function Register (SFR)	O made at	DAM	Manip	oulable Bit F	Range	After Desert
Address	Name	Symbol	R/W	1-bit	8-bit	16-bit	- After Reset
F0230H	IICA control register 00	IICCTL00	R/W	V	V	_	00H
F0231H	IICA control register 01	IICCTL01	R/W	V	√	_	00H
F0232H	IICA low-level width setting register 0	IICWL0	R/W	_	√	_	FFH
F0233H	IICA high-level width setting register 0	IICWH0	R/W	_	√	_	FFH
F0234H	Slave address register 0	SVA0	R/W	_	√	_	00H
F02E0H	DTC base address register	DTCBAR	R/W	_	√	_	FDH
F02E8H	DTC activation enable register 0	DTCEN0	R/W	V	V	_	00H
F02E9H	DTC activation enable register 1	DTCEN1	R/W	V	√	_	00H
F02EAH	DTC activation enable register 2	DTCEN2	R/W	V	√	_	00H
F02EBH	DTC activation enable register 3	DTCEN3	R/W	V	V	_	00H
F02F0H	Flash memory CRC control register	CRC0CTL	R/W	V	√	_	00H
F02F2H	Flash memory CRC operation result register	PGCRCL	R/W	_	_	V	0000H
F02FAH	CRC data register	CRCD	R/W	_	_	√	0000H
F0300H	LCD port function register 0	PFSEG0	R/W	V	V	_	F0H
F0301H	LCD port function register 1	PFSEG1	R/W	V	V	_	FFH
F0302H	LCD port function register 2	PFSEG2	R/W	V	√	_	FFH
F0303H	LCD port function register 3	PFSEG3	R/W	V	V	_	FFH
F0304H	LCD port function register 4	PFSEG4	R/W	V	√	_	FFH
F0305H	LCD port function register 5	PFSEG5	R/W	V	√	_	1FH
F0308H	LCD input switch control register	ISCLCD	R/W	V	√	_	00H
F0310H	Watch error correction register	SUBCUD	R/W	_	_	√	0020H Note
F0311H							
F0340H	Comparator mode setting register	COMPMDR	R/W	V	√	_	00H
F0341H	Comparator filter control register	COMPFIR	R/W	V	√	_	00H
F0342H	Comparator output control register	COMPOCR	R/W	V	√	_	00H
F0348H	Operational amplifier mode control register	AMPMC	R/W	V	$\sqrt{}$	_	00H
F0349H	Operational amplifier trigger mode control register	AMPTRM	R/W	V	V	_	00H
F034AH	Operational amplifier ELC trigger select register	AMPTRS	R/W	V	V	_	00H
F034BH	Operational amplifier control register	AMPC	R/W	V	√	_	00H
F034CH	Operational amplifier monitor register	AMPMON	R	V	V	_	00H
F0350H	8-bit interval timer compare register 00	TRTCMP TRTCMP 00 0	R/W	_	V	V	FFH
F0351H	8-bit interval timer compare register 01	TRTCMP 01	R/W		V		FFH
F0352H	8-bit interval timer compare control register 0	TRTCR0	R/W	V	V	_	00H
F0353H	8-bit interval timer division ratio register 0	TRTMD0	R/W		V	_	00H

Note This register is reset only by a power-on reset.

Table 3 - 17 Extended SFR (2nd SFR) List (8/10)

	Consider Foundation Positions (CER) Name	0 1 1	5.44	Manip	oulable Bit F	Range	A" D
Address	Special Function Register (SFR) Name	Symbol	R/W	1-bit	8-bit	16-bit	- After Reset
F0400H	LCD display data memory 0	SEG0	R/W	_	√	_	00H
F0401H	LCD display data memory 1	SEG1	R/W	_	√	_	00H
F0402H	LCD display data memory 2	SEG2	R/W	_	√	_	00H
F0403H	LCD display data memory 3	SEG3	R/W	_	√	_	00H
F0404H	LCD display data memory 4	SEG4	R/W	_	√	_	00H
F0405H	LCD display data memory 5	SEG5	R/W	_	√	_	00H
F0406H	LCD display data memory 6	SEG6	R/W	_	√	_	00H
F0407H	LCD display data memory 7	SEG7	R/W	_	√	_	00H
F0408H	LCD display data memory 8	SEG8	R/W	_	V	_	00H
F0409H	LCD display data memory 9	SEG9	R/W	_	√	_	00H
F040AH	LCD display data memory 10	SEG10	R/W	_	√	_	00H
F040BH	LCD display data memory 11	SEG11	R/W	_	√	_	00H
F040CH	LCD display data memory 12	SEG12	R/W	_	√	_	00H
F040DH	LCD display data memory 13	SEG13	R/W	_	√	_	00H
F040EH	LCD display data memory 14	SEG14	R/W	_	√	_	00H
F040FH	LCD display data memory 15	SEG15	R/W	_	√	_	00H
F0410H	LCD display data memory 16	SEG16	R/W	_	√	_	00H
F0411H	LCD display data memory 17	SEG17	R/W	_	√	_	00H
F0412H	LCD display data memory 18	SEG18	R/W	_	√	_	00H
F0413H	LCD display data memory 19	SEG19	R/W	_	√	_	00H
F0414H	LCD display data memory 20	SEG20	R/W	_	√	_	00H
F0415H	LCD display data memory 21	SEG21	R/W	_	√	_	00H
F0416H	LCD display data memory 22	SEG22	R/W	_	√	_	00H
F0417H	LCD display data memory 23	SEG23	R/W	_	√	_	00H
F0418H	LCD display data memory 24	SEG24	R/W	_	√	_	00H
F0419H	LCD display data memory 25	SEG25	R/W	_	√	_	00H
F041AH	LCD display data memory 26	SEG26	R/W	_	√	_	00H
F041BH	LCD display data memory 27	SEG27	R/W	_	√	_	00H
F041CH	LCD display data memory 28	SEG28	R/W	_	√	_	00H
F041DH	LCD display data memory 29	SEG29	R/W	_	√	_	00H
F041EH	LCD display data memory 30	SEG30	R/W	_	√	_	00H
F041FH	LCD display data memory 31	SEG31	R/W	_	√	_	00H
F0420H	LCD display data memory 32	SEG32	R/W	_	√	_	00H
F0421H	LCD display data memory 33	SEG33	R/W	_	√	_	00H
F0422H	LCD display data memory 34	SEG34	R/W	_	√	_	00H
F0423H	LCD display data memory 35	SEG35	R/W	_	√	_	00H
F0424H	LCD display data memory 36	SEG36	R/W	_	√	_	00H
F0425H	LCD display data memory 37	SEG37	R/W	_	√	_	00H
F0426H	LCD display data memory 38	SEG38	R/W	_	√	_	00H

Table 3 - 18 Extended SFR (2nd SFR) List (9/10)

					Manip	oulable Bit I	Range	
Address	Special Function Register (SFR) Name	Symb	ool	R/W	1-bit	8-bit	16-bit	After Reset
F0427H	LCD display data memory 39	SEG39		R/W	_	√	_	00H
F0428H	LCD display data memory 40	SEG40		R/W	_	√	_	00H
F0429H	LCD display data memory 41	SEG41	SEG41		_	√	_	00H
F042AH	LCD display data memory 42	SEG42	SEG42		_	√	_	00H
F042BH	LCD display data memory 43	SEG43	SEG43		_	√	_	00H
F042CH	LCD display data memory 44	SEG44		R/W	_	√	_	00H
F0500H	8-bit interval timer count register 0	TRT00	TRT0	R	_	√	√	00H
F0501H	8-bit interval timer count register 1	TRT01	1	R	_	√	1	00H
F0600H	A/D control register	ADCSR		R/W	_	_	√	0000H
F0601H								
F0604H	A/D channel select register A0	ADANSA0		R/W	_	_	√	0000H
F0605H								
F0608H	A/D-converted value addition/average	ADADS0		R/W	_	_	√	0000H
F0609H	function select register 0							
F060CH	A/D-converted value addition/average count select register	ADADC		R/W	V	V	_	00H
F060EH	A/D control extended register	ADCER		R/W	_	_	√	0000H
F060FH	1							
F0610H	A/D conversion start trigger select register	ADSTRGR		R/W	_	_	√	0000H
F0611H]							
F0612H	A/D conversion extended input control	ADEXICR		R/W	_	_	√	0000H
F0613H	register							
F061AH	A/D temperature sensor data register	ADTSDR		R	_	_	V	0000H
F061BH								
F061CH	A/D internal reference voltage data	ADOCDR		R	_	_	V	0000H
F061DH	register							
F061EH	A/D self-diagnosis data register	ADRD		R	_	_	V	0000H
F061FH								
F0620H	A/D data register 0	ADDR0		R	_	_	V	0000H
F0621H								
F0622H	A/D data register 1	ADDR1		R	_	_	√	0000H
F0623H								
F0624H	A/D data register 2	ADDR2		R	_	_	√	0000H
F0625H								
F0626H	A/D data register 3	ADDR3		R	_	_	√	0000H
F0627H								
F0628H	A/D data register 4	ADDR4		R	_	_	V	0000H
F0629H]							
F062AH	A/D data register 5	ADDR5		R	_	_	√	0000H
F062BH								

Table 3 - 19 Extended SFR (2nd SFR) List (10/10)

A al al u a a a	Special Function Register (SED) Name	Courselle ad	D AA	Manip	oulable Bit F	Range	After Deset
Address	Special Function Register (SFR) Name	Symbol	R/W	1-bit	8-bit	16-bit	After Reset
F062CH	A/D data register 6	ADDR6	R	_		√	0000H
F062DH							
F062EH	A/D data register 7	ADDR7	R	_	_	√	0000H
F062FH							
F0630H	A/D data register 8	ADDR8	R	_	_	√	0000H
F0631H							
F0632H	A/D data register 9	ADDR9	R	_	_	√	0000H
F0633H							
F0634H	A/D data register 10	ADDR10	R	_	_	√	0000H
F0635H							
F0636H	A/D data register 11	ADDR11	R	_	_	√	0000H
F0637H							
F0638H	A/D data register 12	ADDR12	R	_		√	0000H
F0639H							
F063AH	A/D data register 13	ADDR13	R	_	_	\checkmark	0000H
F063BH							
F063CH	A/D data register 14	ADDR14	R			√	0000H
F063DH							
F068AH	A/D high-potential/low-potential reference voltage control register	ADHVREFCNT	R/W	\checkmark	$\sqrt{}$	_	00H
F06DEH	A/D sampling state register T	ADSSTRT	R/W	_	√	_	0DH
F06DFH	A/D sampling state register O	ADSSTRO	R/W	_	√	_	0DH
F06E0H	A/D sampling state register 0	ADSSTR0	R/W	_	√	_	0DH
F06E1H	A/D sampling state register 1	ADSSTR1	R/W	_	√	_	0DH
F06E2H	A/D sampling state register 2	ADSSTR2	R/W	_	√	_	0DH
F06E3H	A/D sampling state register 3	ADSSTR3	R/W	_	V	_	0DH
F06E4H	A/D sampling state register 4	ADSSTR4	R/W	_	V	_	0DH
F06E5H	A/D sampling state register 5	ADSSTR5	R/W	_	V	_	0DH
F06E6H	A/D sampling state register 6	ADSSTR6	R/W	_	√	_	0DH
F06E7H	A/D sampling state register 7	ADSSTR7	R/W	_	V	_	0DH
F06E8H	A/D sampling state register 8	ADSSTR8	R/W	_	V	_	0DH
F06E9H	A/D sampling state register 9	ADSSTR9	R/W	_	√	_	0DH
F06EAH	A/D sampling state register 10	ADSSTR10	R/W	_	√	_	0DH
F06EBH	A/D sampling state register 11	ADSSTR11	R/W	_	√	_	0DH
F06ECH	A/D sampling state register 12	ADSSTR12	R/W	_	√	_	0DH
F06EDH	A/D sampling state register 13	ADSSTR13	R/W	_	√	_	0DH
F06EEH	A/D sampling state register 14	ADSSTR14	R/W	_	√	_	0DH

Remark For SFRs in the SFR area, see Tables 3 - 6 to 3 - 9 SFR List.


3.4 Instruction Address Addressing

3.4.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3 - 13 Outline of Relative Addressing



3.4.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3 - 14 Example of CALL !!addr20/BR !!addr20





Figure 3 - 15 Example of CALL !addr16/BR !addr16



3.4.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.





Figure 3 - 16 Outline of Table Indirect Addressing

3.4.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 3 - 17 Outline of Register Direct Addressing



3.5 Addressing for Processing Data Addresses

3.5.1 Implied addressing

[Function]


Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Implied addressing can be applied only to MULU X.

Figure 3 - 18 Outline of Implied Addressing



3.5.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3 - 19 Outline of Register Addressing



3.5.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.

[Operand format]

Identifier	Description
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)
ES:!addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 3 - 20 Example of !addr16





Figure 3 - 21 Example of ES:!addr16



 A 16-bit address <2> in the area from X0000H to XFFFFH and the ES register <1> specify the target location; this is used for access to fixed data other than that in mirrored areas

3.5.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (only the space from FFE20H to FFF1FH is specifiable)
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)

Figure 3 - 22 Outline of Short Direct Addressing



Remark

SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.

3.5.5 SFR addressing


[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address only)

Figure 3 - 23 Outline of SFR Addressing



3.5.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

[Operand format]

Identifier	Description						
_	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)						
_	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)						

Figure 3 - 24 Example of [DE], [HL]





Figure 3 - 25 Example of ES:[DE], ES:[HL]



• Either pair of registers <2> and the ES register <1> specify the target location in the area from X0000H to XFFFFH.

3.5.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
_	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 26 Example of [SP+byte]




Figure 3 - 27 Example of [HL + byte], [DE + byte]]




Figure 3 - 28 Example of word[B], word[C]





Figure 3 - 29 Example of word[BC]




ES: [HL + byte], ES: [DE + byte] <1> <2> <3> <1> <2> <3> XFFFFH Instruction code <2> Target Target memory OP-code array of <3> Offset data <3> byte <2> Address of an array Other data in the array rp(HL/DE) X0000H X0000H <1> Specifies a 64-Kbyte area ES • The ES register <1> specifies a 64-Kbyte area within the overall 1-Mbyte space as the four higher-order bits, X, of Memory the address range.

Figure 3 - 30 Example of ES:[HL + byte], ES:[DE + byte]]

Either pair of registers <2> specifies the address where the target array of data starts in the 64-Kbyte area specified in the ES register <1>.

 "byte" <3> specifies an offset within the array to the target.

 "byte" <3> specifies an offset within the array to the target location in memory.



Memory

Figure 3 - 31 Example of ES:word[B], ES:word[C]

- The ES register <1> specifies a 64-Kbyte area within the overall 1-Mbyte space as the four higher-order bits, X, of the address range.
- "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.




Figure 3 - 32 Example of ES:word[BC]

 "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.

 A pair of registers <3> specifies an offset within the array to the target location in memory.



3.5.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
_	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 33 Example of [HL+B], [HL+C]





Figure 3 - 34 Example of ES:[HL+B], ES:[HL+C]



- overall 1-Mbyte space as the four higher-order bits, X, of the address range.
 A pair of registers <2> specifies the address where the
- target array of data starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.



3.5.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) values. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Only the internal RAM area can be set as the stack area.

[Description format]

Identifier	Description
_	PUSH PSW AX/BC/DE/HL
	POP PSW AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB
	(Interrupt request generated)
	RETI

The data to be saved/restored by each stack operation is shown in Figures 3 - 35 to 3 - 40.


status word (PSW), the value of the PSW is stored in SP-1 and 0

is stored in SP- 2).

PUSH rp <1> <2> <1> SP SP-1 Higher-order byte of rp Instruction code SP-2 Stack area ower-order byte of rp <3> OP-code <2> SP rp F0000H • Stack addressing is specified <1>. • The higher-order and lower-order bytes of the pair of registers indicated by rp <2> are stored in addresses SP-1 and SP-2, Memory • The value of SP <3> is decreased by two (if rp is the program


Figure 3 - 35 Example of PUSH rp

Figure 3 - 36 Example of POP




 The value of SP <3> is increased by two (if rp is the program status word (PSW), the content of address SP + 1 is stored in the PSW).

Figure 3 - 37 Example of CALL, CALLT



- stored in addresses SP-1, SP-2, SP-3, and SP-4, respectively <2>.
- The value of the SP <3> is decreased by 4.

Figure 3 - 38 Example of RET



• The value of SP <3> is increased by four.



PSW SP PSW Instruction code <1> SP-1 SP-2 PC19-PC16 Stack area OP-code SP-3 PC15-PC8 <3> SP-4 PC7-PC0 SP or Interrupt <2> F0000H РС • Stack addressing is specified <1>. In response to a BRK instruction or acceptance of an interrupt, the value of the Memory program counter (PC) changes to indicate the address of the

Figure 3 - 39 Example of Interrupt, BRK

- next instruction. • The values of the PSW, PC bits 19 to 16, 15 to 8, and 7 to 0
- are stored in addresses SP-1, SP-2, SP-3, and SP-4, respectively <2>.
- The value of the SP <3> is decreased by 4.

RETI, RETB PSW <1> SP <1> (SP+3) SP+3 Instruction code SP+2 (SP+2) OP-code Stack area SP+1 (SP+1) SP (SP) SP <2> F0000H РС • Stack addressing is specified <1>. • The contents of addresses SP, SP + 1, SP + 2, and SP + 3 Memory are stored in PC bits 7 to 0, 15 to 8, 19 to 16, and the PSW, respectively <2>.

Figure 3 - 40 Example of RETI, RETB

• The value of SP <3> is increased by four.

CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The RL78/L1A microcontrollers are provided with digital I/O ports, which enable variety of control operations. In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

4.2 Port Configuration

Ports include the following hardware.

Table 4 - 1 Port Configuration

Item	Configuration
Control registers	Port mode registers (PM0 to PM8, PM10, PM12, PM14, PM15) Port registers (P0 to P8, P10, P12 to P15) Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU8, PU12) Port input mode registers (PIM0, PIM1, PIM3, PIM4, PIM8) Port output mode registers (POM0, POM1, POM3, POM4, POM8) Port mode control registers (PMC2, PMC4, PMC8, PMC10, PMC14, PMC15) Peripheral I/O redirection registers (PIOR) LCD port function register (PFSEG0 to PFSEG5) LCD input switch control register (ISCLCD)
Port	80-pin products Total: 59 (CMOS I/O: 52 (N-ch open drain I/O [VDD tolerance]: 12), CMOS input: 5, N-ch open-drain I/O [6 V tolerance]: 2) 100-pin products Total: 79 (CMOS I/O: 71 (N-ch open drain I/O [VDD tolerance]: 15), CMOS input: 5, CMOS output: 1, N-ch open-drain I/O [6 V tolerance]: 2)

4.2.1 Port 0

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P07 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Input to the P00 and P01 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 0 (PIM0).

Output from the P00 to P02 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 0 (POM0).

This port can also be used for segment output of LCD controller/driver, serial interface data I/O, clock I/O, timer I/O, and external interrupt request input.

Reset signal generation sets port 0 to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

4.2.2 Port 1

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P11 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P11 and P14 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P11, P12, and P14 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 1 (POM1).

This port can also be used for serial interface data I/O, clock I/O, external interrupt request input, clock output/buzzer output, and segment output of LCD controller/driver.

Reset signal generation sets port 1 to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.



4.2.3 Port 2

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

To use the P20, P21, P23 to P27 pins as digital I/O ports, set them to digital I/O using port mode control register 2 (PMC2) (Can be specified in 1-bit units).

This port can also be used for analog input to the A/D converter, analog output from the D/A converter, and as the input and output of the analog switch for input and output from the operational amplifier.

Reset signal generation sets P20 to the analog output mode and P21 and P23 to P27 to the analog input mode.

4.2.4 Port 3

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P37 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

Input to the P35 and P36 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 3 (PIM3).

Output from the P35 to P37 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 3 (POM3).

This port can also be used for external interrupt request input, real-time clock correction clock output, serial interface clock I/O, data I/O, timer I/O, clock/buzzer output and segment output of LCD controller/driver.

Reset signal generation sets port 3 to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.



4.2.5 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). To use the P40 to P44 pins as input ports, use of an on-chip pull-up resistor can be specified by setting pull-up resistor option register 4 (PU4).

Input to the P40, P41 and P44 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 4 (PIM4).

Output from the P40, P41, P43, and P44 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 4 (POM4).

To use the P43 and P44 pins as digital I/O ports, set them to digital I/O using port mode control register 4 (PMC4) (Can be specified in 1-bit units).

This port can also be used for data I/O for serial interface clock I/O, data I/O, programming UART transmission/reception and comparator I/O.

Reset signal generation sets port 4 to input mode.

4.2.6 Port 5

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P57 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

This port can also be used for external interrupt request input, segment output of LCD controller/driver, and timer I/O.

Reset signal generation sets port 5 to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

4.2.7 Port 6

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 and P61 pins is N-ch open-drain output (6 V tolerance).

This port can also be used for serial interface data I/O, clock I/O and slave select input.

Reset signal generation sets port 6 to input mode.



4.2.8 Port 7

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

This port can also be used for key interrupt input, timer I/O, and segment output of LCD controller/driver.

Reset signal generation sets port 7 to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

4.2.9 Port 8

Port 8 is an I/O port with an output latch. Port 8 can be set to the input mode or output mode in 1-bit units using port mode register 8 (PM8). When the P80 and P81 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 8 (PU8).

Input to the P80 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 8 (PIM8).

Output from the P80 and P81 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 8 (POM8).

To use the P80 and P81 pins as digital I/O ports, set them to digital I/O using port mode control register 8 (PMC8) (Can be specified in 1-bit units).

This port can also be used for low-resistance switching and segment output of LCD controller/driver.

Reset signal generation sets port 8 to analog input mode.



4.2.10 Port 10

Port 10 is an I/O port with an output latch. Port 10 can be set to the input mode or output mode in 1-bit units using port mode register 10 (PM10).

To use the P100, P101, P103 to P107 pins as digital I/O ports, set them to digital I/O using port mode control register 10 (PMC10) (Can be specified in 1-bit units).

This port can also be used for analog input to the A/D converter, analog output from the D/A converter, and as the input and output of the analog switch for input and output from the operational amplifier.

Reset signal generation sets P100 to the analog output mode and P101 and P103 to P107 to the analog input mode.

4.2.11 Port 12

P125 to P127 are I/O ports with output latches. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When the P125 to P127 pins are used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 to P124 are 4-bit input ports.

This port can also be used for connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock, external clock input for subsystem clock, connecting a capacitor for LCD controller/driver, and power supply voltage pin for driving the LCD.

Reset signal generation sets P121 to P124 to input mode, and sets P125 to P127 to digital input invalid Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.



4.2.12 Port 13


P130 is a 1-bit output-only port with an output latch.

P137 is a 1-bit input-only port.

P130 is fixed an output port, and P137 is fixed an input ports.

This port can also be used for external interrupt request input and external trigger input of A/D converter.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.



4.2.13 Port 14

Port 14 is an I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14).

The P140 to P143 pins can be set to digital I/O or analog input using port mode control register 14 (PMC14).

This port can also be used for A/D converter analog input.

Reset signal generation sets port 14 to the analog input mode.

4.2.14 Port 15

Port 15 is an I/O port with an output latch. Port 15 can be set to the input mode or output mode in 1-bit units using port mode register 15 (PM15).

The P150 and P152 to P154 pins can be set to digital I/O or analog I/O using port mode control register 15 (PMC15).

This port can also be used for operational amplifier input and A/D converter reference voltage negative side input.

Reset signal generation sets port 15 to the analog input mode.



4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port mode control registers (PMCxx)
- Peripheral I/O redirection register (PIOR)
- LCD port function register (PFSEG0 to PFSEG5)
- LCD input switch control register (ISCLCD)

Caution Which registers and bits are included depends on the product. For registers and bits mounted on each product, see Tables 4 - 2 to 4 - 5. Be sure to set bits that are not mounted to their initial values.



Table 4 - 2 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (1/4)

				Bit N	lame				
Port	t	PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register	100-pin	80-pin
Port 0	0	PM00	P00	PU00	PIM00	POM00	— —	√	√
	1	PM01	P01	PU01	PIM01	POM01	_	√ √	
	2	PM02	P02	PU02	_	POM02	_	√ √	
	3	PM03	P03	PU03	_	_	_	· √	· √
	4	PM04	P04	PU04	_	_	_	√ ·	
	5	PM05	P05	PU05	_	_	_	√	√
	6	PM06	P06	PU06	_	_	_	√	√
	7	PM07	P07	PU07	_	_	_	√	V
Port 1	0	_	_	_	_	_	_	_	_
	1	PM11	P11	PU11	PIM11	POM11	_	√	_
	2	PM12	P12	PU12	_	POM12	_	√	_
	3	PM13	P13	PU13	_	_	_	V	_
	4	PM14	P14	PU14	PIM14	POM14	_	V	V
	5	PM15	P15	PU15	_	_	_	V	_
	6	PM16	P16	PU16	_	_	_	V	_
	7	PM17	P17	PU17	_	_	_	V	_
Port 2	0	PM20	P20	_	_	_	PMC20	√	$\sqrt{}$
	1	PM21	P21	_	_	_	PMC21	√	V
	2	_	_	_	_	_	_	_	_
	3	PM23	P23	_	_	_	PMC23	√	V
	4	PM24	P24	_	_	_	PMC24	√	_
	5	PM25	P25	_	_	_	PMC25	√	_
	6	PM26	P26	_	_	_	PMC26	√	V
	7	PM27	P27	_	_	_	PMC27	√	V

Table 4 - 3 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (2/4)

			Bit Name									
Port	t	PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register	100-pin	80-pin			
Port 3	0	PM30	P30	PU30	_	_	_	√	√			
	1	PM31	P31	PU31	_	_	_	√	√			
	2	PM32	P32	PU32	_	_	_	√	√			
	3	PM33	P33	PU33	_	_	_	√				
	4	PM34	P34	PU34	_	_	_	√	_			
	5	PM35	P35	PU35	PIM35	POM35	_	√	V			
	6	PM36	P36	PU36	PIM36	POM36	_	√	V			
	7	PM37	P37	PU37	_	POM37	_	√	V			
Port 4	0	PM40	P40	PU40	PIM40	POM40	_	√	V			
	1	PM41	P41	PU41	PIM41	POM41	_	√				
	2	PM42	P42	PU42	_	_	_	√	_			
	3	PM43	P43	PU43	_	POM43	PMC43	√	V			
	4	PM44	P44	PU44	PIM44	POM44	PMC44	√	V			
	5	_	_	_	_	_	_	_	_			
	6	_	_	_	_	_	_	_	_			
	7	_	_	_	_	_	_	_				
Port 5	0	PM50	P50	PU50	_	_	_	√	V			
	1	PM51	P51	PU51	_	_	_	√	V			
	2	PM52	P52	PU52	_	_	_	√	V			
	3	PM53	P53	PU53	_	_	_	√				
	4	PM54	P54	PU54	_	_	_	√	_			
	5	PM55	P55	PU55	_	_	_	√	_			
	6	PM56	P56	PU56	_	_	_	√	_			
	7	PM57	P57	PU57	_	_	_	√				
Port 6	0	PM60	P60	_	_	_	_	√	\checkmark			
	1	PM61	P61	_	_	_	_	√	√			
	2		_	_	_	_	_	_				
	3	_	_	_	_	_	_	_				
	4	_	_	_	_	_	_	_	_			
	5	_	_	_	_	_	_	_	_			
	6	_	_	_	_	_	_	_	_			
	7	_	_	_	_	_		_	_			

Table 4 - 4 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (3/4)

Port		PMxx	Pxx	PUxx	PIMxx	POMxx	PMCxx	100-pin	80-pin
		register	register	register	register	register	register		
Port 7	0	PM70	P70	PU70	_	_	_	$\sqrt{}$	$\sqrt{}$
	1	PM71	P71	PU71	_	_	_	V	V
	2	PM72	P72	PU72	_	_	_	V	√
	3	PM73	P73	PU73	_	_	_	V	V
	4	PM74	P74	PU74	_	_	_	V	V
	5	PM75	P75	PU75	_	_	_	V	V
	6	PM76	P76	PU76	_	_	_	V	√
	7	PM77	P77	PU77	_	_	_	V	√
Port 8	0	PM80	P80	PU80	PIM80	POM80	PMC80	V	V
	1	PM81	P81	PU81	_	POM81	PMC81	V	V
	2	_	_	_	_	_	_	_	_
	3	_	_	_	_	_	_	_	_
	4	_	_	_	_	_	_		
	5	_	_	_	_	_	_	_	_
	6	_	_	_	_	_	_		1
	7		_	_	_	_	_		
Port 10	0	PM100	P100	_	_	_	PMC100	\checkmark	\checkmark
	1	PM101	P101	_	_	_	PMC101	V	V
	2	_	_	_	_	_	_		1
	3	PM103	P103	_	_	_	PMC103	\checkmark	\checkmark
	4	PM104	P104	_	_	_	PMC104	V	_
	5	PM105	P105	_	_	_	PMC105	V	_
	6	PM106	P106	_	_	_	PMC106	V	V
	7	PM107	P107	_	_	_	PMC107	V	V
Port 12	0	_	_	_	_	_	_		
	1	_	P121	_	_	_	_	V	√
	2	_	P122	_	_	_	_	V	√
	3	_	P123	_	_	_	_	V	√
	4	_	P124	_	_	_	_	V	V
	5	PM125	P125	PU125	_	_	_	V	V
	6	PM126	P126	PU126	_	_	_	V	√
	7	PM127	P127	PU127	_	_	_	V	√
Port 13	0		P130	_	_	_	_	V	
	1	_	_	_	_	_	_	_	_
	2	_	_	_	_	_	_	_	
	3	_	_	_	_	_	_	_	_
	4	_	_	_	_	_	_	_	_
	5	_	_	_	_	_	_	_	_
	6	_	_	_	_	_	_	_	_
	7	_	P137	_	_	_	_	V	√

Table 4 - 5 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (4/4)

				Bit N	lame				
Port		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register	100-pin	80-pin
Port 14	0	PM140	P140	_	_	_	PMC140	√	$\sqrt{}$
	1	PM141	P141	_	_	_	PMC141	√	√
	2	PM142	P142	_	_	_	PMC142	√	$\sqrt{}$
	3	PM143	P143	_	_	_	PMC143	√	V
	4	_	_	_	_	_	_	_	_
	5	1	_	_	1	1	_	_	_
	6	ı	_	_		l	_	_	_
	7	_	_	_	_		_	_	_
Port 15	0	PM150	P150	_		-	PMC150	\checkmark	\checkmark
	1	ı	_	_		l	_	_	_
	2	PM152	P152	_			PMC152	\checkmark	\checkmark
	3	PM153	P153	_	_	_	PMC153	√	\checkmark
	4	PM154	P154	_	_	_	PMC154	√	√
	5	_	_	_	_	_	_	_	_
	6								
	7	_	_	_	_	_	_	_	_

4.3.1 Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5 Register Settings When Using Alternate Function**.

Figure 4 - 1 Format of Port mode register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W		
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W		
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	1	FFF21H	FFH	R/W		
PM2	PM27	PM26	PM25	PM24	PM23	1	PM21	PM20	FFF22H	FFH	R/W		
РМ3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W		
PM4	1	1	1	PM44	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W		
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W		
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W		
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W		
PM8	1	1	1	1	1	1	PM81	PM80	FFF28H	FFH	R/W		
PM10	PM107	PM106	PM105	PM104	PM103	1	PM101	PM100	FFF2AH	FFH	R/W		
PM12	PM127	PM126	PM125	1	1	1	1	1	FFF2CH	FFH	R/W		
PM14	1	1	1	1	PM143	PM142	PM141	PM140	FFF2EH	FFH	R/W		
PM15	1	1	1	PM154	PM153	PM152	1	PM150	FFF2FH	FFH	R/W		
	PMmn		Pmn pin I/O mode selection (m = 0 to 8, 10, 12, 14, 15; n = 0 to 7)										
	0	Output	Output mode (output buffer on)										
	1	Input m	ode (out	put buffe	r off)								

Caution Be sure to set bits that are not mounted to their initial values.

4.3.2 Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read Note.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note

If P20, P21, P23 to P27, P43, P44, P80, P81, P100, P101, P103 to P107, P140 to P143, P150, and P152 to P154, are set up as analog I/O function, or when a port is read while in the input mode, 0 is always returned, not the pin level.

Figure 4 - 2 Format of Port register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	P07	P06	P05	P04	P03	P02	P01	P00	FFF00H	00H (output latch)	R/W
P1	P17	P16	P15	P14	P13	P12	P11	0	FFF01H	00H (output latch)	R/W
P2	P27	P26	P25	P24	P23	0	P21	P20	FFF02H	00H (output latch)	R/W
P3	P37	P36	P35	P34	P33	P32	P31	P30	FFF03H	00H (output latch)	R/W
P4	0	0	0	P44	P43	P42	P41	P40	FFF04H	00H (output latch)	R/W
P5 [P57	P56	P55	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
L -										, ,	
P6 [0	0	0	0	0	0	P61	P60	FFF06H	00H (output latch)	R/W
P7	P77	P76	P75	P74	P73	P72	P71	P70	FFF07H	00H (output latch)	R/W
P8	0	0	0	0	0	0	P81	P80	FFF08H	00H (output latch)	R/W
P10	P107	P106	P105	P104	P103	0	P101	P100	FFF0AH	00H (output latch)	R/W
P12	P127	P126	P125	P124	P123	P122	P121	0	FFF0CH	Undefined	R/W Note
P13	P137	0	0	0	0	0	0	P130	FFF0DH	Undefined	R/W Note
P14	0	0	0	0	P143	P142	P141	P140	FFF0EH	00H (output latch)	R/W
P15	0	0	0	P154	P153	P152	0	P150	FFF0FH	00H (output latch)	R/W
<u>г</u>				I	I	m -	- 0 to 8	10 12 to	15: n = 0 to 7	,	

Pmn	m = 0 to 8, 10, 12	m = 0 to 8, 10, 12 to 15; n = 0 to 7							
	Output data control (in output mode)	Input data read (in input mode)							
0	Output 0	Input low level							
1	Output 1	Input high level							

Note P121 to P124, and P137 are read-only.

Caution Be sure to set bits that are not mounted to their initial values.



4.3.3 Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in bit units only for the bits set to normal output mode (POMmn = 0) and input mode (PMmn = 1) for the pins to which the use of an on-chip pull-up resistor has been specified in these registers.

On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins and analog setting (PMC = 1), regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H (Only PU4 is set to 01H).

Caution When a port with the PIMn register is input from a different potential device to the TTL buffer, pull up to the power supply of the different potential device via an external resistor by setting PUmn = 0.

Figure 4 - 3 Format of Pull-up resistor option register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	PU07	PU06	PU05	PU04	PU03	PU02	PU01	PU00	F0030H	00H	R/W
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	0	F0031H	00H	R/W
PU3	PU37	PU36	PU35	PU34	PU33	PU32	PU31	PU30	F0033H	00H	R/W
PU4	0	0	0	PU44	PU43	PU42	PU41	PU40	F0034H	01H	R/W
PU5	PU57	PU56	PU55	PU54	PU53	PU52	PU51	PU50	F0035H	00H	R/W
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	F0037H	00H	R/W
PU8	0	0	0	0	0	0	PU81	PU80	F0038H	00H	R/W
PU12	PU127	PU126	PU125	0	0	0	0	0	F003CH	00H	R/W
	PUmn								resistor selection , 12; n = 0 to 7)		
	0	On-chip	pull-up	resistor	not conn	ected					

Caution Be sure to set bits that are not mounted to their initial values.

On-chip pull-up resistor connected

4.3.4 Port input mode registers (PIMxx)

These registers set the input buffer in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

Port input mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4 - 4 Format of Port input mode register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM0	0	0	0	0	0	0	PIM01	PIM00	F0040H	00H	R/W
PIM1	0	0	0	PIM14	0	0	PIM11	0	F0041H	00H	R/W
PIM3	0	PIM35	PIM36	0	0	0	0	0	F0043H	00H	R/W
PIM4	0	0	0	PIM44	0	0	PIM41	PIM40	F0044H	00H	R/W
PIM8	0	0	0	0	0	0	0	PIM80	F0048H	00H	R/W

PIMmn	Pmn pin input buffer selection (m = 0, 1, 3, 4, 8; n = 0, 1, 4 to 6)
0	Normal input buffer
1	TTL input buffer

Caution Be sure to set bits that are not mounted to their initial values.

4.3.5 Port output mode registers (POMxx)

These registers set the output mode in 1-bit units.

N-ch open-drain output (VDD tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA00, SDA10, SDA20, and SDA30 pins during simplified I²C communication with an external device of the same potential.

In addition, POMxx register is set with PUxx register, whether or not to use the on-chip pull-up resistor.

Port output mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Caution An on-chip pull-up resistor is not connected to a bit for which N-ch open drain output (VDD tolerance) mode (POMmn = 1) is set.

Figure 4 - 5 Format of Port output mode register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM0	0	0	0	0	0	POM02	POM01	POM00	F0050H	00H	R/W
POM1	0	0	0	POM14	0	POM12	POM11	0	F0051H	00H	R/W
РОМ3	POM37	POM36	POM35	0	0	0	0	0	F0053H	00H	R/W
POM4	0	0	0	POM44	POM43	0	POM41	POM40	F0054H	00H	R/W
POM8	0	0	0	0	0	0	POM81	POM80	F0058H	00H	R/W

POMmn	Pmn pin output mode selection $(m = 0, 1, 3, 4, 8; n = 0 \text{ to } 7)$
0	Normal output mode
1	N-ch open-drain output (VDD tolerance) mode

Caution Be sure to set bits that are not mounted to their initial values.

4.3.6 Port mode control registers (PMCxx)

These registers set the digital I/O/analog input in 1-bit units.

Port mode control registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH (Only PMC4 is set to 00H).

Figure 4 - 6 Format of Port mode control register

Address	F0062H	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC2	PMC27	PMC26	PMC25	PMC24	PMC23	1	PMC21	PMC20
Address	: F0064H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC4	0	0	0	PMC44	PMC43	0	0	0
Address	: F0068H	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC8	1	1	1	1	1	1	PMC81	PMC80
Address	F006AH	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC10	PMC107	PMC106	PMC105	PMC104	PMC103	1	PMC101	PMC100
Address	: F006EH	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC14	1	1	1	1	PMC143	PMC142	PMC141	PMC140
Address	: F006FH	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC15	1	1	1	PMC154	PMC153	PMC152	1	PMC150
	PMCmn	Sele	ction of digital	I/O or analog I/	O for Pmn pin	(m = 2, 4, 8, 10). 14. 15: n = 0 t	to 7)
	0			other than anal	-		,,, – 0	,
	1	Analog I/O			J 1 - 7			

Caution 1. Select input mode using port mode registers 2, 10, and 14 (PM2, PM10, PM14) for the ports which are set by the PMCxx register as analog input.



Caution 2. Do not set the pin set by the PMCxx register as digital I/O by the A/D channel select register A0 (ADANSA0).

Caution 3. Be sure to set bits that are not mounted to their initial values.

4.3.7 Peripheral I/O redirection register (PIOR)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

Use the PIOR register to assign a port to the function to redirect and enable the function.

In addition, can be changed the settings for redirection until its function enable operation.

The PIOR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4 - 7 Format of Peripheral I/O redirection register (PIOR)

Address:	: F0077H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
PIOR	0	0	PIOR5	PIOR4	PIOR3	PIOR2	PIOR1	PIOR0

PIOR5 PIOR4 PIOR3	Alternate Function	,	100-pin		80-pin
	Alternate Function	0	1	0	1
PIOR5	SSI00	P60	P137	P60	P137
PIOR4	VCOUT0	P42	P35	P35	P35
PIOR3	INTP0	P137	P43	P137	P43
	INTP1	P03	P42	P03	P03
	INTP2	P04	P41	P04	P04
	INTP3	P30	P60	P30	P60
	INTP4	P32	P61	P32	P61
	INTP5	P06	P127	P06	P127
	INTP6	P50	P126	P50	P126
	INTP7	P14	P125	P14	P125
PIOR2	PCLBUZ0	P14	P02	P14	P02
	PCLBUZ1	P36	P44	P36	P44
PIOR1	SCK00	P41	P40	P40	P40
	SCL00	P41	P40	P40	P40
	TxD2	P12	P81	P81	P81
	RxD2	P11	P80	P80	P80
	SCL20	P14	P14	P14	P14
	SDA20	P11	P80	P80	P80
	SI20	P11	P80	P80	P80
	SO20	P12	P81	P81	P81
	SCK20	P14	P14	P14	P14
PIOR0	TI00/TO00	P03	P43	P03	P43
	TI01/TO01	P31	P40	P31	P40
	TI02/TO02	P50	P60	P50	P60
	TI03/TO03	P52	P61	P52	P61
	TI04/TO04	P51	P127	P51	P127
	TI05/TO05	P07	P126	P07	P126
	TI06/TO06	P05	P125	P05	P125
	TI07/TO07	P77	P77	P77	P77

4.3.8 LCD port function registers 0 to 5 (PFSEG0 to PFSEG5)

These registers specify whether to use pins P00 to P07, P11 to P17, P30 to P37, P50 to P57, P70 to P77, P80, P81 as port pins (other than segment output pins) or segment output pins.

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH (PFSEG0 is F0H, and PFSEG5 is 1FH).

Remark The correspondence between the segment output pins (SEGxx) and the PFSEG register (PFSEGxx bits) and the existence of SEGxx pins in each product are shown in Table 4 - 6 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits).

Figure 4 - 8 Format of LCD Port Function Registers 0 to 5

Address:	F0300H	After reset: F0	H R/W								
Symbol	7	6	5	4	3	2	1	0			
PFSEG0	PFSEG07	PFSEG06	PFSEG05	PFSEG04	0	0	0	0			
Address:	F0301H	After reset: FF	H R/W								
Symbol	7	6	5	4	3	2	1	0			
PFSEG1	PFSEG15	PFSEG14	PFSEG13	PFSEG12	PFSEG11	PFSEG10	PFSEG09	PFSEG08			
Address:	F0302H	After reset: FF	H R/W								
Symbol	7	6	5	4	3	2	1	0			
PFSEG2	PFSEG23	PFSEG22	PFSEG21	PFSEG20	PFSEG19	PFSEG18	PFSEG17	PFSEG16			
Address:	F0303H	After reset: FF	H R/W								
Symbol	7	6	5	4	3	2	1	0			
PFSEG3	PFSEG31	PFSEG30	PFSEG29	PFSEG28	PFSEG27	PFSEG26	PFSEG25	PFSEG24			
Address:	F0304H	After reset: FF	H R/W								
Symbol	7	6	5	4	3	2	1	0			
PFSEG4	PFSEG39	PFSEG38	PFSEG37	PFSEG36	PFSEG35	PFSEG34	PFSEG33	PFSEG32			
Address:	F0305H	After reset: 1F	H R/W								
Symbol	7	6	5	4	3	2	1	0			
PFSEG5	0	0	0	PFSEG44	PFSEG43	PFSEG42	PFSEG41	PFSEG40			
	PFSEGxx (xx = 04 to 44)	Used as port ((mn = 00 to	n segment outpo 07, 11 to 17, 10 ment output)	, •			5			
	1	1 Used as segment output									

Caution To use the Pmn pins as segment output pins (PFSEGxx = 1), be sure to set the PUmn bit of the PUm register, POMmn bit of the POMm register, and PIMmn bit of the PIMm register to "0".



Table 4 - 6 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits)

Bit name of PFSEG register	Corresponding SEGxx pins	Alternate port	100-pin	80-pin
PFSEG04	SEG4	P50	V	$\sqrt{}$
PFSEG05	SEG5	P51	V	V
PFSEG06	SEG6	P52	V	V
PFSEG07	SEG7	P53	V	_
PFSEG08	SEG8	P54	V	_
PFSEG09	SEG9	P55	V	_
PFSEG10	SEG10	P56	V	_
PFSEG11	SEG11	P57	V	_
PFSEG12	SEG12	P70	V	V
PFSEG13	SEG13	P71	V	V
PFSEG14	SEG14	P72	V	V
PFSEG15	SEG15	P73	V	$\sqrt{}$
PFSEG16	SEG16	P74	V	$\sqrt{}$
PFSEG17	SEG17	P75	V	$\sqrt{}$
PFSEG18	SEG18	P76	V	V
PFSEG19	SEG19	P77	V	$\sqrt{}$
PFSEG20	SEG20	P30	V	V
PFSEG21	SEG21	P31	V	V
PFSEG22	SEG22	P32	V	V
PFSEG23	SEG23	P33	V	_
PFSEG24	SEG24	P34	V	_
PFSEG25	SEG25	P35	V	$\sqrt{}$
PFSEG26	SEG26	P36	V	V
PFSEG27	SEG27	P37	V	V
PFSEG28	SEG28	P13	V	_
PFSEG29	SEG29	P14	V	$\sqrt{}$
PFSEG30	SEG30	P15	V	_
PFSEG31	SEG31	P16	V	_
PFSEG32	SEG32	P17	V	_
PFSEG33	SEG33	P00	V	V
PFSEG34	SEG34	P01	V	V
PFSEG35	SEG35	P02	V	V
PFSEG36	SEG36	P03	V	V
PFSEG37	SEG37	P04	V	V
PFSEG38	SEG38	P05	V	$\sqrt{}$
PFSEG39	SEG39	P06	V	V
PFSEG40	SEG40	P07	V	V
PFSEG41	SEG41	P12	√	_
PFSEG42	SEG42	P11	√	_
PFSEG43	SEG43	P81	V	V
PFSEG44	SEG44	P80	V	V

Caution Be sure to set bits that are not mounted to their initial values.



4.3.9 LCD input switch control register (ISCLCD)

The CAPL/P126, CAPH/P127, and VL3/P125 pins are internally connected with a Schmitt trigger buffer.

Input to the Schmitt trigger buffer must be disabled until the CAPL/P126, CAPH/P127, and VL₃/P125 pins are set to operate as LCD function pins in order to prevent through-current from entering.

This register is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets ISCLCD to 00H.

Figure 4 - 9 Format of LCD input switch control register (ISCLCD)

Address	: F0308H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
ISCLCD	0	0	0	0	0	0	ISCVL3	ISCCAP

ISCVL3	VL3/P125 pin Schmitt trigger buffer control		
0	Makes digital input ineffective		
1	Makes digital input effective		

ISCCAP	CAPL/P126, CAPH/P127 pins Schmitt trigger buffer control		
0	Makes digital input ineffective		
1	Makes digital input effective		

Caution If ISCVL3 = 0 and ISCCAP = 0, set the corresponding port registers as follows:

PU127 bit of PU12 register = 0, P127 bit of P12 register = 0

PU126 bit of PU12 register = 0, P126 bit of P12 register = 0

PU125 bit of PU12 register = 0, P125 bit of P12 register = 0

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

The data of the output latch is cleared when a reset signal is generated.



4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers

It is possible to connect an external device operating on a different potential (1.8 V or 2.5 V) by switching I/O buffers with the port input mode register (PIMxx) and port output mode register (POMxx). When receiving input from an external device with a different potential (1.8 V or 2.5 V), set port input mode registers 0, 1, 3, 4, 8 (PIM0, PIM1, PIM3, PIM4, PIM8) on a bit-by-bit basis to enable normal input (CMOS)/TTL switching.

When outputting data to an external device with a different potential (1.8 V or 2.5 V), set port output mode registers 0, 1, 3, 4, 8 (POM0, POM1, POM3, POM4, POM8) on a bit-by-bit basis to enable normal output (CMOS)/N-ch open drain (VDD tolerance) switching.

Connection of a serial interface is described as follows.

(1) Setting procedure when using input ports of UART0 to UART3, CSI00, CSI10, CSI20, and CSI30 functions for the TTL input buffer

In case of UART0: P44
In case of UART1: P36
In case of UART2: P11 (P80)
In case of UART3: P01

In case of CSI00: P41 (P40), P44
In case of CSI10: P35, P36
In case of CSI20: P11 (P80), P14
In case of CSI30: P00, P01

Remark Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> Set the corresponding bit of the PIM0, PIM1, PIM3, PIM4, and PIM8 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <3> Enable the operation of the serial array unit and set the mode to UART/Simplified SPI (CSI^{Note}) mode.

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.



(2) Setting procedure when using output ports of UART0 to UART3, CSI00, CSI10, CSI20, and CSI30 functions in N-ch open-drain output mode

In case of UART0: P43
In case of UART1: P37
In case of UART2: P12 (P81)
In case of UART3: P02

In case of CSI00: P41 (P40), P43
In case of CSI10: P35, P37
In case of CSI20: P12 (P81), P14
In case of CSI30: P00, P02

Remark Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, POM3, POM4, and POM8 registers to 1 to set the N-ch open-drain output (VDD withstand voltage) mode.
- <5> Enable the operation of the serial array unit and set the mode to UART/Simplified SPI (CSI) mode.
- <6> Set the corresponding bit of the PM0, PM1, PM3, PM4, and PM8 registers to output mode. At this time, the output data is high level, so the pin is in the Hi-Z state.



(3) Setting procedure when using I/O ports of simplified IIC00, IIC10, IIC20, and IIC30 functions with a different potential (1.8 V, 2.5 V)

In case of simplified IIC00: P41 (P40), P44 In case of simplified IIC10: P35, P36 In case of simplified IIC20: P11 (P80), P14 In case of simplified IIC30: P00, P01

Remark Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, POM3, POM4, and POM8 registers to 1 to set N-ch open drain output (VDD tolerance) mode.
- <5> Set the corresponding bit of the PIM0, PIM1, PIM3, PIM4, and PIM8 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <6> Enable the operation of the serial array unit and set the mode to simplified I²C mode.
- <7> Set the corresponding bit of the PM0, PM1, PM3, PM4, and PM8 registers to output mode (data I/O is possible in output mode).

At this time, the output data is high level, so the pin is in the Hi-Z state.

4.5 Register Settings When Using Alternate Function

4.5.1 Basic concept when using alternate function

In the beginning, for a pin also assigned to be used for analog input, use the port mode control register (PMCxx) to specify whether to use the pin for analog input or digital input/output.

Figure 4 - 10 shows the basic configuration of an output circuit for pins used for digital input/output. The output of the output latch for the port and the output of the alternate SAU function are input to an AND gate. The output of the AND gate is input to an OR gate. The output of an alternate function other than SAU (TAU, RTC2, clock/buzzer output, IICA, etc.) is connected to the other input pin of the OR gate. When such kind of pins are used by the port function or an alternate function, the unused alternate function must not hinder the output of the function to be used. An idea of basic settings for this kind of case is shown in Table 4 - 7.




Figure 4 - 10 Basic Configuration of Output Circuit for Pins

- **Note 1.** When there is no POM register, this signal should be considered to be low level (0).
- Note 2. When there is no alternate function, this signal should be considered to be high level (1).
- Note 3. When there is no alternate function, this signal should be considered to be low level (0).

Remark m: Port number (m = 0 to 15); n: Bit number (n = 0 to 7)

_	idate : . compoper	o: = a.o.o o o ago	
	Output	Settings of Unused Alternate F	unction
Output Function of Used Pin	Output Function for Port	Output Function for SAU	Output Function for other than SAU
Output function for port	_	Output is high (1)	Output is low (0)
Output function for SAU	High (1)	_	Output is low (0)
Output function for other than SAU	Low (0)	Output is high (1)	Output is low (0) Note

Table 4 - 7 Concept of Basic Settings

Note

Since more than one output function other than SAU may be assigned to a single pin, the output of an unused alternate function must be set to low level (0). For details on the setting method, see **4.5.2 Register settings for alternate function whose output function is not used**.

4.5.2 Register settings for alternate function whose output function is not used

When the output of an alternate function of the pin is not used, the following settings should be made. Note that when the peripheral I/O redirection function is the target, the output can be switched to another pin by setting the peripheral I/O redirection register (PIOR). This allows usage of the port function or other alternate function assigned to the target pin.

- (1) SOp = 1, TxDq = 1 (settings when the serial output (SOp/TxDq) of SAU is not used) When the serial output (SOp/TxDq) is not used, such as, a case in which only the serial input of SAU is used, set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled) and set the SOmn bit in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (2) SCKp = 1, SDAr = 1, SCLr = 1 (settings when channel n in SAU is not used) When SAU is not used, set bit n (SEmn) in serial channel enable status register m (SEm) to 0 (operation stopped state), set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled), and set the SOmn and CKOmn bits in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (3) TOmn = 0 (settings when the output of channel n in TAU is not used)

 When the TOmn output of TAU is not used, set the bit in timer output enable register 0 (TOE0) which corresponds to the unused output to 0 (output disabled) and set the bit in timer output register 0 (TO0) to 0 (low). These are the same settings as the initial state.
- (4) SDAAn = 0, SCLAn = 0 (setting when IICA is not used)
 When IICA is not used, set the IICEn bit in IICA control register n0 (IICCTLn0) to 0 (operation stopped). This is the same setting as the initial state.

- (5) PCLBUZn = 0 (setting when clock/buzzer output is not used)
 When the clock/buzzer output is not used, set the PCLOEn bit in clock output select register n (CKSn) to 0 (output disabled). This is the same setting as the initial state.
- (6) RTC1HZ = 0 (setting when real-time clock 2 output is not used)
 When the real-time clock 2 output is not used, set the RCLOE1 bit in real-time clock control register 0 (RTCC0) to 0 (output disabled). This is the same setting as the initial state.
- (7) VCOUTn = 0 (setting when comparator output is not used)
 When the comparator output is not used, set the CnOE bit in comparator output control register
 (COMPOCR) to 0 (output disabled). This is the same setting as the initial state.
- (8) ANOn = 0 (setting when D/A converter output is not used)
 When the D/A converter output is not used, set the DAOEn bit in D/A control register (DACR) to 0 (stops D/A conversion operation). This is the same setting as the initial state.

4.5.3 Register setting examples for used port and alternate functions

Register setting examples for used port and alternate functions are shown in tables 4 - 8 to 4 - 10. The registers used to control the port functions should be set as shown in tables 4 - 8 to 4 - 10. See the following remark for legends used in tables 4 - 8 to 4 - 10.

Remark -: Not supported

x: don't care

PIORx: Peripheral I/O redirection register

PFSEGXX: LCD port function register
POMxx: Port output mode register
PMCxx: Port mode control register

PMxx: Port mode register
Pxx: Port output latch

Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

For details about ports that also serve as segment output pins (SEGxx), see 4.5.4 Operation of ports that alternately function as SEGxx pins.

For details about ports that also serve as VL3, CAPL, and CAPH pins, see 4.5.5 Operation of ports that alternately function as VL3, CAPL, and CAPH pins.



Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (1/6)

Port		Function]		nction Output	Prod	ducts
Name	Function Name	I/O	PIORXX	PFSEGXX	POMXX	PMCXX	PMXX	PXX	SAU Output Function	Other than SAU	80-Pin	100-Pin
		I	_	PFSEG33 = 0	×	_	1	×	×	_	√	V
	P00	0	_	PFSEG33 = 0	0	_	0	0/1	SCK30/SCL30 =	_	√	V
		N-ch OD output	_	PFSEG33 = 0	1	_	0	0/1	1	_	√	√
P00	001/00	Į.	_	PFSEG33 = 0	×	_	1	×	×	_	√	√
	SCK30	0	_	PFSEG33 = 0	0/1	_	0	1	×	_	√	V
	SCL30	0	_	PFSEG33 = 0	0/1	_	0	1	×	_	√	√
	SEG33	0	_	PFSEG33 = 1	0	_	0	0	×	_	√	√
		I	_	PFSEG34 = 0	×	_	1	×	×	_	√	√
	P01	0	_	PFSEG34 = 0	0	_	0	0/1		_	√	√
		N-ch OD output	_	PFSEG34 = 0	1	_	0	0/1	SDA30 = 1	_	√	√
P01	SI30	1		PFSEG34 = 0	×	_	1	×	×		√ ·	√
	RxD3	ı		PFSEG34 = 0	×	_	1	×	×		√ ·	√ ·
	SDA30	I/O		PFSEG34 = 0	1	_	0	1	×	_	√ √	, V
	SEG34	0		PFSEG34 = 1	0		0	0	×	_	1	√
	3LG34	I		PFSEG35 = 0			1			×	√ √	√ √
	P02	0			×	_		X	×		√ √	√ √
	P02			PFSEG35 = 0	0	_	0	0/1	TxD3/SO30 = 1	(PCLBUZ0) = 0 (PCLBUZ0) = 0	- V	
DOO	6000	N-ch OD output		PFSEG35 = 0	1 0/1		0	0/1		,		√ √
P02	SO30	0		PFSEG35 = 0	0/1	_	0	1	×	(PCLBUZ0) = 0	√ ./	√ ./
	TxD3	0	— ·	PFSEG35 = 0	0/1		0	1	X T::D0/0000 4	(PCLBUZ0) = 0	√ ./	√
	(PCLBUZ0)	0	PIOR2 = 1	PFSEG35 = 0	0	_	0	0	TxD3/SO30 = 1	×	√	√
	SEG35	0	_	PFSEG35 = 1	0	_	0	0	×	×	√	√
	P03	l	_	PFSEG36 = 0	_	_	1	×	_	×	√	√
		0		PFSEG36 = 0	_	_	0	0/1	_	TO00 = 0	√	√
P03	TI00	I	PIOR0 = 0	PFSEG36 = 0	_	_	1	×	_	×	√	√
. 00	TO00	0	PIOR0 = 0	PFSEG36 = 0	_	_	0	0	_	×	√	√
	INTP1	Į.	PIOR3 = 0	PFSEG36 = 0	_	_	1	×	_	×	√	√
	SEG36	0	_	PFSEG36 = 1	_	_	0	0	_	×	√	V
	P04	Į.	_	PFSEG37 = 0	_	_	1	×	_	_	√	√
P04	F04	0	_	PFSEG37 = 0	_	_	0	0/1	_	_	√	√
P04	INTP2	I	PIOR3 = 0	PFSEG37 = 0	_	_	1	×	_	_	√	√
	SEG37	0	_	PFSEG37 = 1	_	_	0	0	_	_	√	√
	Dor	Į.	_	PFSEG38 = 0	_	_	1	×	_	×	√	√
	P05	0	_	PFSEG38 = 0	_	_	0	0/1	_	TO06 = 0	√	√
P05	TI06	I	PIOR0 = 0	PFSEG38 = 0	_	_	1	×	_	×	√	√
	TO06	0	PIOR0 = 0	PFSEG38 = 0	_	_	0	0	_	×	√	√
	SEG38	0		PFSEG38 = 1	_	_	0	0	_	×	√	V
		1	_	PFSEG39 = 0	_	_	1	×	_	_	√	√
	P06	0	_	PFSEG39 = 0	_	_	0	0/1	_	_	√	√
P06	INTP5	ı	PIOR3 = 0	PFSEG39 = 0	_		1	×	_	_	√ ·	√
	SEG39	0		PFSEG39 = 1	_	_	0	0	_		, √	· √
	02000	ı		PFSEG40 = 0		_	1	×		×	√ √	, V
	P07	0		PFSEG40 = 0			0	0/1	_	TO05 = 0	√	√
P07	TI05	I	PIOR0 = 0	PFSEG40 = 0	_	_	1		_		- √	√ √
F'0/	TO05	0			_			× 0	_	×	√ √	√ √
		0	PIOR0 = 0	PFSEG40 = 0			0	_	_	×		
	SEG40			PFSEG40 = 1	_	_	0	0	-	×	√	√ -/
	5	1		PFSEG42 = 0	×	_	1	×	×	_	×	√ ./
	P11	0		PFSEG42 = 0	0		0	0/1	SDA20 = 1	_	×	√ /
		N-ch OD output	_	PFSEG42 = 0	1	_	0	0/1		_	×	√ ,
P11	SI20	I	PIOR1 = 0	PFSEG42 = 0	×	_	1	×	×	_	×	√ ,
	RxD2	I	PIOR1 = 0	PFSEG42 = 0	×	_	1	×	×	1	×	√
	SDA20	I/O	PIOR1 = 0	PFSEG42 = 0	1	_	0	1	×	_	×	√
	SEG42	0	_	PFSEG42 = 1	0	_	0	0	×	_	×	√
		1		PFSEG41 = 0	×	_	1	×	×	_	×	√
	P12	0	_	PFSEG41 = 0	0	_	0	0/1	TxD2/SO20 = 1	_	×	√
P12		N-ch OD output	_	PFSEG41 = 0	1	_	0	0/1	1,102/3020 = 1	1	×	√
P12	SO20	0	PIOR1 = 0	PFSEG41 = 0	0/1	_	0	1	×	_	×	√
	TxD2	0	PIOR1 = 0	PFSEG41 = 0	0/1	_	0	1	×	_	×	√
	SEG41	0	_	PFSEG41 = 1	0	_	0	0	×	_	×	√
		I		PFSEG28 = 0	l _	_	1	×	_	_	×	√
								1			i e	
P13	P13	0		PFSEG28 = 0	_	_	0	0/1	_	_	×	√

Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (2/6)

		Function			i	·			Alternate Fur	nction Output		ducts
Port	Function	T direction	PIORXX	PFSEGXX	POMXX	PMCXX	PMXX	PXX	SAU Output	iction Output	1100	lucis
Name	Name	I/O	FIORXX		FOWAX			FAA	Function	Other than SAU	80-Pin	100-Pin
		I		PFSEG29 = 0	×	_	1	×	×	×	√	√
	P14	0	_	PFSEG29 = 0	0	_	0	0/1	SCK20/SCL20 =	PCLBUZ0 = 0	√	√
		N-ch OD output		PFSEG29 = 0	1	_	0	0/1	1	. 025020 = 0	√	√
	SCK20	Ţ	×	PFSEG29 = 0	×	_	1	×	×	×	√	√
P14	001120	0	×	PFSEG29 = 0	0/1	_	0	1	×	PCLBUZ0 = 0	√	√
	SCL20	0	×	PFSEG29 = 0	0/1	_	0	1	×	PCLBUZ0 = 0	√	V
	INTP7	I	PIOR3 = 0	PFSEG29 = 0	×	_	1	×	×	×	√	V
	PCLBUZ0	0	PIOR2 = 0	PFSEG29 = 0	0	_	0	0	SCK20/SCL20 = 1	×	V	V
	SEG29	0	_	PFSEG29 = 1	0	_	0	0	×	×	√	√
		1	_	PFSEG30 = 0	_	_	1	×	_	_	×	√
P15	P15	0	_	PFSEG30 = 0	_	_	0	0/1	_	_	×	√
	SEG30	0	_	PFSEG30 = 1	_	_	0	0	_	_	×	V
		ı	_	PFSEG31 = 0	_	_	1	×	_	_	×	√
P16	P16	0	_	PFSEG31 = 0	_	_	0	0/1	_	_	×	√
	SEG31	0		PFSEG31 = 1		_	0	0	_	_	×	√
	52501	ı	_	PFSEG32 = 0			1	×	_	_	×	√ √
P17	P17	0		PFSEG32 = 0			0	0/1				√ √
F 17	SECOO	0			_				_	_	×	√ √
	SEG32		_	PFSEG32 = 1	_	_	0	0	_	_	×	
	P20	I	_	_	_	0	1	×	_	_	√ ,	√
P20		0	_	_	_	0	0	0/1	_	_	√	√
	ANO0	0	_	_	_	1	1	×	_	_	√	√
	P21	1	_	_	_	0	1	×	_	_	\checkmark	√
P21	F 2 1	0	_	_	_	0	0	0/1	_	_	√	V
FZI	ANI09	I	_	_	_	1	1	×	_	_	√	V
	AMP0+	1	_	_	_	1	1	×	_	_	√	V
		I	_	_	_	0	1	×	_	_	√	V
P23	P23	0	_	_	_	0	0	0/1	_	_	√	√
	AMP0-	ı	_	_	_	1	1	×	_	_	√	√
	711411 0	·	_			0	1	×	_	_	×	· √
	P24	0	_	_		0	0	0/1	_	_	×	√ √
P24	ANI10	I				1	1					√ √
			_	_	_			×	_	_	×	
	MUX03	I/O		_	_	1	1	×	_	_	×	√,
	P25	I	_	_	_	0	1	×	_	_	×	√
P25		0	_	_	_	0	0	0/1	_	_	×	√
	ANI11	1	_	_	_	1	1	×	_	_	×	√
	MUX02	I/O	_	_	_	1	1	×	_	_	×	√
	P26	Ţ	_	_	_	0	1	×	_	_	√	√
P26	1 20	0	_	_	_	0	0	0/1	_	_	√	√
F 20	ANI12	1	_	_	_	1	1	×	_	_	√	√
	MUX01	I/O	_	_	_	1	1	×	_	_	√	√
	D07	I	_	_	_	0	1	×	_	_	√	√
D.C.=	P27	0	_	_	_	0	0	0/1	_	_	√	√
P27	ANI13	I	_	_	_	1	1	×	_	_	√	√
	MUX00	I/O	_	_		1	1	×	_	_	√	√
		1	×	PFSEG20 = 0	_	_	1	×	_	×	√	√
	P30	0	×	PFSEG20 = 0	_	_	0	0/1	_	RTC1HZ = 0	√	· √
P30	INTP3	ı	PIOR3 = 0	PFSEG20 = 0		_	1	×	_	×	√ √	√ √
. 50	RTC1HZ	0	x	PFSEG20 = 0			0	0	_	×	1	√ √
		0		PFSEG20 = 0			0	0			√ √	√ √
	SEG20		×		_	_			_	×		
	P31	1	×	PFSEG21 = 0	_		1	X	_	X TO04 0	√ √	√
Dc :	- 1	0	×	PFSEG21 = 0	_	_	0	0/1	_	TO01 = 0		√,
P31	TI01	I	PIOR0 = 0	PFSEG21 = 0	_	_	1	×	_	×	√	√,
	TO01	0	PIOR0 = 0	PFSEG21 = 0	_	_	0	0	_	×	√	√
	SEG21	0	×	PFSEG21 = 1	_	_	0	0	_	×	√	√
	P32	I	×	PFSEG22 = 0	_	_	1	×	_	_	√	√
	1 32	0	×	PFSEG22 = 0	_	_	0	0/1	_	_	√	V
Daa												
P32	INTP4	I	PIOR3 = 0	PFSEG22 = 0	_	_	1	×	_	_	√	√

Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (3/6)

P33 P34 P35	Used Function Name P33 SEG23 P34 SEG24 P35 SCK10 SCL10 SEG25 (VCOUT0)	Function I/O I O O I O I O N-ch OD output I O O O O O O O O O O O O O O O O O O	PIORXX	PFSEGXX PFSEG23 = 0 PFSEG23 = 0 PFSEG23 = 1 PFSEG24 = 0 PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0	POMXX	PMCXX	PMXX 1 0 0 1 0 0 1 0 0	PXX x 0/1 0 x 0/1	Alternate Fur SAU Output Function — — — — — — — — — —	Other than SAU	80-Pin x x x	100-Pin
P33	P33 SEG23 P34 SEG24 P35 SCK10 SCL10 SEG25	1		PFSEG23 = 0 PFSEG23 = 0 PFSEG23 = 1 PFSEG24 = 0 PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0		- - - - -	1 0 0 1	× 0/1 0 × 0/1	Function — — — —		× × ×	\ \ \
P34 P35	SEG23 P34 SEG24 P35 SCK10 SCL10 SEG25	O O I O O O O O O O O O O O O O O O O O		PFSEG23 = 0 PFSEG23 = 1 PFSEG24 = 0 PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0			0 0 1 0	0/1 0 × 0/1		_ _	×	√ √
P34 P35	SEG23 P34 SEG24 P35 SCK10 SCL10 SEG25	O I O O O O O O O O O O O O O O O O O O		PFSEG23 = 1 PFSEG24 = 0 PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0			0 1 0	0 × 0/1	_ _ _ _	_	×	V
P35	P34 SEG24 P35 SCK10 SCL10 SEG25	I O O I O O O O O O O O O O O O O O O O		PFSEG24 = 0 PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0			1	× 0/1	_ _ _	_ _		
P35	P34 SEG24 P35 SCK10 SCL10 SEG25	I O O I O O O O O O O O O O O O O O O O		PFSEG24 = 0 PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0			1	× 0/1	_	_		
P35	SEG24 P35 SCK10 SCL10 SEG25	O O I O O O O O O O O O O O O O O O O O		PFSEG24 = 0 PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0			0	0/1	_	_	×	
P35	P35 SCK10 SCL10 SEG25	O I O O O O O O O O O O O O O O O O O O	× × ×	PFSEG24 = 1 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0	0				_			
	P35 SCK10 SCL10 SEG25	I O N-ch OD output I O O	× × ×	PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0	0		0			_	×	√
	SCK10 SCL10 SEG25	O N-ch OD output I O	× × ×	PFSEG25 = 0 PFSEG25 = 0 PFSEG25 = 0	0			0	_	_	×	√
	SCK10 SCL10 SEG25	N-ch OD output I O O	× × ×	PFSEG25 = 0 PFSEG25 = 0		_	1	×	×	×	√	√
	SCL10 SEG25	0	×	PFSEG25 = 0	1		0	0/1	SCK10/SCL10 =	() (OOLITO) O	√	√
	SCL10 SEG25	0	×				0	0/1	1	(VCOUT0) = 0	V	√
	SCL10 SEG25	0	×		×	_	1	×	×	×	√	√
	SEG25	0		PFSEG25 = 0	0/1		0	1	×	(VCOUT0) = 0	√ ·	√ ·
(SEG25		×							, ,	\ \	1
(0		PFSEG25 = 0	0/1		0	1	×	(VCOUT0) = 0	· ·	
((VCOUT0)		×	PFSEG25 = 1	0	_	0	0	×	×	√	√
	` ′	0	PIOR4 = 1 Note	PFSEG25 = 0	0	_	0	0	SCK10/SCL10 = 1	×	V	\checkmark
		I	×	PFSEG26 = 0	×	_	1	×	×	×	√	√
	P36	0	×	PFSEG26 = 0	0	_	0	0/1	00440 4	DOLDING:	√	V
		N-ch OD output	×	PFSEG26 = 0	1		0	0/1	SDA10 = 1	PCLBUZ1 = 0	√	√
-	PCLBUZ1	0	PIOR2 = 0	PFSEG26 = 0	0		0	0	SDA10 = 1	×	√	√
P36	RxD1	ı	×	PFSEG26 = 0	×		1	×	×	×	· √	, √
_	SI10		×	PFSEG26 = 0	×		1	×	×	×	\ \	1
_		· ·										
_	SDA10	I/O	×	PFSEG26 = 0	1		0	1	×	PCLBUZ1 = 0	√	√
	SEG26	0	×	PFSEG26 = 1	0	_	0	0	×	×	√	√
			_	PFSEG27 = 0	×	_	1	×	×	_	√	√
	P37	0	_	PFSEG27 = 0	0	_	0	0/1	TvD4/0040 4	_	√	√
		N-ch OD output	_	PFSEG27 = 0	1		0	0/1	TxD1/SO10 = 1	_	V	√
P37 —	TxD1	0	_	PFSEG27 = 0	0/1		0	1	×	_	√	√
_	SO10	0	_	PFSEG27 = 0	0/1	_	0	1	×	_	√	√
-	SEG27	0		PFSEG27 = 1	0		0	0	×		√	√
	0202.	ı	×	_	×		1	×	×	×	· /	· /
	P40	0			0		0	0/1		^	\ \	1
	P40		×	_		_			(SCK00)/			
L		N-ch OD output	×	_	1	_	0	0/1	(SCL00)	(TO01) = 0	√	√
L	TOOL0	I/O	×		_	_	×	×	= 1		√	√
	(TI01)		PIOR0 = 1	_	×	_	1	×	×	×	√	√
P40	(TO01)	0	PIOR0 = 1	-	0	-	0	0	(SCK00)/ (SCL00) = 1	×	7	~
	(SCK00)	I	PIOR1 = 1 Note	_	×	_	1	×	×	×	V	V
		0	PIOR1 = 1 Note	_	0/1	_	0	1	×	(TO01) = 0	V	√
	(SCL00)	0	PIOR1 = 1 Note	_	0/1	_	0	1	×	(TO01) = 0	V	V
		I	×	_	×		1	×	×	_	×	√
	P41	0	×		0	_	0	0/1	SCK00/SCL00 =	_	×	√
		N-ch OD output	×		1	_	0	0/1	1		×	√
P41	SCK00	I	PIOR1 = 0 Note	_	×	_	1	×	×	_	×	√
	JUNUU	0	PIOR1 = 0 Note	_	0/1	_	0	1	×	_	×	V
	SCL00	0	PIOR1 = 0 Note	_	0/1	_	0	1	×	_	×	V
	(INTP2)	I	PIOR3 = 1		×		1	×	×	1	×	1
	DAG	_	×	_	_	_	1	×	_	×	×	√
	P42	0	×	_	_	_	0	0/1	_	VCOUT0 = 0	×	√
P42	(INTP1)	I	PIOR3 = 1	_	_	_	1	×	_	×	×	√
<u> </u>	VCOUT0	0	PIOR4 = 0 Note	_	_	_	0	0	_	×	×	√

Note 100-pin products only.

Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (4/6)

		Function	ig Example.			· ·				nction Output		ducts
Port	Function		PIORXX	PFSEGXX	POMXX	PMCXX	PMXX	PXX	SAU Output	onon Output		
Name	Name	I/O		FIGEGAA					Function	Other than SAU	80-Pin	100-Pin
		I	×	_	×	0	1	×	×	×	√	√
	P43	0	×	_	0	0	0	0/1	TxD0/SO00 = 1	(TO00) = 0	√	√
		N-ch OD output	×	_	1	0	0	0/1		TOOLTxD = 0	√	√
	SO00	0	×	_	0/1	0	0	1	×	(TO00) = 0	√	√
P43	TxD0	0	×	_	0/1	0	0	1	×	TOOLTxD = 0	√	√
1 40	(TI00)	I	PIOR0 = 1	_	×	0	1	×	×	×	√	√
	(TO00)	0	PIOR0 = 1	_	0	0	0	0	TxD0/SO00 = 1	TOOLTxD = 0	√	√
	TOOLTxD	0	×	_	0/1	0	0	1	TxD0/SO00 = 1	(TO00) = 0	√	√
	(INTP0)	1	PIOR3 = 1		×	0	1	×	×	×	√	V
	IVCMP0	I	×		0	1	1	×	×	×	√	√
		1	×	_	×	0	1	×	×	×	√	√
	P44	0	×	_	0	0	0	0/1	SDA00 = 1	(PCLBUZ1) = 0	√	V
		N-ch OD output	×	_	1	0	0	0/1	3DA00 = 1	(PCLB021) = 0	√	V
	SI00	I	×	_	×	0	1	×	×	×	√	V
P44	RxD0	I	×	_	×	0	1	×	×	×	√	V
	SDA00	I/O	×	_	1	0	0	1	×	(PCLBUZ1) = 0	√	√
	TOOLRxD	I	×	_	×	0	1	×	×	×	√	√
	(PCLBUZ1)	0	PIOR2 = 1	_	0	0	0	0	SDA00 = 1	×	√	√
	IVREF0	I	×	_	0	1	1	×	×	×	√	√
		I	×	PFSEG4 = 0	_	_	1	×	_	_	√	√
	P50	0	×	PFSEG4 = 0	_	_	0	0/1	_	TO02 = 0	√	√
1	TI02	I	PIOR0 = 0	PFSEG4 = 0	_	_	1	×	_	×	√	√
P50 -	TO02	0	PIOR0 = 0	PFSEG4 = 0	_	_	0	0	_	×	√	√
F	INTP6	1	PIOR3 = 0	PFSEG4 = 0	_	_	1	×	_	×	√	√
F	SEG4	0	×	PFSEG4 = 1	_	_	0	0	_	×	√	√
		ı	×	PFSEG5 = 0	_	_	1	×	_	×	√	√
	P51	0	×	PFSEG5 = 0			0	0/1	_	TO04 = 0	, √	, √
P51	TI04	ı	PIOR0 = 0	PFSEG5 = 0		_	1	×	_	×	, √	√
101	TO04	0	PIOR0 = 0	PFSEG5 = 0		_	0	0	_	×	√ √	· √
l -	SEG5	0	×	PFSEG5 = 1	_	_	0	0	_	×	· √	, √
	0200	ı	×	PFSEG6 = 0			1	×		×	√ √	√ √
	P52	0	×	PFSEG6 = 0			0	0/1		TO03 = 0	√ √	√ √
P52	TI03	I	PIOR0 = 0	PFSEG6 = 0			1	W ×	_	1003 = 0 ×	√ √	√ √
F32	TO03	0	PIOR0 = 0		_	_		0	_		√ √	√ √
				PFSEG6 = 0	_	_	0		_	×	√ √	
	SEG6	0	×	PFSEG6 = 1	_	_	0	0	_	×		√
	P53	I		PFSEG7 = 0	_	_	1	×	_	_	×	√
P53		0	_	PFSEG7 = 0	_	_	0	0/1	_	_	×	√,
	SEG7	0		PFSEG7 = 1	_	_	0	0	_	_	×	√
	P54	I	_	PFSEG8 = 0	_	_	1	×	_	_	×	√
P54		0	_	PFSEG8 = 0		_	0	0/1	_	_	×	√ ,
	SEG8	0	_	PFSEG8 = 1	_	_	0	0	_	_	×	√
	P55	I		PFSEG9 = 0		_	1	×	_	_	×	√,
P55		0		PFSEG9 = 0		_	0	0/1	_	_	×	√
	SEG9	0		PFSEG9 = 1		_	0	0	_	_	×	√
l [P56	1	_	PFSEG10 = 0	_	_	1	×	_	_	×	V
P56		0	_	PFSEG10 = 0	_	_	0	0/1	_	_	×	√
	SEG10	0	_	PFSEG10 = 1	_	_	0	0	_	_	×	√
	P57	I	_	PFSEG11 = 0	_	_	1	×	_	_	×	√
P57	1 31	0	_	PFSEG11 = 0	_	_	0	0/1	_	_	×	V
	SEG11	0	_	PFSEG11 = 1	_	_	0	0	_	_	×	√
		I	×	_	_	_	1	×	_	×	√	√
	P60	N-ch OD output (6-V tolerance)	×	_	_	_	0	0/1	_	SCLA0 = 0 (TO02) = 0	V	V
	SCLA0	I/O	×	_	_	_	0	0	_	(TO02) = 0	√	√
P60	(TI02)	ı	PIOR0 = 1	_	_	_	1	×	_	×	, √	√
}	(TO02)	0	PIOR0 = 1		_	_	0	0	_	SCLA0 = 0	√ √	, √
	(INTP3)	ı	PIOR3 = 1			_	1	×	_	×	√ √	√ √
	SSI00	ı	PIOR5 = 0				1	×		×	√ √	√ √
	00100	'	1 1010 = 0				'	^		_ ^	v	v

Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (5/6)

i		Function	J p							nction Output		lucts
Port	Function	1	PIORXX	PFSEGXX	POMXX	PMCXX	PMXX	PXX	SAU Output			
Name	Name	I/O		11020701				. , , ,	Function	Other than SAU	80-Pin	100-Pin
		1	×		_	_	1	×	=	×	√	√
	P61	N-ch OD output (6-V tolerance)	×	_	_	_	0	0/1	_	SDAA0 = 0 (TO03) = 0	\checkmark	√
P61	SDAA0	I/O	×	_	_	_	0	0	_	(TO03) = 0	√	√
	(TI03)	ı	PIOR0 = 1	_	_	_	1	×	_	×	√	√
	(TO03)	0	PIOR0 = 1	_	_	_	0	0	_	SDAA0 = 0	V	V
	(INTP4)	I	PIOR3 = 1			_	1	×	_	×	V	V
	-	1	_	PFSEG12 = 0	_	_	1	×	_	_	√	√
	P70	0		PFSEG12 = 0	_	_	0	0/1	_	_	√	V
P70	KR7	I		PFSEG12 = 0	_	_	1	×	_	_	V	V
	SEG12	0	_	PFSEG12 = 1	_	_	0	0	_	_	√	√
		1		PFSEG13 = 0	_	_	1	×	_	_	V	V
	P71	0		PFSEG13 = 0	_	_	0	0/1	_	_	V	V
P71	KR6	ı	_	PFSEG13 = 0	_	_	1	×	_	_	√	√
	SEG13	0	_	PFSEG13 = 1	_	_	0	0	_	_	√	√
		I	_	PFSEG14 = 0	_	_	1	×	_	_	√	√
	P72	0		PFSEG14 = 0	_	_	0	0/1	_	_	√	√
P72	KR5	I		PFSEG14 = 0	_	_	1	×	_	_	√	√
ŀ	SEG14	0	_	PFSEG14 = 1	_	_	0	0	_	_	√	√
		1	_	PFSEG15 = 0	_	_	1	×	_	_	√	√
	P73	0		PFSEG15 = 0	_	_	0	0/1	_	_	√	√
P73	KR4	I	_	PFSEG15 = 0	_	_	1	×	_	_	√	√
	SEG15	0		PFSEG15 = 1	_	_	0	0	_	_	√	√
		I	_	PFSEG16 = 0	_	_	1	×	_	_	√	√
	P74	0	_	PFSEG16 = 0	_	_	0	0/1	_	_	√	√
P74	KR3	1	_	PFSEG16 = 0	_	_	1	×	_	_	√	√
	SEG16	0	_	PFSEG16 = 1	_	_	0	0	_	_	√	√
	D75	I	_	PFSEG17 = 0	_	_	1	×	_	_	√	√
	P75	0	_	PFSEG17 = 0	_	_	0	0/1	_	_	√	√
P75	KR2	1	_	PFSEG17 = 0	_	_	1	×	_	_	√	√
	SEG17	0	_	PFSEG17 = 1	_	_	0	0	_	_	√	√
	D70	I	_	PFSEG18 = 0	_	_	1	×	_	_	√	√
D70	P76	0	_	PFSEG18 = 0	_	_	0	0/1	_	_	√	√
P76	KR1	I	_	PFSEG18 = 0	_	_	1	×	_	_	√	√
•	SEG18	0	_	PFSEG18 = 1	_	_	0	0	_	_	√	√
	D77	I	×	PFSEG19 = 0	_	_	1	×	_	×	√	V
	P77	0	×	PFSEG19 = 0	_	_	0	0/1	_	TO07 = 0	√	√
P77	KR0	Ţ	×	PFSEG19 = 0	_	_	1	×	_	×	√	√
FII	TI07	I	×	PFSEG19 = 0	_	_	1	×	_	×	√	√
	TO07	0	×	PFSEG19 = 0	_	_	0	0	_	×	√	√
	SEG19	0	×	PFSEG19 = 1	_	_	0	0	_	×	V	V
		I	×	PFSEG44 = 0	×	0	1	×	×	_	V	1
	P80	0	×	PFSEG44 = 0	0	0	0	0/1	(SDA20) = 1		√	V
		N-ch OD output	×	PFSEG44 = 0	1	0	0	0/1	(SDA20) = 1	_	√	V
	AMP1OPD	I	×	PFSEG44 = 0	0	1	1	×	×	_	√	V
P80	(RxD2)	I	PIOR1 = 1 Note	PFSEG44 = 0	0	0	1	×	×	_	V	V
	(SI20)	I	PIOR1 = 1 Note	PFSEG44 = 0	0	0	1	×	×	_	V	V
	(SDA20)	I/O	PIOR1 = 1 Note	PFSEG44 = 0	1	0	0	1	×	_	V	V
ŀ	SEG44	0	×	PFSEG44 = 1	0	0	0	0	×	_	√	√
		I	×	PFSEG43 = 0	×	0	1	×	×	_	√	√
	P81	0	×	PFSEG43 = 0	0	0	0	0/1	(TxD2)	_	√	√
		N-ch OD output	×	PFSEG43 = 0	1	0	0	0/1	/(SO20) = 1	_	√	√
ŀ	AMP0OPD	1	×	PFSEG43 = 0	0	1	1	×	×	_	√	√
P81	(TxD2)	0	PIOR1 = 1 Note	PFSEG43 = 0	0/1	0	0	1	×	_	V	√
	(SO20)	0	PIOR1 = 1 Note	PFSEG43 = 0	0/1	0	0	1	×	_	V	V
	SEG43	0	×	PFSEG43 = 1	0	0	0	0	×	_	√	V
		_					,		L	l	•	,

Note

100-pin products only.



Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (6/6)

Port	Used	Function							Alternate Fu	nction Output	Prod	ducts
Name	Function Name	I/O	PIORXX	PFSEGXX	POMXX	PMCXX	PMXX	PXX	SAU Output Function	Other than SAU	80-Pin	100-Pin
	P100	I	_	_	_	0	1	×	_	_	√	√
P100	F 100	0	_	_	_	0	0	0/1	_	_	√	√
	ANO1	0	_		_	1	1	×		_	√	√
	P101	-	_		_	0	1	×		_	~	√
P101	F 101	0	_	_	_	0	0	0/1	_	_	√	√
F 101	ANI00	I	_		_	1	1	×		_	√	√
	AMP1+	1	_	_	_	1	1	×	_	_	√	√
	P103	I	_	_	_	0	1	×	_	_	√	√
P103	F 103	0	_	_	_	0	0	0/1	_	_	√	√
	AMP1-	1	_	_	_	1	1	×	_	_	√	√
	P104	I	_	_	_	0	1	×	_	_	×	√
P104	F 104	0	_	_	_	0	0	0/1	_	_	×	√
F 104	ANI01	1	_	_	_	1	1	×	_	_	×	√
	MUX13	I/O	_	_	_	1	1	×	_	_	×	√
	P105	I	_	_	_	0	1	×	_	_	×	√
P105	F 103	0	_	_	_	0	0	0/1	_	_	×	√
F 105	ANI02	I	_	_	_	1	1	×	_	_	×	√
	MUX12	I/O	_	_	_	1	1	×	_	_	×	√
	P106	1	_	_	_	0	1	×	_	_	√	√
P106	F 100	0	_	_	_	0	0	0/1	_	_	√	√
F 106	ANI03	1	_	_	_	1	1	×	_	_	√	√
	MUX11	I/O	_	_	_	1	1	×	_	_	√	√
	P107	1	_	_	_	0	1	×	_	_	V	√
P107	F 107	0	_	_	_	0	0	0/1	_	_	V	√
F 107	ANI04	1	_	_	_	1	1	×	_	_	V	√
	MUX10	I/O	_		_	1	1	×		_	V	√

Table 4 - 9 Setting Examples of Registers and Output Latches When Using Pin Function

	Used	Function	CMC		Proc	ducts
Port Name	Function Name I/O		(EXCLK,OSCSEL, EXCLKS,OSCSELS)	Pxx	80-Pin	100-Pin
P121	P121	1	00xx/10xx/11xx	×	√	√
FIZI	X1		01xx	ĺ	√	√
	P122	1	00xx/10xx	×	√	√
P122	X2	_	01xx	_	√	√
	EXCLK	_	11xx	_	√	√
P123	P123	1	xx00/xx10/xx11	×	√	√
P123	XT1	_	xx01	_	√	√
	P124	1	xx00/xx10	×	√	√
P124	XT2	_	xx01	_	√	√
	EXCLKS		xx11	_	V	V

Table 4 - 10 Setting Examples of Registers and Output Latches When Using Pin Function

	Used F	unction							·	nction Output		ducts
Port Name	Function Name	I/O	PIORXX	POMXX	PMCXX	PMXX	PXX	ISCLCD	SAU Output Function	Other than SAU	80-Pin	100-Piin
	D.105	1	×	_	_	1	×	ISCVL3 = 1	_	×	√	√
	P125	0	×	_	_	0	0/1	ISCVL3 = 1	_	(TO06) = 0	√	√
D405	VL3	I/O	×	_	_	1	0	ISCVL3 = 0	_	×	√	√
P125	(TI06)	1	PIOR0 = 1	_	_	1	х	ISCVL3 = 1	_	×	√	√
•	(TO06)	0	PIOR0 = 1	_	_	0	0	ISCVL3 = 1	_	×	√	√
•	(INTP7)	1	PIOR3 = 1	_	_	1	×	ISCVL3 = 1	_	×	√	√
	D.100	1	×	_	_	1	×	ISCCAP = 1	_	×	√	√
	P126	0	×	_	_	0	0/1	ISCCAP = 1	_	(TO05) = 0	√	√
D400	CAPL	0	×	_	_	1	0	ISCCAP = 0	_	×	√	√
P126	(TI05)	I	PIOR0 = 1	_	_	1	х	ISCCAP = 1	_	×	√	√
	(TO05)	0	PIOR0 = 1	_	_	0	0	ISCCAP = 1	_	×	√	√
	(INTP6)	I	PIOR3 = 1	_	_	1	х	ISCCAP = 1	_	×	√	√
		I	×	_	_	1	×	ISCCAP = 1	_	×	√	√
	P127	0	×	_	_	0	0/1	ISCCAP = 1	_	(TO04) = 0	√	√
	CAPH	0	×	_	_	1	0	ISCCAP = 0	_	×	√	√
P127	(TI04)	I	PIOR0 = 1	_	_	1	х	ISCCAP = 1	_	×	√	√
	(TO04)	0	PIOR0 = 1	_	_	0	0	ISCCAP = 1	_	×	√	√
	(INTP5)	I	PIOR3 = 1	_	_	1	х	ISCCAP = 1	_	×	√	√
P130	P130	0	_	_	_	_	0/1	_	_	_	×	√
	P137	1	×	_	_	_	×	_	_	_	√	√
	INTP0	I	PIOR3 = 0	_	_	_	×	_	_	_	√	√
P137	(SSI00)	1	PIOR5 = 1	_	_	_	×	_	_	_	√	√
	ADTRG	1	×	_	_	_	×	_	_	_	√	√
		1	_	_	0	1	×	_	_	_	√	√
P140	P140	0	_	_	0	0	0/1	_	_	_	√	√
	ANI05	1	_	_	1	1	×	_	_	_	√	√
		1	_	_	0	1	×	_	_	_	√	√
P141	P141	0	_	_	0	0	0/1	_	_	_	√	√
	ANI06	1	_	_	1	1	×	_	_	_	√	√
		1	_	_	0	1	×	_	_	_	√	√
P142	P142	0	_	_	0	0	0/1	_	_	_	√	√
	ANI07	1	_	_	1	1	×	_	_	_	√	√
		1	_	_	0	1	×	_	_	_	√	√
P143	P143	0	_	_	0	0	0/1	_	_	_	√	√
	ANI08	I	_	_	1	1	×	_	_	_	√	√
		I	_	_	0	1	×	_	_	_	√	√
P150	P150	0	_	_	0	0	0/1	_	_	_	√	√
	AMP2+	I	_	_	1	1	×	_	_	_	√	√
		1	_	_	0	1	×	_	_	_	√	√
P152	P152	0	_	_	0	0	0/1	_	_	_	√	√
	AMP2-	I	_	_	1	1	×	_	_	_	√	√
		I	_	_	0	1	×	_	_	_	√	√
P153	P153	0	_	_	0	0	0/1	_	_	_	√	√
	AMP2OPD	1	_	_	1	1	×	_	_	_	√	√
		1	_	_	0	1	×	_	_	_	√	√
P154	P154	0	_	_	0	0	0/1	_	_	_	√	√
	AVREFM	1	_	_	1	1	×	_	_	_	√	√

4.5.4 Operation of ports that alternately function as SEGxx pins

The functions of ports that also serve as segment output pins (SEGxx) can be selected by using the port mode control register (PMCxx), port mode register (PMxx), and LCD port function registers 0 to 5 (PFSEG0 to PFSEG5).

 P00 to P07, P11 to P17, P30 to P37, P50 to P57, P70 to P77 (ports that do not serve as analog input pins)

PFSEGxx Bit of PMxx Bit of PMxx Register Pin Function **Initial Status** PFSEG0 to PFSEG5 Registers Digital input ineffective mode $\sqrt{}$ 0 0 Digital output mode 0 1 Digital input mode 1 0 Segment output mode

Table 4 - 11 Settings of SEGxx/Port Pin Function

The following shows the SEGxx/port pin function status transitions.

Reset status

Reset release

Digital input ineffective mode

PFSEGxx = 0

Digital input output mode

Digital output

Digital output

mode

Figure 4 - 11 SEGxx/Port Pin Function Status Transitions

Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

PMmn = 1

mode


P80, P81 (ports that serve as analog input pins)

Table 4 - 12 Settings of AMPxOPD/SEGxx/Port Pin Function

PMCxx Bit of	PFSEGxx Bit of	PMxx Bit of PMxx	Pin Function	Initial Status
PMCxx Register	PFSEG5 Register	Register	Fill Fullction	Illiliai Status
1	1	1	Analog input mode	V
0	0	0	Digital output mode	_
0	0	1	Digital input mode	_
0	1	0	Segment output mode	_
0	1	1	Digital input ineffective mode	_
Other than above			Setting prohibited	

The following shows the AMPxOPD/SEGxx/port pin function status transitions.

Figure 4 - 12 AMPxOPD/SEGxx/Port Pin Function Status Transitions



Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

4.5.5 Operation of ports that alternately function as VL3, CAPL, and CAPH pins

The functions of the VL3/P125, CAPL/P126, and CAPH/P127 pins can be selected by using the LCD input switch control register (ISCLCD), LCD mode register 0 (LCDM0), and port mode register 12 (PM12).


• VL3/P125

Table 4 - 13 Settings of VL3/P125 Pin Function

Bias Setting (LBAS1 and LBAS0 Bits of LCDM0 Register)	ISCVL3 Bit of ISCLCD Register	PM125 Bit of PM12 Register	Pin Function	Initial Status
Other than 1/4 bias method	0	1	Digital input ineffective mode	V
(LBAS1, LBAS0 = 00 or 01)	1	0	Digital output mode	_
	1	1	Digital input mode	_
1/4 bias method (LBAS1, LBAS0 = 10)	0	1	VL3 function mode	_
Other than a	Setting prohibited	d		

The following shows the VL3/P125 pin function status transitions.

Figure 4 - 13 VL₃/P125 Pin Function Status Transitions



Caution Be sure to set the VL3 function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).


• CAPL/P126, CAPH/P127

Table 4 - 14 Settings of CAPL/P126 and CAPH/P127 Pin Functions

LCD Drive Voltage Generator (MDSET1 and MDSET0 Bits of LCDM0 Register)	ISCCAP Bit of ISCLCD Register	PM126 and PM127 Bits of PM12 Register	Pin Function	Initial Status
External resistance division	0	1	Digital input ineffective mode	V
(MDSET1, MDSET0 = 00)	1	0	Digital output mode	_
	1	1	Digital input mode	_
Internal voltage boosting or capacitor split (MDSET1, MDSET0 = 01 or 10)	0	1	CAPL/CAPH function mode	_
Other that	Setting prohibited	i		

The following shows the CAPL/P126 and CAPH/P127 pin function status transitions.

Figure 4 - 14 CAPL/P126 and CAPH/P127 Pin Function Status Transitions



Caution Be sure to set the CAPL/CAPH function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

4.6 Cautions When Using Port Function

4.6.1 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P00 is an output port, P01 to P07 are input ports (all pin statuses are high level), and the port latch value of port 0 is 00H, if the output of output port P00 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 0 is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A 1-bit manipulation instruction is executed in the following order in the RL78/L1A.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P00, which is an output port, is read, while the pin statuses of P01 to P07, which are input ports, are read. If the pin statuses of P01 to P07 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

P00 1-bit manipulation P00 instruction (set1 P1.0) Low-level output High-level output is executed for P00 bit P01 to P07 P01 to P07 Pin status: High-level Pin status: High-level Port 0 output latch Port 0 output latch 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1-bit manipulation instruction for P00 bit <1> Port register 0 (P0) is read in 8-bit units. • In the case of P00, an output port, the value of the port output latch (0) is read.

• In the case of P01 to P07, input ports, the pin status (1) is read.

<3> Write the results of <2> to the output latch of port register 0 (P0) in 8-bit units.

<2> Set the P00 bit to 1.

Figure 4 - 15 1-Bit Manipulation Instruction (P00)

4.6.2 Notes on specifying the pin settings

For an output pin to which multiple functions are assigned, the output of the unused alternate functions must be set to its initial state so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate output function, see **4.5 Register Settings When Using Alternate Function**.

No specific setting is required for input pins because the output of their alternate functions is disabled (the buffer output is Hi-Z).

Disabling the unused functions, including blocks that are only used for input or do not have I/O, is recommended to lower power consumption.



CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.

The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of fx = 1 to 20 MHz by connecting a resonator to X1 pin and X2 pin. Oscillation can be stopped by executing the STOP instruction or setting of the MSTOP bit (bit 7 of the clock operation status control register (CSC)).

<2> High-speed on-chip oscillator

The frequency at which to oscillate can be selected from among fHOCO = 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz (TYP.) by using the option byte (000C2H). After a reset release, the CPU always starts operating with this high-speed on-chip oscillator clock. Oscillation can be stopped by executing the STOP instruction or setting of the HIOSTOP bit (bit 0 of the CSC register).

The frequency specified by using the option byte can be changed by using the high-speed on-chip oscillator frequency select register (HOCODIV). For details about the frequency, see **Figure 5 - 11 Format of High-speed on-chip oscillator frequency select register (HOCODIV)**.

The frequencies that can be specified for the high-speed on-chip oscillator by using the option byte and the high-speed on-chip oscillator frequency select register (HOCODIV) are shown below.

Power Supply Voltage				Oscillatio	n Frequer	ncy (MHz)			
	1	2	3	4	6	8	12	16	24
$2.7~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V}$	√	\checkmark	√	√	√	√	√	√	√
2.4 V ≤ V _{DD} ≤ 3.6 V	√	√	√	√	√	√	√	√	_
1.8 V ≤ V _{DD} ≤ 3.6 V	V	V	√	√	√	√	_	_	_

An external main system clock (fEx = 1 to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of the MSTOP bit. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed on-chip oscillator clock can be selected by setting of the MCM0 bit (bit 4 of the system clock control register (CKC)). However, note that the usable frequency range of the main system clock differs depending on the VDD power supply voltage setting. The operating voltage of the flash memory must be set by using the CMODE0 and CMODE1 bits of the option byte (000C2H). See **CHAPTER 30 OPTION BYTE**.



(2) Subsystem clock

XT1 clock oscillator

This circuit oscillates a clock of fxT = 32.768 kHz by connecting a 32.768 kHz resonator to XT1 pin and XT2 pin. Oscillation can be stopped by setting the XTSTOP bit (bit 6 of the clock operation status control register (CSC)).

An external subsystem clock (fEXT = 32.768 kHz) can also be supplied from the EXCLKS/XT2/P124 pin. An external subsystem clock input can be disabled by the setting of the XTSTOP bit.

(3) Low-speed on-chip oscillator

This circuit oscillates a clock of fiL = 15 kHz (TYP.).

The low-speed on-chip oscillator clock cannot be used as the CPU clock.

Only the following peripheral hardware runs on the low-speed on-chip oscillator clock.

- Watchdog timer
- Real-time clock 2
- 12-bit interval timer
- 8-bit interval timer
- LCD controller/driver

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC), or both are set to 1.

However, when WDTON = 1, WUTMMCK0 = 0, and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, oscillation of the low-speed on-chip oscillator stops if the HALT or STOP instruction is executed.

Caution The low-speed on-chip oscillator clock (fIL) can only be selected as the real-time clock 2 count clock when the fixed-cycle interrupt function is used.

Remark fx: X1 clock oscillation frequency

fHOCO: High-speed on-chip oscillator clock frequency

fih: High-speed on-chip oscillator clock frequency (24 MHz max.)

fex: External main system clock frequency

fxT: XT1 clock oscillation frequency
fEXT: External subsystem clock frequency
fIL: Low-speed on-chip oscillator frequency



5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Table 5 - 1 Configuration of Clock Generator

Item	Configuration			
Control registers	Clock operation mode control register (CMC)			
	System clock control register (CKC)			
	Clock operation status control register (CSC)			
	Oscillation stabilization time counter status register (OSTC)			
	Oscillation stabilization time select register (OSTS)			
	Peripheral enable registers 0, 1 (PER0, PER1)			
	Subsystem clock supply mode control register (OSMC)			
	High-speed on-chip oscillator frequency select register (HOCODIV)			
	High-speed on-chip oscillator trimming register (HIOTRM)			
Oscillators	X1 oscillator			
	XT1 oscillator			
	High-speed on-chip oscillator			
	Low-speed on-chip oscillator			




Figure 5 - 1 Block Diagram of Clock Generator

 $(\mbox{\bf Remark}$ is listed on the next page.)

Remark fx: X1 clock oscillation frequency

fHOCO: High-speed on-chip oscillator clock frequency

fil: High-speed on-chip oscillator clock frequency (24 MHz max.)

fEX: External main system clock frequency
fMX: High-speed system clock frequency
fMAIN: Main system clock frequency

fMAIN: Main system clock frequency fxT: XT1 clock oscillation frequency fexT: External subsystem clock frequency

fSUB: Subsystem clock frequency

fclk: CPU/peripheral hardware clock frequency fil: Low-speed on-chip oscillator clock frequency

5.3 Registers Controlling Clock Generator

The following registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Peripheral enable registers 0, 1 (PER0, PER1)
- Subsystem clock supply mode control register (OSMC)
- High-speed on-chip oscillator frequency select register (HOCODIV)
- High-speed on-chip oscillator trimming register (HIOTRM)

Caution Which registers and bits are included depends on the product. Be sure to set registers and bits that are not mounted in a product to their initial values.



5.3.1 Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/EXCLKS/P124 pins, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution The EXCLKS, OSCSELS, AMPHS1, and AMPHS0 bits are reset only by a power-on reset; they retain the previous values when a reset caused by another factor occurs.

Figure 5 - 2 Format of Clock operation mode control register (CMC)

	Figure 5 - 2 Format of Clock operation mode control register (CMC)								
Address	: FFFA0H	After reset: 00	H R/W						
Symbol	7	6	5	4	3	2	1	0	
СМС	EXCLK	OSCSEL	EXCLKS Note	OSCSELS Note	0	AMPHS1 Note	AMPHS0 Note	AMPH	
	EXCLK	OSCSEL		system clock tion mode	I X1/P121 pin I X2/EX		X2/EXCLK	CLK/P122 pin	
	0	0	Input port mode Input port						
	0	1	X1 oscillation i	mode	Crystal/cerami	Crystal/ceramic resonator connection			
	1	0	Input port mod	le	Input port				
	1	1	External clock	input mode	Input port		External clock input		
· ·									
	EXCLKS Note	OSCSELS Note	_	m clock pin on mode	XT1/P123 pin XT2/EXCLKS/P124		(S/P124 pin		
	0 0 Input port mode		Input port						
	0 1 XT1 oscillation mode		Crystal/ceramic resonator connection						
	1	0	Input port mod	le	Input port				
	1	1	External clock	input mode	Input port External clock input			input	

AMPHS1 Note	AMPHS0 Note	XT1 oscillator oscillation mode selection			
0	0	Low power consumption oscillation (default)			
0	1	Normal oscillation			
1	0	lltra-low power consumption oscillation			
1	1	Setting prohibited			

AMPH	Control of X1 clock oscillation frequency
0	1 MHz \leq fx \leq 10 MHz
1	10 MHz < fx ≤ 20 MHz

Note The EXCLKS, OSCSELS, AMPHS1, and AMPHS0 bits are reset only by a power-on reset; they retain the values when a reset caused by another factor occurs.

(Cautions and Remark are given on the next page.)



- Caution 1. The CMC register can be written only once after a reset ends, by an 8-bit memory manipulation instruction. When using the CMC register with its initial value (00H), be sure to set the register to 00H after a reset ends in order to prevent malfunction due to a program loop. A malfunction caused by mistakenly writing a value other than 00H is unrecoverable.
- Caution 2. After reset release, set the CMC register before X1 or XT1 oscillation is started as set by the clock operation status control register (CSC).
- Caution 3. Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
- Caution 4. Specify the settings for the AMPH, AMPHS1, and AMPHS0 bits while fin is selected as fclk after a reset ends (before fclk is switched to fmx).
- Caution 5. Count the fxT oscillation stabilization time by using software.
- Caution 6. Although the maximum system clock frequency is 24 MHz, the maximum frequency of the X1 oscillator is 20 MHz.
- Caution 7. If a reset other than a power-on reset occurs after the CMC register is written and then the reset ends, be sure to set the CMC register to the value specified before the reset occurred, to prevent a malfunction if a program loop occurs.
- Caution 8. The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.
 - Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation
 using a circuit board to be actually used and confirm that there are no problems.
 - Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultra-low power consumption oscillation (AMPHS1, AMPHS0 = 1, 0) is selected.
 - Configure the circuit of the circuit board, using material with little parasitic capacitance and wiring resistance.
 - Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
 - Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
 - The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to
 moisture absorption of the circuit board in a high-humidity environment or dew condensation on
 the board. When using the circuit board in such an environment, take measures to damp-proof the
 circuit board, such as by coating.
 - When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Remark fx: X1 clock frequency



5.3.2 System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a main system clock.

The CKC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 5 - 3 Format of System clock control register (CKC)

Address:	FFFA4H	After reset: 00I	H R/W No	te 1				
Symbol	<7>	<6>	<5>	<4>	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0

CLS	Status of CPU/peripheral hardware clock (fclk)
0	Main system clock (fmAIN)
1	Subsystem clock (fsub)

CSS	Selection of CPU/peripheral hardware clock (fclk)
0	Main system clock (fmAIN)
1 Note 2	Subsystem clock (fsub)

MCS	Status of Main system clock (fMAIN)			
0	ligh-speed on-chip oscillator clock (fIH)			
1	High-speed system clock (fMX)			

MCM0	Main system clock (fMAIN) operation control			
0 Selects the high-speed on-chip oscillator clock (fin) as the main system clock (fmAIN)				
1	Selects the high-speed system clock (fMX) as the main system clock (fMAIN)			

Note 1. Bits 7 and 5 are read-only.

Note 2. Changing the value of the MCM0 bit is prohibited while the CSS bit is set to 1.

Caution 1. Be sure to set bits 0 to 3 to 0.

Caution 2. The clock set by the CSS bit is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output, LCD controller/driver, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral hardware clock.

Caution 3. If the subsystem clock is used as the peripheral hardware clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)

Remark fHoco: High-speed on-chip oscillator clock frequency

fil: Main system clock source frequency when the high-speed on-chip oscillator clock is selected (24

MHz max.)

fmx: High-speed system clock frequency fmain: Main system clock frequency fsub: Subsystem clock frequency



5.3.3 Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, high-speed on-chip oscillator clock, and subsystem clock (except the low-speed on-chip oscillator clock).

The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to C0H.

Caution The XTSTOP bit is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.

Figure 5 - 4 Format of Clock operation status control register (CSC)

Address:	FFFA1H	After reset: C0	H R/W					
Symbol	<7>	<6>	5	4	3	2	1	<0>
csc	MSTOP	XTSTOP Note	0	0	0	0	0	HIOSTOP

MSTOP	High-speed system clock operation control					
IVISTOI	X1 oscillation mode	External clock input mode	Input port mode			
0	X1 oscillator operating	External clock from EXCLK pin is valid	Input port			
1	X1 oscillator stopped	External clock from EXCLK pin is invalid				

XTSTOP		Subsystem clock operation control	
Note	XT1 oscillation mode	External clock input mode	Input port mode
0	XT1 oscillator operating	External clock from EXCLKS pin is valid	Input port
1	XT1 oscillator stopped	External clock from EXCLKS pin is invalid	

	HIOSTOP	High-speed on-chip oscillator clock operation control			
Ī	0	igh-speed on-chip oscillator operating			
Ī	1	ligh-speed on-chip oscillator stopped			

Note The XTSTOP bit is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.

- Caution 1. After reset release, set the clock operation mode control register (CMC) before setting the CSC register.
- Caution 2. Set the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after releasing reset. Note that if the OSTS register is being used with its default settings, the OSTS register is not required to be set here.
- Caution 3. To start X1 oscillation as set by the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
- Caution 4. When starting XT1 oscillation by setting the XSTOP bit, wait for oscillation of the subsystem clock to stabilize by setting a wait time using software.
- Caution 5. Do not stop the clock selected for the CPU peripheral hardware clock (fcLk) with the OSC register.
- Caution 6. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as Table 5 2.



Table 5 -	2	Stopping	the	Clock
-----------	---	----------	-----	-------

Clock	Condition Before Stopping Clock (Invalidating External Clock Input)	Setting of CSC Register Flags
X1 clock External main system clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock. (CLS = 0 and MCS = 0, or CLS = 1)	MSTOP = 1
XT1 clock External subsystem clock	CPU and peripheral hardware clocks operate with a clock other than the subsystem clock. (CLS = 0)	XTSTOP = 1
High-speed on-chip oscillator clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed on-chip oscillator clock. (CLS = 0 and MCS = 1, or CLS = 1)	HIOSTOP = 1

5.3.4 Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

The generation of reset signal, the STOP instruction and MSTOP (bit 7 of clock operation status control register (CSC)) = 1 clear the OSTC register to 00H.

Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = $0, 1 \rightarrow MSTOP = 0$)
- When the STOP mode is released



Figure 5 - 5 Format of Oscillation stabilization time counter status register (OSTC)

Address: FFFA2H After reset: 00H R Symbol 7 6 5 3 2 1 0 MOST MOST MOST MOST MOST MOST моств мостя OSTC 10 11 13 15 17 18

MOST	Oscilla	tion stabilization tir	ne status							
8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	28/fx max.	25.6 μs max.	12.8 μs max.
1	0	0	0	0	0	0	0	28/fx min.	25.6 μs min.	12.8 μs min.
1	1	0	0	0	0	0	0	29/fx min.	51.2 μs min.	25.6 μs min.
1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102 μs min.	51.2 μs min.
1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204 μs min.	102 μs min.
1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819 μs min.	409 μs min.
1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.63 ms min.
1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.1 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.2 ms min.	13.1 ms min.

Caution 1. After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.


Caution 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS).

In the following cases, set the oscillation stabilization time of the OSTS register to a value greater than the count value to be monitored by using the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

(Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)

Caution 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

5.3.5 Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time.

When the X1 clock is made to oscillate by clearing the MSTOP bit to start the X1 oscillation circuit operating, actual operation is automatically delayed for the time set in the OSTS register.

When switching the CPU clock from the high-speed on-chip oscillator clock or the subsystem clock to the X1 clock, and when using the high-speed on-chip oscillator clock for switching the X1 clock from the oscillating state to STOP mode, use the oscillation stabilization time counter status register (OSTC) to confirm that the desired oscillation stabilization time has elapsed after release from the STOP mode. The oscillation stabilization time can be checked up to the time set using the OSTC register.

The OSTS register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the OSTS register to 07H.



Figure 5 - 6 Format of Oscillation stabilization time select register (OSTS)

Address: FFFA3H After reset: 07H		H R/W						
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0


OSTS2	OSTS1	OSTS0	Oscill	ation stabilization time se	lection
03132	03131	03130		fx = 10 MHz	fx = 20 MHz
0	0	0	28/fx	25.6 μs	12.8 μs
0	0	1	2 ⁹ /fx	51.2 μs	25.6 μs
0	1	0	2 ¹⁰ /fx	102 μs	51 μs
0	1	1	2 ¹¹ /fx	204 μs	102 μs
1	0	0	2 ¹³ /fx	819 μs	409 μs
1	0	1	2 ¹⁵ /fx	3.27 ms	1.63 ms
1	1	0	2 ¹⁷ /fx	13.1 ms	6.55 ms
1	1	1	2 ¹⁸ /fx	26.2 ms	13.1 ms

- Caution 1. Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0.
- Caution 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register.

In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)

Caution 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

5.3.6 Peripheral enable registers 0, 1 (PER0, PER1)

These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use the peripheral functions below, which are controlled by these registers, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- Real-time clock 2
- A/D converter and voltage reference
- Serial interface IICA0
- Serial array unit 1
- Serial array unit 0
- Timer array unit
- 12-bit interval timer
- Comparator
- DTC
- D/A converter
- Operational amplifier

The PER0 and PER1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 5 - 7 Format of Peripheral enable register 0 (PER0) (1/2)

Address: F00F0H After reset: 00H		H R/W						
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

RTCWEN	Control of real-time clock 2 (RTC2) input clock supply
0	Stops input clock supply (stops fCLK supply). • SFRs used by the real-time clock 2 (RTC2) cannot be written. • The real-time clock 2 (RTC2) is operable.
1	 Enables input clock supply. SFRs used by the real-time clock 2 (RTC2) can be read and written. The real-time clock 2 (RTC2) is operable.

ADCEN	Control of input clock supply to A/D converter and voltage reference
0	Stops input clock supply. • SFRs used by the A/D converter and voltage reference cannot be written. • The A/D converter and voltage reference are in the reset status.
1	Enables input clock supply. SFRs used by the A/D converter and voltage reference can be read and written.

Caution Be sure to clear bits 6 and 1 to 0.



Figure 5 - 8 Format of Peripheral enable register 0 (PER0) (2/2)

Address: F00F0H After reset: 00H R/W

Symbol <7> 6 <5> <4> <3> <2> 1 <0>

PERO RTCWEN 0 ADCEN IICA0EN SAU1EN SAU0EN 0 TAU0EN

IICA0EN	Control of serial interface IICA0 input clock supply
0	Stops input clock supply. • SFRs used by the serial interface IICA0 cannot be written. • The serial interface IICA0 is in the reset status.
1	Enables input clock supply. SFRs used by the serial interface IICA0 can be read and written.

SAU1EN	Control of serial array unit 1 input clock supply
0	Stops input clock supply. SFRs used by serial array unit 1 cannot be written. Serial array unit 1 is in the reset status.
1	Enables input clock supply. • SFRs used by serial array unit 1 can be read and written.

SAU0EN	Control of serial array unit 0 input clock supply
0	Stops input clock supply. • SFRs used by serial array unit 0 cannot be written. • Serial array unit 0 is in the reset status.
1	Enables input clock supply. SFRs used by serial array unit 0 can be read and written.

TAU0EN	Control of timer array unit input clock supply
0	Stops input clock supply. SFRs used by the timer array unit cannot be written. The timer array unit is in the reset status.
1	Enables input clock supply. SFRs used by the timer array unit can be read and written.

Caution Be sure to clear bits 6 and 1 to 0.

Figure 5 - 9 Format of Peripheral enable register 1 (PER1)

Address: F007AH		After reset: 00h	H R/W					
Symbol	<7>	6	<5>	4	<3>	2	<1>	<0>
PER1	TMKAEN	0	CMPEN	0	DTCEN	0	MUXEN	DACEN

TMKAEN	Control of 12-bit interval timer input clock supply
0	Stops input clock supply. • SFRs used by the 12-bit interval timer cannot be written. • The 12-bit interval timer is in the reset status.
1	Enables input clock supply. • SFRs used by the 12-bit interval timer can be read and written.

CMPEN	Control of comparator input clock supply
0	Stops input clock supply. SFRs used by comparator cannot be written. Comparator is in the reset status.
1	Enables input clock supply. SFRs used by comparator can be read and written.

DTCEN	Control of DTC input clock supply
0	Stops input clock supply. • DTC cannot run.
1	Enables input clock supply. • DTC can run.

MUXEN	Control of input clock supply of operational amplifier analog MUX function
0	Stops input clock supply. • SFRs used by the operational amplifier analog MUX function cannot be written. • The operational amplifier analog MUX function is in the reset status.
1	Enables input clock supply. SFRs used by the operational amplifier analog MUX function can be read and written.

DACEN	Control of D/A converter input clock supply				
0	Stops input clock supply. • SFR used by the D/A converter cannot be written. • The D/A converter is in the reset status.				
1	Enables input clock supply. SFR used by the D/A converter can be read and written.				

Caution Be sure to clear bits 6, 4, and 2 to 0.



5.3.7 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions other than the real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output controller, and LCD controller/driver is stopped in STOP mode or in HALT mode while the subsystem clock is selected as the CPU clock.

The OSMC register can be used to select the count clock of the real-time clock 2, 12-bit interval timer, and 8-bit interval timer, and the operating clock of the clock output/buzzer output and LCD controller/driver.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5 - 10 Format of Subsystem clock supply mode control register (OSMC)

Address: F00F3H		After reset: 00h	H R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

RTCLPC	Setting in STOP mode or in HALT mode while subsystem clock is selected as CPU clock
0	Enables supplying the subsystem clock to peripheral functions (See Tables 24 - 1 to 24 - 3 for peripheral functions whose operations are enabled.)
1	Stops supplying the subsystem clock to peripheral functions other than the real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output controller, and LCD controller/driver.

MMCK0 Note	Selection of operation clock for real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver	Selection of clock output from PCLBUZn pin of clock output/buzzer output controller		
0	Subsystem clock (fSUB)	Selecting the subsystem clock (fSUB) is enabled.		
1	Low-speed on-chip oscillator clock (fIL)	Selecting the subsystem clock (fSUB) is disabled.		

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) while the subsystem clock is oscillating.

Caution 1. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver are all stopped.

These are stopped as follows:

Real-time clock 2: Set the RTCE bit to 0. 12-bit interval timer: Set the RINTE bit to 0.

8-bit interval timer: Set the TSTART00 and TSTART01 bits to 0. LCD controller/driver: Set the SCOC and VLCON bits to 0.

Caution 2. Do not select fsuB as the clock output or buzzer output clock when the WUTMMCK0 bit is 1.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of the 12-bit interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1)
VLCON: Bit 5 of LCD mode register 1 (LCDM1)

TSTART00: Bit 0 of the 8-bit interval timer control register 0 (TRTCR0) TSTART01: Bit 2 of the 8-bit interval timer control register 0 (TRTCR0)



5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)

The frequency of the high-speed on-chip oscillator which is set by an option byte (000C2H) can be changed by using high-speed on-chip oscillator frequency select register (HOCODIV). However, the selectable frequency depends on the FRQSEL3 bit of the option byte (000C2H).

The HOCODIV register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to the value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Figure 5 - 11 Format of High-speed on-chip oscillator frequency select register (HOCODIV)

Address: F00A8H		After reset: Th	e value set by F	FRQSEL2 to FF	RQSEL0 of the	option byte (00	0C2H) R/W	
Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	Selection of high-speed on-chip oscillator clock frequency		
			FRQSEL3 = 0	FRQSEL3 = 1	
0	0	0	fIH = 24 MHz	Setting prohibited	
0	0	1	fiH = 12 MHz	fiH = 16 MHz	
0	1	0	fih = 6 MHz	fih = 8 MHz	
0	1	1	fiH = 3 MHz	fiH = 4 MHz	
1	0	0	Setting prohibited	fih = 2 MHz	
1	0	1	Setting prohibited	fiH = 1 MHz	
Other than above			Setting prohibited		

Caution 1. Set the HOCODIV register within the operable voltage range of the flash operation mode set in the option byte (000C2H) before and after the frequency change.

Option Byte (0	00C2H) Value	Flash Operation Mode	Operating Frequency	Operating Voltage Range	
CMODE1	CMODE0	r lastr Operation Mode	Range		
1	0	LS (low-speed main) mode	1 to 8 MHz	1.8 to 3.6 V	
1	1	HS (high-speed main) mode	1 to 16 MHz	2.4 to 3.6 V	
			1 to 24 MHz	2.7 to 3.6 V	

- Caution 2. Set the HOCODIV register with the high-speed on-chip oscillator clock (fill) selected as the CPU/peripheral hardware clock (fclk).
- Caution 3. After the frequency is changed with the HOCODIV register, the frequency is switched after the following transition time has elapsed.
 - · Operation for up to three clocks at the pre-change frequency
 - CPU/peripheral hardware clock wait at the post-change frequency for up to three clocks
- Caution 4. To change the frequency of the high-speed on-chip oscillator when X1 oscillation, external oscillation input or sub clock is set for the system clock, stop the high-speed on-chip oscillator by setting bit 0 (HIOSTOP) of the CSC register to 1 and then change the frequency.



5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.

With self-measurement of the high-speed on-chip oscillator frequency via a timer using high-accuracy external clock input, and so on, the accuracy can be adjusted.

The HIOTRM register can be set by an 8-bit memory manipulation instruction.

Caution The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 5 - 12 Format of High-speed on-chip oscillator trimming register (HIOTRM)

Address:	: F00A0H	After reset: No	te R/W					
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0
-								
	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator Minimum speed	
	0	0	0	0	0	0		
	0	0	0	0	0	1	4	1
	0	0	0	0	1	0		
	0	0	0	0	1	1		

 0
 0
 0
 0
 1
 1

 0
 0
 0
 0
 0

 1
 1
 1
 1
 1
 0

 1
 1
 1
 1
 1
 1
 Maximum speed

Note The value after reset is the value adjusted at shipment.

Remark 1. The HIOTRM register can be used to adjust the high-speed on-chip oscillator clock to an accuracy within about 0.05%.

Remark 2. For the usage example of the HIOTRM register, see the application note for RL78 MCU Series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.


- Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1
- External clock input: EXCLK, OSCSEL = 1, 1

When the X1 oscillator is not used, set the input port mode (EXCLK, OSCSEL = 0, 0).

When the pins are not used as input port pins, either, see Table 2 - 3 Connection of Unused Pins.

Figure 5 - 13 shows an example of the external circuit of the X1 oscillator.

Figure 5 - 13 Example of External Circuit of X1 Oscillator



(Cautions are listed on the next page.)

5.4.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins.

To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

An external clock can also be input. In this case, input the clock signal to the EXCLKS pin.

To use the XT1 oscillator, set bits 5 and 4 (EXCLKS, OSCSELS) of the clock operation mode control register (CMC) as follows.

- Crystal oscillation: EXCLKS, OSCSELS = 0, 1
- External clock input: EXCLKS, OSCSELS = 1, 1


When the XT1 oscillator is not used, set the input port mode (EXCLKS, OSCSELS = 0, 0).

When the pins are not used as input port pins, either, see Table 2 - 3 Connection of Unused Pins.


Figure 5 - 14 shows an example of the external circuit of the XT1 oscillator.

Figure 5 - 14 Example of External Circuit of XT1 Oscillator

(a) Crystal oscillation



(b) External clock



Caution When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5 - 13 and 5 - 14 to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.


The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the
 parasitic capacitance and wiring resistance. Note this particularly when the ultra-low power consumption
 oscillation (AMPHS1, AMPHS0 = 1, 0) is selected.
- · Configure the circuit of the circuit board, using material with little wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture
 absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using
 the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Figure 5 - 15 shows examples of incorrect resonator connection.

Figure 5 - 15 Examples of Incorrect Resonator Connection (1/2)

- (c) The X1 and X2 signal line wires cross.
- (d) A power supply/GND pattern exists under the X1 and X2 wires.



Note


Do not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board.


Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively.


Figure 5 - 16 Examples of Incorrect Resonator Connection (2/2)

- (e) Wiring near high alternating current
- (f) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(g) Signals are fetched



Caution When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively.

5.4.3 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in the RL78/L1A. The frequency can be selected from among 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz by using the option byte (000C2H). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC).

The high-speed on-chip oscillator automatically starts oscillating after reset release.

5.4.4 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in the RL78/L1A.

The low-speed on-chip oscillator clock is used only as the clock for the watchdog timer, real-time clock 2, 12-bit interval timer, 8-bit interval timer, and the LCD controller/driver. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

The low-speed on-chip oscillator runs while the watchdog timer is operating or when the setting of bit 4 (WUTMMCK0) in the subsystem clock supply mode control register (OSMC) is 1.

The low-speed on-chip oscillator is stopped when the watchdog timer is stopped and WUTMMCK0 is set to 0.



5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5 - 1**).

- Main system clock fMAIN
 - High-speed system clock fmx

X1 clock fx

External main system clock fEX

- High-speed on-chip oscillator clock fhoco
- Subsystem clock fSUB
 - XT1 clock fxT
 - External subsystem clock fext
- Low-speed on-chip oscillator clock fil
- CPU/peripheral hardware clock fclk

The CPU starts operation when the high-speed on-chip oscillator starts outputting after a reset release in the RL78/L1A.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 5 - 17.






Figure 5 - 17 Clock Generator Operation When Power Supply Voltage Is Turned On

- <1> When the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit.
 Note that the reset state is maintained after a reset by the voltage detection circuit or an external reset until the voltage reaches the range of operating voltage described in 35.4 AC Characteristics (the above figure is an example when the external reset is in use).
- <2> When the reset is released, the high-speed on-chip oscillator automatically starts oscillation.
- <3> The CPU starts operation on the high-speed on-chip oscillator clock after waiting for the voltage to stabilize and a reset processing have been performed after reset release.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see 5.6.2 Example of setting X1 oscillation clock and 5.6.3 Example of setting XT1 oscillation clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see 5.6.2 Example of setting X1 oscillation clock and 5.6.3 Example of setting XT1 oscillation clock).
- Note 1. The reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.
- **Note 2.** When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).
- Note 3. For details on the reset processing time, refer to CHAPTER 26 POWER-ON-RESET CIRCUIT.

Caution It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.

5.6 Controlling Clock

5.6.1 Example of setting high-speed on-chip oscillator

After a reset release, the CPU/peripheral hardware clock (fcLK) always starts operating with the high-speed on-chip oscillator clock. The frequency of the high-speed on-chip oscillator can be selected from 24, 16, 12, 8, 6, 4, 3, 2, and 1 MHz by using FRQSEL0 to FRQSEL3 of the option byte (000C2H). In addition, oscillation can be changed by the high-speed on-chip oscillator frequency select register (HOCODIV).

[Option byte setting]

Address: 000C2H

Option	7	6	5	4	3	2	1	0
byte	CMODE1	CMODE0			FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0
(000C2H)	1	0/1	1	0	0/1	0/1	0/1	0/1

CMODE1	CMODE0	Se	Setting of flash operation mode					
1	0	LS (low speed main) mode	VDD = 1.8 V to 3.6 V @ 1 MHz to 8 MHz					
1	1	HS (high speed main) mode	VDD = 2.4 V to 3.6 V @ 1 MHz to 16 MHz VDD = 2.7 V to 3.6 V @ 1 MHz to 24 MHz					
Other that	an above	Setting prohibited						

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-s	speed on-chip oscillator
FRQSLLS	FRQSLLZ	FRQSELI	FRQSELO	fhoco	fін
0	0	0	0	24 MHz	24 MHz
1	0	0	1	16 MHz	16 MHz
0	0	0	1	12 MHz	12 MHz
1	0	1	0	8 MHz	8 MHz
0	0	1	0	6 MHz	6 MHz
1	0	1	1	4 MHz	4 MHz
0	0	1	1	3 MHz	3 MHz
1	1	0	0	2 MHz	2 MHz
1	1	0	1	1 MHz	1 MHz
	Other that	an above	•	Setting p	rohibited

[High-speed on-chip oscillator frequency select register (HOCODIV) setting]

Address: F00A8H

Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	Selection of high-speed on-c	hip oscillator clock frequency	
HOCODIVZ	HOCODIVI	ПОСОДІЛО	FRQSEL3 = 0	FRQSEL3 = 1	
0	0	0	fih = 24 MHz	Setting prohibited	
0	0	1	fIH = 12 MHz	fiH = 16 MHz	
0	1	0	fiH = 6 MHz	fih = 8 MHz	
0	1	1	fiH = 3 MHz	fiH = 4 MHz	
1	0	0	Setting prohibited	fih = 2 MHz	
1	0	1	Setting prohibited	fih = 1 MHz	
	Other than above	•	Setting prohibited		

5.6.2 Example of setting X1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fclk) always starts operating with the high-speed onchip oscillator clock. To subsequently change the clock to the X1 oscillation clock, set the oscillator and start oscillation by using the oscillation stabilization time select register (OSTS), clock operation mode control register (CMC), and clock operation status control register (CSC) and wait for oscillation to stabilize by using the oscillation stabilization time counter status register (OSTC). After the oscillation stabilizes, set the X1 oscillation clock to fclk by using the system clock control register (CKC).

[Register settings] Set the register in the order of <1> to <5> below.

<1> Set (1) the OSCSEL bit of the CMC register, except for the cases where the fx is equal to or more than 10 MHz, in such cases set (1) the AMPH bit, to operate the X1 oscillator.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS		AMPHS1	AMPHS0	AMPH
CMC	0	1	0	0	0	0	0	0/1

AMPH bit: Set this bit to 0 if the X1 oscillation clock is 10 MHz or less.

<2> Using the OSTS register, select the oscillation stabilization time of the X1 oscillator at releasing of the STOP mode.

Example: Setting values when a wait of at least 102 μs is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
ОСТС						OSTS2	OSTS1	OSTS0
OSIS	0	0	0	0	0	0	1	0

<3> Clear (0) the MSTOP bit of the CSC register to start oscillating the X1 oscillator.

	7	6	5	4	3	2	1	0
csc	MSTOP	XTSTOP						HIOSTOP
CSC	0	1	0	0	0	0	0	0

<4> Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize.

Example: Wait until the bits reach the following values when a wait of at least 102 μ s is set based on a 10 MHz resonator

	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
0310	1	1	1	0	0	0	0	0

<5> Use the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
СКС	CLS	CSS	MCS	MCM0				
CKC	0	0	0	1	0	0	0	0

Caution The EXCLKS, OSCSELS, AMPHS1, AMPHS0, and XTSTOP bits are reset only by a power on reset; they retain the previous values when a reset caused by another factor occurs.



5.6.3 Example of setting XT1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fclk) always starts operating with the high-speed onchip oscillator clock. To subsequently change the clock to the XT1 oscillation clock, set the oscillator and start oscillation by using the subsystem clock supply mode control register (OSMC), clock operation mode control register (CMC), and clock operation status control register (CSC), set the XT1 oscillation clock to fclk by using the system clock control register (CKC).

[Register settings] Set the register in the order of <1> to <5> below.

<1> Set the RTCLPC bit to 1 to run only the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver on the subsystem clock (for ultra-low current consumption) in the STOP mode or sub-HALT mode.

	7	6	5	4	3	2	1	0
OSMC	RTCLPC			WUTMMCK0				
USIVIC	0/1	0	0	0	0	0	0	0

<2> Set (1) the OSCSELS bit of the CMC register to operate the XT1 oscillator.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS		AMPHS1	AMPHS0	AMPH
CMC	0	0	0	1	0	0/1	0/1	0

AMPHS0 and AMPHS1 bits: These bits are used to specify the oscillation mode of the XT1 oscillator.

<3> Clear (0) the XTSTOP bit of the CSC register to start oscillating the XT1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP						HIOSTOP
CSC	1	0	0	0	0	0	0	0

- <4> Use the timer function or another function to wait for oscillation of the subsystem clock to stabilize by using software.
- <5> Use the CSS bit of the CKC register to specify the XT1 oscillation clock as the CPU/peripheral hardware clock.


	7	6	5	4	3	2	1	0
СКС	CLS	CSS	MCS	MCM0				
CNC	0	1	0	0	0	0	0	0

Caution The EXCLKS, OSCSELS, AMPHS1, AMPHS0, and XTSTOP bits are reset only by a power on reset; they retain the previous values when a reset caused by another factor occurs.

5.6.4 CPU clock status transition diagram

Figure 5 - 18 shows the CPU clock status transition diagram of this product.

Figure 5 - 18 CPU Clock Status Transition Diagram



Tables 5 - 3 to 5 - 7 show transition of the CPU clock and examples of setting the SFR registers.

Table 5 - 3 CPU Clock Transition and SFR Register Setting Examples (1/5)

(1) CPU operating with high-speed on-chip oscillator clock (B) after reset release (A)

Status Transition	SFR Register Setting
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).

(2) CPU operating with high-speed system clock (C) after reset release (A) (The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	CMC Register Note 1			OSTS Register	CSC Register	OSTC	CKC Register
Status Transition	EXCLK	OSCSEL	AMPH	Register	MSTOP	Register	MCM0
$(A) \rightarrow (B) \rightarrow (C)$ $(X1 \text{ clock: } 1 \text{ MHz} \le fx \le 10 \text{ MHz})$	0	1	0	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 10 MHz < fx ≤ 20 MHz)	0	1	1	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock)	1	1	×	Note 2	0	Need not be checked	1

- **Note 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.
- **Note 2.** Set the oscillation stabilization time as follows.
 - Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

(3) CPU operating with subsystem clock (D) after reset release (A) (The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

(Setting sequence of SFR registers) -

(0 1 0 /							
Setting Flag of SFR Register	CMC Register Note			CSC Register	Waiting for Oscillation	CKC Register	
Status Transition	EXCLKS	OSCSELS	AMPHS1	AMPHS0	XTSTOP	Stabilization	CSS
$(A) \rightarrow (B) \rightarrow (D)$ (XT1 clock)	0	1	0/1	0/1	0	Necessary	1
$(A) \rightarrow (B) \rightarrow (D)$ (external sub clock)	1	1	×	×	0	Necessary	1

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

Remark 1. ×: don't care

Remark 2. (A) to (J) in Tables 5 - 3 to 5 - 7 correspond to (A) to (J) in Figure 5 - 18.



Table 5 - 4 CPU Clock Transition and SFR Register Setting Examples (2/5)

(4) CPU clock changing from high-speed on-chip oscillator clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers) Setting Flag of SFR Register OSTS CSC OSTC CKC CMC Register Note 1 Register Register Register Register **EXCLK MSTOP** MCM0 Status Transition **OSCSEL AMPH** $(B) \rightarrow (C)$ Must be Note 2 0 1 0 0 1 checked (X1 clock: 1 MHz \leq fx \leq 10 MHz) $(B) \rightarrow (C)$ Must be 0 Note 2 0 (X1 clock: 10 MHz < fx \le 20 MHz) checked $(B) \rightarrow (C)$ Need not 1 1 Note 2 0 1 (external main clock) be checked

Unnecessary if these registers are already set

Unnecessary if the CPU is operating with the high-speed system clock

- **Note 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release. This setting is not necessary if it has already been set.
- Note 2. Set the oscillation stabilization time as follows.
 - Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

(5) CPU clock changing from high-speed on-chip oscillator clock (B) to subsystem clock (D)

(Setting sequence of SFR registers)						
Setting Flag of SFR Register	CMC Register Note		CSC Register	Waiting for Oscillation	CKC Register	
Status Transition	EXCLKS	OSCSELS	AMPHS1, 0	XTSTOP	Stabilization	CSS
(B) → (D) (XT1 clock)	0	1	00: Low power consumption oscillation 01: Normal oscillation 10: Ultra-low power consumption oscillation	0	Necessary	1
$(B) \rightarrow (D)$ (external sub clock)	1	1	×	0	Necessary	1

Unnecessary if these registers are already set
Unnecessary if the CPU
is operating with the
subsystem clock

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release. This setting is not necessary if it has already been set.

Remark 1. x: don't care

Remark 2. (A) to (J) in Tables 5 - 3 to 5 - 7 correspond to (A) to (J) in Figure 5 - 18.



Table 5 - 5 CPU Clock Transition and SFR Register Setting Examples (3/5)

(6) CPU clock changing from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

Unnecessary if the CPU is operating with the high-speed on-chip oscillator clock

Remark The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

(7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

Unnecessary if the CPU is operating with the subsystem clock

(8) CPU clock changing from subsystem clock (D) to high-speed on-chip oscillator clock (B)

Unnecessary if the CPU is operating with the high-speed on-chip oscillator clock

Remark 1. (A) to (J) in Tables 5 - 3 to 5 - 7 correspond to (A) to (J) in Figure 5 - 18.

Remark 2. The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

Table 5 - 6 CPU Clock Transition and SFR Register Setting Examples (4/5)

(9) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers) -

Setting Flag of SFR Register	OSTS Register	CSC Register	OSTC Register	CKC Register
Status Transition	OS13 Register	MSTOP	OSTO Register	CSS
$ (D) \rightarrow (C) $	Note	0	Must be checked	0
(D) → (C) (X1 clock: 10 MHz < fx ≤ 20 MHz)	Note	0	Must be checked	0
$(D) \rightarrow (C)$ (external main clock)	Note	0	Need not be checked	0

Unnecessary if the CPU is operating with the high-speed system clock

Note

Set the oscillation stabilization time as follows.

• Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

- (10) HALT mode (E) set while CPU is operating with high-speed on-chip oscillator clock (B)
 - HALT mode (F) set while CPU is operating with high-speed system clock (C)
 - HALT mode (G) set while CPU is operating with subsystem clock (D)

Status Transition	Setting
$(B) \rightarrow (E)$	Executing HALT instruction
$(C) \rightarrow (F)$	
$(D) \rightarrow (G)$	

Remark (A) to (J) in Tables 5 - 3 to 5 - 7 correspond to (A) to (J) in Figure 5 - 18.

Table 5 - 7 CPU Clock Transition and SFR Register Setting Examples (5/5)

- (11) STOP mode (H) set while CPU is operating with high-speed on-chip oscillator clock (B)
 - STOP mode (I) set while CPU is operating with high-speed system clock (C)

	(Setting sequence)			—		
Status 1	Transition	Setting				
$(B) \rightarrow (H)$		Ctammin a manimh and	_			
$(C) \rightarrow (I)$	In X1 oscillation	Stopping peripheral functions that are disabled	Sets the OSTS register	Executing STOP		
	External main system clock	in STOP mode	ı	instruction		

(12) CPU changing from STOP mode (H) to SNOOZE mode (J)
For details about the setting for switching from the STOP mode to the SNOOZE mode, see 17.5.7 SNOOZE mode function, and 17.7.3 SNOOZE mode function.

Remark (A) to (J) in Tables 5 - 3 to 5 - 7 correspond to (A) to (J) in Figure 5 - 18.

5.6.5 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

Table 5 - 8 Changing CPU Clock (1/3)

CF	PU Clock	Condition Before Change	Processing After Change		
Before Change	After Change	Condition before change	Processing After Change		
High-speed on-chip oscillator clock	X1 clock	Stabilization of X1 oscillation OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time	Operating current can be reduced by stopping high-speed on-chip oscillator (HIOSTOP = 1) after		
	External main system clock	Enabling input of external clock from the EXCLK pin OSCSEL = 1, EXCLK = 1, MSTOP = 0	checking that the CPU clock is changed.		
	XT1 clock	Stabilization of XT1 oscillation OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 After elapse of oscillation stabilization time			
	External subsystem clock	Enabling input of external clock from the EXCLKS pin OSCSELS = 1, EXCLKS = 1, XTSTOP = 0			
X1 clock	High-speed on-chip oscillator clock	Enabling oscillation of high-speed on-chip oscillator HIOSTOP = 0 The oscillation accuracy stabilization time has elapsed	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.		
	External main system clock	Transition not possible	_		
	XT1 clock	Stabilization of XT1 oscillation OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 After elapse of oscillation stabilization time	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.		
	External subsystem clock	Enabling input of external clock from the EXCLKS pin • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.		

Table 5 - 9 Changing CPU Clock (2/3)

CPU Clock		Condition Potoro Change	Processing After Change		
Before Change	After Change	Condition Before Change	Processing After Change		
External main system clock	High-speed on-chip oscillator clock	Enabling oscillation of high-speed on-chip oscillator • HIOSTOP = 0 • The oscillation accuracy stabilization time has elapsed	External main system clock input can be disabled (MSTOP = 1) after checking that the CPU clock is changed.		
	X1 clock	Transition not possible	_		
	XT1 clock	Stabilization of XT1 oscillation OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 After elapse of oscillation stabilization time	External main system clock input can be disabled (MSTOP = 1) after checking that the CPU clock is changed.		
	External subsystem clock	Enabling input of external clock from the EXCLKS pin OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	External main system clock input can be disabled (MSTOP = 1) after checking that the CPU clock is changed.		
XT1 clock	High-speed on-chip oscillator clock	Oscillation of high-speed on-chip oscillator and selection of high-speed on-chip oscillator clock as main system clock • HIOSTOP = 0, MCS = 0	XT1 oscillation can be stopped (XTSTOP = 1) after checking that the CPU clock is changed.		
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time MCS = 1			
	External main system clock	Enabling input of external clock from the EXCLK pin and selection of high-speed system clock as main system clock • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1			
	External subsystem clock	Transition not possible	_		

Table 5 - 10 Changing CPU Clock (3/3)

CPU Clock		Condition Potoro Change	Processing After Change	
Before Change	After Change	Condition Before Change	Processing After Change	
External subsystem clock	High-speed on-chip oscillator clock	Oscillation of high-speed on-chip oscillator and selection of high-speed on-chip oscillator clock as main system clock • HIOSTOP = 0, MCS = 0	External subsystem clock input can be disabled (XTSTOP = 1) after checking that the CPU clock is changed.	
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time MCS = 1		
	External main system clock	Enabling input of external clock from the EXCLK pin and selection of high-speed system clock as main system clock • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1		
	XT1 clock	Transition not possible	_	

5.6.6 Time required for switchover of CPU clock and main system clock

By setting bits 4 and 6 (MCM0, CSS) of the system clock control register (CKC), the CPU clock can be switched (between the main system clock and the subsystem clock), and main system clock can be switched (between the high-speed on-chip oscillator clock and the high-speed system clock).

The actual switchover operation is not performed immediately after rewriting to the CKC register; operation continues on the pre-switchover clock for several clocks (see **Tables 5 - 11** to **5 - 13**).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 7 (CLS) of the CKC register. Whether the main system clock is operating on the high-speed system clock or high-speed on-chip oscillator clock can be ascertained using bit 5 (MCS) of the CKC register.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Table 5 - 11 Maximum Time Required for Main System Clock Switchover

Clock A	Switching directions	Clock B	Remark
fıH	← →	fMX	See Table 5 - 12
fmain	← →	fsub	See Table 5 - 13

Table 5 - 12 Maximum Number of Clocks Required for fix \leftrightarrow fmx

Set Value Before Switchover		Set Value After Switchover		
МСМО		MCM0		
		0 (fMAIN = fIH)	1 (fMAIN = fMX)	
0	fMX ≥ fIH		2 clock	
(fMAIN = fIH)	fMX < fIH		2fıн/fmx clock	
1	fMX ≥ fIH	2fmx/fiH clock		
(fMAIN = fMX)	fMX < fIH	2 clock		

Table 5 - 13 Maximum Number of Clocks Required for fMAIN \leftrightarrow fSUB

Set Value Before Switchover	Set Value After Switchover			
	CSS			
CSS	0	1		
	(fCLK = fMAIN)	(fCLK = fSUB)		
0		1 + 2fMAIN/fSUB clock		
(fCLK = fMAIN)		1 1 ZIWAW 1005 GOOK		
1	3 clock			
(fCLK = fSUB)	3 SIOUR			

Remark 1. The number of clocks listed in Tables 5 - 12 and 5 - 13 is the number of CPU clocks before switchover.

Remark 2. Calculate the number of clocks in Tables 5 - 12 and 5 - 13 by rounding up the number after the decimal position.

Example When switching the main system clock from the high-speed system clock to the high-speed on-chip oscillator clock (when fIH = 8 MHz, fMx = 10 MHz)

2fmx/fiH cycles = 2 (10/8) = $2.5 \rightarrow 3$ clock cycles



5.6.7 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

When stopping the clock, confirm the conditions before clock oscillation is stopped.

Table 5 - 14 Conditions Before the Clock Oscillation Is Stopped and Flag Settings


Clock	Clock Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	
High-speed on-chip oscillator clock	MCS = 1 or CLS = 1 (The CPU is operating on a clock other than the high-speed on-chip oscillator clock.)	HIOSTOP = 1
X1 clock External main system clock	MCS = 0 or CLS = 1 (The CPU is operating on a clock other than the high-speed system clock.)	MSTOP = 1
XT1 clock External subsystem clock	CLS = 0 (The CPU is operating on a clock other than the subsystem clock.)	XTSTOP = 1

5.7 Resonator and Oscillator Constants

The resonators for which the operation is verified and their oscillator constants are available on the Renesas Electronics website. See the website page for the RL78/L1A.

- Caution 1. The constants for these oscillator circuits are <u>reference values based on specific environments</u> <u>set up for evaluation by the manufacturers</u>. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board. Furthermore, if you are switching from a different product to this microcontroller, and whenever you change the board, again request evaluation by the manufacturer of the oscillator circuit mounted on the new board.
- Caution 2. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the RL78 microcontroller so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Figure 5 - 19 Example of External Circuit



(b) XT1 oscillation




CHAPTER 6 TIMER ARRAY UNIT

Caution Most of the following descriptions in this chapter use the 100-pin products as an example.

The timer array unit has eight 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.



For details about each function, see the table below.

Independent channel operation function	Simultaneous channel operation function
Interval timer (→ refer to 6.8.1)	One-shot pulse output (→ refer to 6.9.1)
• Square wave output (→ refer to 6.8.1)	 PWM output (→ refer to 6.9.2)
• External event counter (→ refer to 6.8.2)	 Multiple PWM output (→ refer to 6.9.3)
 Input pulse interval measurement (→ refer to 6.8.3) 	
Measurement of high-/low-level width of input signal	
(→ refer to 6.8.4)	
Delay counter (→ refer to 6.8.5)	

It is possible to use the 16-bit timer of channels 1 and 3 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

- Interval timer (upper or lower 8-bit timer)/square wave output (lower 8-bit timer only)
- External event counter (lower 8-bit timer only)
- Delay counter (lower 8-bit timer only)

Channel 7 can be used to realize LIN-bus communication operating in combination with UART0 of the serial array unit.



6.1 Functions of Timer Array Unit

Timer array unit has the following functions.

6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.




(2) Square wave output

A toggle operation is performed each time INTTMmn interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOmn).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (Tlmn) has reached a specific value.



(4) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (Tlmn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.



(Remark is listed on the next page.)


(5) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (Tlmn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(6) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (Tlmn), and an interrupt is generated after any delay period.




Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and slave channels (timers operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.




(2) PWM (Pulse Width Modulation) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.



(3) Multiple PWM (Pulse Width Modulation) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.



Caution For details about the rules of simultaneous channel operation function, see 6.4.1 Basic rules of simultaneous channel operation function.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7),

p, q: Slave channel number (n \leq 7)

6.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels. This function can only be used for channels 1 and 3.

Caution There are several rules for using 8-bit timer operation function.

For details, see 6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only).

6.1.4 LIN-bus supporting function (channel 7 only)

Timer array unit is used to check whether signals received in LIN-bus communication match the LIN-bus communication format.

(1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.

(2) Detection of sync break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level width is measured. If the low-level width is greater than a specific value, it is recognized as a sync break field.

(3) Measurement of pulse width of sync field

After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD0) of UART0 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

Remark For details about setting up the operations used to implement the LIN-bus, see 6.3.13 Input switch control register (ISC) and 6.8.4 Operation as input signal high-/low-level width measurement.

6.2 Configuration of Timer Array Unit

Timer array unit includes the following hardware.

Table 6 - 1 Configuration of Timer Array Unit

Item	Configuration
Timer/counter	Timer count register mn (TCRmn)
Register	Timer data register mn (TDRmn)
Timer input	TI00 to TI07, RxD0 pin (for LIN-bus)
Timer output	TO00 to TO07, output controller
Control registers	<registers block="" of="" setting="" unit=""> • Peripheral enable register 0 (PER0) • Timer clock select register m (TPSm) • Timer channel enable status register m (TEm) • Timer channel start register m (TSm) • Timer channel stop register m (TTm) • Timer channel stop register o (TIS0) • Timer input select register 0 (TOEm) • Timer output enable register m (TOEm) • Timer output level register m (TOLm) • Timer output level register m (TOMm) < Registers of each channel> • Timer mode register mn (TSRmn) • Input switch control register (ISC) • Noise filter enable register (PMCxx) Note • Port mode register (PMXx) Note • Port register (Pxx) Note</registers>

Note The Port mode registers (PMxx) and port registers (Pxx) to be set differ depending on the product. For details, see 4.5.3

Register setting examples for used port and alternate functions.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

The port pins alternatively used as timer I/O pins in each timer array unit channel are shown below.

Table 6 - 2 Timer I/O Pins provided in Each Product

Timer array unit channels	100-pin	80-pin	
Channel 0	TIOO	TO00	
Channel 1	TI01/TO01		
Channel 2	TI02/	TO02	
Channel 3	TI03/TO03		
Channel 4	TI04/TO04		
Channel 5	TI05/TO05		
Channel 6	TI06/TO06		
Channel 7	TI07/TO07		

Figure 6 - 1 shows the block diagram of the timer array unit.




Figure 6 - 1 Entire Configuration of Timer Array Unit 0

Remark fSUB: Subsystem clock frequency

fil: Low-speed on-chip oscillator clock frequency






Figure 6 - 2 Internal Block Diagram of Channel 0 of Timer Array Unit






Interrupt signal from master channel Timer Output controller **►**⊚TO0n CK01 Output latch (Pxx) selection PMxx Interrupt controller ➤ INTTM0n (Timer interrupt) TI0n 🚳 Timer counter register 0n (TCR0n) Timer status register 0n Slave/master Timer data register 0n (TDR0n) ► OVF0n MAS TER0r STS0n2STS0n1STS0n0ClS0n1 CIS0n0 MD0n3 MD0n2 MD0n1 MD0n0 Channel n Timer mode register 0n (TMR0n) Interrupt signal to slave channel

Figure 6 - 4 Internal Block Diagram of Channel n of Timer Array Unit

Remark n = 2, 4, 6

Figure 6 - 5 Internal Block Diagram of Channel 3 of Timer Array Unit







Figure 6 - 6 Internal Block Diagram of Channel 5 of Timer Array Unit

Figure 6 - 7 Internal Block Diagram of Channel 7 of Timer Array Unit




6.2.1 Timer count register mn (TCRmn)

The TCRmn register is a 16-bit read-only register and is used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock. Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn) (refer to **6.3.3 Timer mode register mn (TMRmn)**).

Figure 6 - 8 Format of Timer count register mn (TCRmn)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

The count value can be read by reading timer count register mn (TCRmn).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAUmEN bit of peripheral enable register 0 (PER0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the slave channel has been completed in the delay count mode
- · When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

Caution The count value is not captured to timer data register mn (TDRmn) even when the TCRmn register is read.

The TCRmn register read value differs as follows according to operation mode changes and the operating status.

Table 6 - 3 Timer Count Register mn (TCRmn) Read Value in Various Operation Modes

Operation Mode	Count Mode	Timer count register mn (TCRmn) Read Value Note			
		Value if the operation mode was changed after releasing reset	Value if the operation was restarted after count operation paused (TTmn = 1)	Value if the operation mode was changed after count operation paused (TTmn = 1)	Value when waiting for a start trigger after one count
Interval timer mode	Count down	FFFFH	Value if stop	Undefined	_
Capture mode	Count up	0000H	Value if stop	Undefined	_
Event counter mode	Count down	FFFFH	Value if stop	Undefined	_
One-count mode	Count down	FFFFH	Value if stop	Undefined	FFFFH
Capture & one- count mode	Count up	0000H	Value if stop	Undefined	Capture value of TDRmn register + 1

Note

This indicates the value read from the TCRmn register when channel n has stopped operating as a timer (TEmn = 0) and has been enabled to operate as a counter (TSmn = 1). The read value is held in the TCRmn register until the count operation starts.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.2.2 Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn).

The value of the TDRmn register can be changed at any time.

This register can be read or written in 16-bit units.

In addition, for the TDRm1 and TDRm3 registers, while in the 8-bit timer mode (when the SPLIT bits of timer mode registers 01 and 03 (TMRm1, TMRm3) are 1), it is possible to rewrite the data in 8-bit units, with TDRm1H and TDRm3H used as the higher 8 bits, and TDRm1L and TDRm3L used as the lower 8 bits. However, reading is only possible in 16-bit units.

Reset signal generation clears this register to 0000H.

Figure 6 - 9 Format of Timer data register mn (TDRmn) (n = 0, 2, 4 to 7)





Figure 6 - 10 Format of Timer data register mn (TDRmn) (n = 1, 3)



(i) When timer data register mn (TDRmn) is used as compare register

Counting down is started from the value set to the TDRmn register. When the count value reaches 0000H, an interrupt signal (INTTMmn) is generated. The TDRmn register holds its value until it is rewritten.

Caution The TDRmn register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register mn (TDRmn) is used as capture register

The count value of timer count register mn (TCRmn) is captured to the TDRmn register when the capture trigger is input.

A valid edge of the Tlmn pin can be selected as the capture trigger. This selection is made by timer mode register mn (TMRmn).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSm)
- Timer channel stop register m (TTm)
- Timer input select register 0 (TIS0)
- Timer output enable register m (TOEm)
- Timer output register m (TOm)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)
- Input switch control register (ISC)
- Noise filter enable register 1 (NFEN1)
- Port mode control register (PMCxx)
- Port mode register (PMxx)
- Port register (Pxx)

Caution Which registers and bits are included depends on the product. Be sure to set bits that are not mounted to their initial values.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



6.3.1 Peripheral enable register 0 (PER0)

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit 0 is used, be sure to set bit 0 (TAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6 - 11 Format of Peripheral enable register 0 (PER0)

Address:	F00F0H	After reset: 00I	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

TAU0EN	Control of timer array unit input clock
0	Stops supply of input clock. • SFR used by the timer array unit cannot be written. • The timer array unit is in the reset status.
1	Supplies input clock. • SFR used by the timer array unit can be read/written.

Caution 1. When setting the timer array unit, be sure to set the following registers first while the TAUmEN bit is set to 1. If TAUmEN = 0, the values of the registers which control the timer array unit are cleared to their initial values and writing to them is ignored (except for the timer input select register (TIS0), input switch control register (ISC), noise filter enable register 1 (NFEN1), port mode registers 0, 3, 5, 7 (PM0, PM3, PM5, PM7), and port registers 0, 3, 5, 7 (PM0, PM3, PM5, PM7)).

- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSm)
- Timer channel stop register m (TTm)
- Timer output enable register m (TOEm)
- Timer output register m (TOm)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)

Caution 2. Be sure to clear bits 1 and 6 to 0.

6.3.2 Timer clock select register m (TPSm)

The TPSm register is a 16-bit register that is used to select two types or four types of operation clocks (CKm0, CKm1, CKm2, CKm3) that are commonly supplied to each channel. CKm0 is selected by using bits 3 to 0 of the TPSm register, and CKm1 is selected by using bits 7 to 4 of the TPSm register. In addition, only for channels 1 and 3, CKm2 and CKm3 can be also selected. CKm2 is selected by using bits 9 and 8 of the TPSm register, and CKm3 is selected by using bits 13 and 12 of the TPSm register.

Rewriting of the TPSm register during timer operation is possible only in the following cases.

If the PRSm00 to PRSm03 bits can be rewritten (n = 0 to 7):

All channels for which CKm0 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 0) are stopped (TEmn = 0).

If the PRSm10 to PRSm13 bits can be rewritten (n = 0 to 7):

All channels for which CKm2 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 1) are stopped (TEmn = 0).

If the PRSm20 and PRSm21 bits can be rewritten (n = 1, 3):

All channels for which CKm1 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 0) are stopped (TEmn = 0).

If the PRSm30 and PRSm31 bits can be rewritten (n = 1, 3):

All channels for which CKm3 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 1) are stopped (TEmn = 0).

The TPSm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.



0

Figure 6 - 12 Format of Timer clock select register m (TPSm) (1/2)

Address: F01B6H, F01B7H After reset: 0000H R/W Symbol 7 6 15 14 13 12 11 10 9 8 5 4 3 2

PRSm **TPSm** 0 0 0 0 31 21 20 10 03 02 00 30 13 12 11

PRS	PRS	PRS	PRS		Selection	of operation clo	ock (CKmk) Note	e (k = 0, 1)	
mk3	mk2	mk1	mk0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fCLK = 24 MHz
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	fclk/23	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	fclk/24	125 kHz	313 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	fclk/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	750 kHz
0	1	1	0	fclk/26	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz
0	1	1	1	fclk/27	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	187.5 kHz
1	0	0	0	fclk/28	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz
1	0	0	1	fclk/29	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	46.9 kHz
1	0	1	0	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	23.4 kHz
1	0	1	1	fclk/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	11.7 kHz
1	1	0	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
1	1	0	1	fclk/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	1	1	0	fcLK/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz
1	1	1	1	fCLK/2 ¹⁵	61.0 Hz	153 Hz	305 Hz	610 Hz	732 Hz

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

- Caution 1. Be sure to clear bits 15, 14, 11, and 10 to "0".
- Caution 2. If fclk (undivided) is selected as the operation clock (CKmk) and TDRnm is set to 0000H (n = 0, m = 0 to 7), interrupt requests output from timer array units cannot be used.
- Remark 1. fclk: CPU/peripheral hardware clock frequency
- Remark 2. The above fCLK/2^r is not a signal which is simply divided fCLK by 2r, but a signal which becomes high level for one period of fCLK from its rising edge (r = 1 to 15). For details, see 6.5.1 Count clock (fTCLK).

Figure 6 - 13 Format of Timer clock select register m (TPSm) (2/2)

Address:	F01B6	H, F011	B7H	P	After res	et: 000	OH	R/W								
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPSm	0	0	PRSm 31	PRSm 30	0	0	PRSm 21	PRSm 20	PRSm 13	PRSm 12	PRSm 11	PRSm 10	PRSm 03	PRSm 02	PRSm 01	PRSm 00

PRS	PRS		Selection of	operation clock	(CKm2) Note		
m21	m20		fclk = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fclk = 20 MHz	fCLK = 24 MHz
0	0	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz
0	1	fCLK/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz
1	0	fclk/24	125 kHz	313 kHz	625 kHz	1.25 MHz	1.5 MHz
1	1	fCLK/2 ⁶	31.3 kHz	78.1 kHz	156.2 kHz	313 kHz	375 kHz

PRS	PRS		Selection of	operation clock	(CKm3) Note		
m31	m30		fclk = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fclk = 20 MHz	fCLK = 24 MHz
0	0	fCLK/28	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz
0	1	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	23.4 kHz
1	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
1	1	fclk/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz

Note

When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), stop the timer array unit (TTm = 00FFH).

The timer array unit must also be stopped if the operating clock (fMCK) or the valid edge of the signal input from the TImn pin is selected.

Caution Be sure to clear bits 15, 14, 11, and 10 to "0".

By using channels 1 and 3 in the 8-bit timer mode and specifying CKm2 or CKm3 as the operation clock, the interval times shown in Table 6 - 4 can be achieved by using the interval timer function.

Table 6 - 4 Interval Times Available for Operation Clock CKSm2 or CKSm3

C	lock		Interval time Note	(fclk = 20 MHz)	
	IOCK	16 μs	160 μs	1.6 ms	16 ms
	fcLK/2	$\sqrt{}$	_	_	_
CKm2	fclk/2 ²	\checkmark	_	_	_
CKIIIZ	fclk/24	V	√	_	_
	fclk/26	\checkmark	√	_	_
	fCLK/28	_	√	V	_
CKm3	fCLK/2 ¹⁰	_	√	$\sqrt{}$	_
ONIIIS	fclk/2 ¹²	_	_	V	V
	fCLK/2 ¹⁴	_	_	V	V

Note The margin is within 5%.

Remark 1. fclk: CPU/peripheral hardware clock frequency

Remark 2. For details of a signal of fcLk/2i selected with the TPSm register, see 6.5.1 Count clock (ftcLk).



6.3.3 Timer mode register mn (TMRmn)

The TMRmn register sets an operation mode of channel n. This register is used to select the operation clock (fMCK), select the count clock, select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMRmn register is prohibited when the register is in operation (when TEmn = 1). However, bits 7 and 6 (CISmn1, CISmn0) can be rewritten even while the register is operating with some functions (when TEmn = 1) (for details, see 6.7 Timer Input (TImn) Control and 6.9 Simultaneous Channel Operation Function of Timer Array Unit.

The TMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Caution The bits mounted depend on the channels in bit 11 of TMRmn register.

TMRm2, TMRm4, TMRm6: MASTERmn bit (n = 2, 4, 6)

TMRm1, TMRm3: SPLITmn bit (n = 1, 3) TMRm0, TMRm5, TMRm7: Fixed to 0



Figure 6 - 14 Format of Timer mode register mn (TMRmn) (1/4)

Address	Address: F0190H, F0191H (TMR)					H, F019	9FH (TN	/IR07)	Afte	r reset:	H0000	F	R/W			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm	0	CCSm	MAST	STSm	STSm	STSm	CISmn	CISmn	0	0	MDmn	MDmn	MDmn	MDmn
(n = 2, 4, 6)	n1	n0		n	ERmn	n2	n1	n0	1	0	Ů		3	2	1	0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm		CCSm	SDI IT	STSm	STSm	STSm	CISmn	CISmn	1		MDmn	MDmn	MDmn	MDmn
(n = 1, 3)		n0	0	n	mn	n2	n1	n0	1	0	0	0	3	2	1	0
(11 – 1, 0)		110						110		Ů			Ŭ		•	
							_	_	_	_	_		_	_		
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm		CCSm	0	STSm	STSm	STSm	CISmn	CISmn	_		MDmn	MDmn	MDmn	MDmn
(n = 0, 5, 7)	n1	n0	0	n	Note	n2	n1	n0	1	0	0	0	3	2	1	0

CKS	CKS	Selection of operation clock (fMCK) of channel n
mn1	mn0	Selection of operation clock (IMCK) of Charmer II
0	0	Operation clock CKm0 set by timer clock select register m (TPSm)
0	1	Operation clock CKm2 set by timer clock select register m (TPSm)
1	0	Operation clock CKm1 set by timer clock select register m (TPSm)
1	1	Operation clock CKm3 set by timer clock select register m (TPSm)

Operation clock (fMCK) is used by the edge detector. A count clock (fTCLK) and a sampling clock are generated depending on the setting of the CCSmn bit.

The operation clocks CKm2 and CKm3 can only be selected for channels 1 and 3.

CCSmn	Selection of count clock (fTCLK) of channel n
0	Operation clock (fмск) specified by the CKSmn0 and CKSmn1 bits
1	Valid edge of input signal input from the TImn pin In channel 0, valid edge of input signal selected by TIS0 In channel 1, valid edge of input signal selected by TIS0 In channel 7, valid edge of input signal selected by ISC
Count clock	(fTCLK) is used for the timer/counter, output controller, and interrupt controller.

Note Bit 11 is fixed at 0 of read only, write is ignored.

Caution 1. Be sure to clear bits 13, 5, and 4 to "0".

Caution 2. The timer array unit must be stopped (TTm = 00FFH) if the clock selected for fclk is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the CKSmn0 and CKSmn1 bits (fMCK) or the valid edge of the signal input from the TImn pin is selected as the count clock (fTCLK).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



Figure 6 - 15 Format of Timer mode register mn (TMRmn) (2/4)

Address	Address: F0190H, F0191H (TM					H, F019	9FH (TN	/IR07)	Afte	r reset:	H0000	F	R/W			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm	0	CCSm	MAST	STSm	STSm	STSm	CISmn	CISmn	0	0	MDmn	MDmn	MDmn	MDmn
(n = 2, 4, 6)	n1	n0		n	ERmn	n2	n1	n0	1	0	Ŭ		3	2	1	0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn (n = 1, 3)		CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm	0	CCSm	0	STSm	STSm	STSm	CISmn	CISmn	0	0	MDmn	MDmn	MDmn	MDmn
(n = 0, 5, 7)	n1	n0	U	n	Note	n2	n1	n0	1	0	J	J	3	2	1	0

(Bit 11 of TMRmn (n = 2, 4, 6))

MASTERmn	Selection between using channel n independently or simultaneously with another channel (as a slave or master)									
0	Operates in independent channel operation function or as slave channel in simultaneous channel operation function.									
1	Operates as master channel in simultaneous channel operation function.									
Only channel	2, 4, 6 can be set as a master channel (MASTERmn = 1).									
Be sure to us	Be sure to use channel 0, 5, 7 are fixed to 0 (Regardless of the bit setting, channel 0 operates as master, because it is									
the highest ch	the highest channel).									
Clear the MA	STERmn bit to 0 for a channel that is used with the independent channel operation function.									

(Bit 11 of TMRmn (n = 1, 3))

SPLITmn	Selection of 8 or 16-bit timer operation for channels 1 and 3
0	Operates as 16-bit timer. (Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

STS	STS	STS	Sotting of start trigger or conture trigger of channel a
mn2	mn1	mn0	Setting of start trigger or capture trigger of channel n
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TImn pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TImn pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Other than above		bove	Setting prohibited

Note Bit 11 is fixed at 0 of read only, write is ignored.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



Figure 6 - 16 Format of Timer mode register mn (TMRmn) (3/4)

Address	: F0190	H, F019	1H (TN	/IR00) to	F019E	H, F019	9FH (TN	/IR07)	Afte	r reset:	F	R/W				
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm	0	CCSm	MAST	STSm	STSm	STSm	CISmn	CISmn	0	0	MDmn	MDmn	MDmn	MDmn
(n = 2, 4, 6)	n1	n0		n	ERmn	n2	n1	n0	1	0	Ŭ		3	2	1	0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn (n = 1, 3)		CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKSm	CKSm	0	CCSm	0	STSm	STSm	STSm	CISmn	CISmn	0	0	MDmn	MDmn	MDmn	MDmn
(n = 0, 5, 7)	n1	n0	U	n	Note	n2	n1	n0	1	0	J	J	3	2	1	0

(When the input source is other than an event input signal from the ELC by setting the TIS0 register)

CIS	Selection of TImn pin input valid edge (n = 0, 1)									
mn0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									
0	Falling edge									
1	Rising edge									
0	oth edges (when low-level width is measured)									
	Start trigger: Falling edge, Capture trigger: Rising edge									
1	Both edges (when high-level width is measured)									
	Start trigger: Rising edge, Capture trigger: Falling edge									
	mn0 0 1									

If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.

When the input source is an event input signal from the ELC by setting the TIS0 register.

CIS	CIS	Selection of TImn pin input valid edge (n = 0, 1)								
mn1	mn0									
0	0	Set to 00 (event input signal from the ELC).								
Othe	r than	Setting prohibited								
above										

Note Bit 11 is fixed at 0 of read only, write is ignored.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



RL78/L1A

Figure 6 - 17 Format of Timer mode register mn (TMRmn) (4/4)

Address	: F0190	H, F019	1H (TN	IR00) to	F019E	H, F019	9FH (TN	/IR07)	Afte	r reset:	0000H	F	R/W			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn $(n = 2, 4, 6)$		CKSm n0	0	CCSm n	MAST ERmn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn (n = 1, 3)		CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn $(n = 0, 5, 7)$	CKSm n1	CKSm n0	0	CCSm n	0 Note 1	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0

MD mn3	MD mn2	MD mn1	Operation mode of channel n	Corresponding function	Count operation of TCR					
0	0	0	Interval timer mode	Interval timer / Square wave output / PWM output (master)	Counting down					
0	1	0	Capture mode	Input pulse interval measurement	Counting up					
0	1	1	Event counter mode	External event counter	Counting down					
1	0	0	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Counting down					
1	1	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Counting up					
Other than above Setting prohibited										
The	The operation of each mode varies depending on MDmn0 bit (see the table below).									

Operation mode (Value set by the MDmn3 to MDmn1 bits (see the table above))	MDm n0	Setting of starting counting and interrupt
Interval timer mode (0, 0, 0)Capture mode (0, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
One-count mode Note 2 (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation Note 3. At that time, interrupt is not generated, either.
Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated, either.

- Note 1. Bit 11 is fixed at 0 of read only, write is ignored.
- **Note 2.** In one-count mode, interrupt output (INTTMmn) when starting a count operation and TOmn output are not controlled.
- **Note 3.** If the start trigger (TSmn = 1) is issued during operation, the counter is initialized, an interrupt is generated, and recounting is started (does not occur the interrupt request).
- **Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 7)



6.3.4 Timer status register mn (TSRmn)


The TSRmn register indicates the overflow status of the counter of channel n.

The TSRmn register is valid only in the capture mode (MDmn3 to MDmn1 = 010B) and capture & one-count mode (MDmn3 to MDmn1 = 110B). See **Table 6 - 5** for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSRmn register can be set with an 8-bit memory manipulation instruction with TSRmnL. Reset signal generation clears this register to 0000H.

Figure 6 - 18 Format of Timer status register mn (TSRmn)



OVF	Counter overflow status of channel n									
0	Overflow does not occur.									
1	Overflow occurs.									
When	When OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.									

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Table 6 - 5 OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer operation mode	OVF bit	Set/clear conditions			
Capture mode	clear	When no overflow has occurred upon capturing			
Capture & one-count mode	set When an overflow has occurred upon capturing				
Interval timer mode	clear	_			
Event counter mode One-count mode	set	(Use prohibited)			

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

6.3.5 Timer channel enable status register m (TEm)

The TEm register is used to enable or stop the timer operation of each channel.

Each bit of the TEm register corresponds to each bit of the timer channel start register m (TSm) and the timer channel stop register m (TTm). When a bit of the TSm register is set to 1, the corresponding bit of this register is set to 1. When a bit of the TTm register is set to 1, the corresponding bit of this register is cleared to 0.

The TEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TEmL. Reset signal generation clears this register to 0000H.

Figure 6 - 19 Format of Timer channel enable status register m (TEm)

Address:	A	After rese	et: 000	0H	R											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEm	0	0	0	0	TEHm 3	0	TEHm 1	0	TEm7	TEm6	TEm5	TEm4	TEm3	TEm2	TEm1	TEm0

	TEH	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is in the 8-bit
	m3	timer mode
ſ	0	Operation is stopped.
I	1	Operation is enabled.

TEH	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit
m1	timer mode
0	Operation is stopped.
1	Operation is enabled.

TEm n	Indication of operation enable/stop status of channel n
0	Operation is stopped.
1	Operation is enabled.

This bit displays whether operation of the lower 8-bit timer for TEm1 and TEm3 is enabled or stopped when channel 1 or 3 is in the 8-bit timer mode.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.6 Timer channel start register m (TSm)

The TSm register is a trigger register that is used to initialize timer count register mn (TCRmn) and start the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is set to 1. The TSmn, TSHm1, TSHm3 bits are immediately cleared when operation is enabled (TEmn, TEHm1, TEHm3 = 1), because they are trigger bits.

The TSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSm register can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL. Reset signal generation clears this register to 0000H.

Figure 6 - 20 Format of Timer channel start register m (TSm)

Address: F01B2H, F01B3H			,	After res	et: 000	0H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSm	0	0	0	0	TSHm 3	0	TSHm 1	0	TSm7	TSm6	TSm5	TSm4	TSm3	TSm2	TSm1	TSm0
	TSH m3 Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer								it timer	mode						
	0	No trig	ger ope	ration												
	The TEHm3 bit is set to 1 and the count operation becomes enabled. The TCRm3 register count operation start in the interval timer mode in the count operation enabled state Table 6 - 6 in 6.5.2 Start timing of counter).									(see						
TSH Trigger to enable energtion (start energtion) of the higher 8 bit timer when channel 1 is in the 8 bit time							it timor	modo								

1	The TEHm1 bit is set to 1 and the count operation becomes enabled. The TCRm1 register count operation start in the interval timer mode in the count operation enabled state (see Table 6 - 6 in 6.5.2 Start timing of counter).
0	No trigger operation
m1	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode

TSm n	Operation enable (start) trigger of channel n
0	No trigger operation
1	The TEmn bit is set to 1 and the count operation becomes enabled. The TCRmn register count operation start in the count operation enabled state varies depending on each operation mode (see Table 6 - 6 in 6.5.2 Start timing of counter). This bit is the trigger to enable operation (start operation) of the lower 8-bit timer for TSm1 and TSm3 when channel 1 or 3 is in the 8-bit timer mode.

(Caution and Remark are listed on the next page.)



- Caution 1. Be sure to clear bits 15 to 12, 10, and 8 to "0".
- Caution 2. When switching from a function that does not use TImn pin input to one that does, the following wait period is required from when timer mode register mn (TMRmn) is set until the TSmn (TSHm1, TSHm3) bit is set to 1.

When the TImn pin noise filter is enabled (TNFENmn = 1): Four cycles of the operation clock (fMCK) When the TImn pin noise filter is disabled (TNFENmn = 0): Two cycles of the operation clock (fMCK)

- Remark 1. When the TSm register is read, 0 is always read.
- Remark 2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.7 Timer channel stop register m (TTm)

The TTm register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is cleared to 0. The TTmn, TTHm1, TTHm3 bits are immediately cleared when operation is stopped (TEmn, TEHm1, TEHm3 = 0), because they are trigger bits.

The TTm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TTm register can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL. Reset signal generation clears this register to 0000H.

Figure 6 - 21 Format of Timer channel stop register m (TTm)

Address	: F01B	4H, F01	B5H	P	After res	et: 000	0H	R/W								
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TTm	0	0	0	0	TTHm 3	0	TTHm 1	0	TTm7	TTm6	TTm5	TTm4	TTm3	TTm2	TTm1	TTm0
	TTH Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode															

TTH m3	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode						
0	No trigger operation						
1	TEHm3 bit is cleared to 0 and the count operation is stopped.						

•	TTH m1	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode							
	0	No trigger operation							
	1	EHm1 bit is cleared to 0 and the count operation is stopped.							

TTn n	Operation stop trigger of channel n
0	No trigger operation
1	TEmn bit is cleared to 0 and the count operation is stopped. This bit is the trigger to stop operation of the lower 8-bit timer for TTm1 and TTm3 when channel 1 or 3 is in the 8-bit timer mode.

Caution Be sure to clear bits 15 to 12, 10, and 8 of the TTm register to "0".

 $\mbox{\bf Remark 1.}\,$ When the TTm register is read, 0 is always read.

Remark 2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.8 Timer input select register 0 (TIS0)

The TISO register is used to select the channel 0 and 1 timer input.

The TISO register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6 - 22 Format of Timer input select register 0 (TIS0)

Address:	F0074H	After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
TIS0	0	0	0	TIS04	0	TIS02	TIS01	TIS00

TIS04	Selection of timer input used with channel 0					
0	put signal of timer input pin (TI00)					
1	Event input signal from ELC					

TIS02	TIS01	TIS00	Selection of timer input used with channel 1
0	0	0	Input signal of timer input pin (TI01)
0	1	0	
0	1	1	
0	0	1	Event input signal from ELC
1	0	0	Low-speed on-chip oscillator clock (flL)
1	0	1	Subsystem clock (fSUB)
C	other than abov	е	Setting prohibited

Caution 1. High-level width, low-level width of timer input is selected, will require more than 1/fмcκ + 10 ns.

Therefore, when selecting fSUB to fCLK (CSS bit of CKS register = 1), the TISO2 bit cannot be set to 1.

Caution 2. When selecting an event input signal from the ELC using timer input select register 0 (TIS0), select fCLK using timer clock select register 0 (TPS0).

6.3.9 Timer output enable register m (TOEm)

The TOEm register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOmn bit of timer output register m (TOm) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOmn).

The TOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TOEmL.

Reset signal generation clears this register to 0000H.

Figure 6 - 23 Format of Timer output enable register m (TOEm)

Address: F01BAH, F01BBH				P	After res	et: 0000	DΗ	R/W								
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOEm	0	0	0	0	0	0	0	0	TOEm 7			TOEm 4				TOEm 0

TOE mn	Timer output enable/disable of channel n
0	Timer output is disabled. Timer operation is not applied to the TOmn bit and the output is fixed. Writing to the TOmn bit is enabled and the level set in the TOmn bit is output from the TOmn pin.
1	Timer output is enabled. Timer operation is applied to the TOmn bit and an output waveform is generated. Writing to the TOmn bit is ignored.

Caution Be sure to clear bits 15 to 8 to "0".

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.10 Timer output register m (TOm)

The TOm register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TOmn) of each channel.

The TOmn bit of this register can be rewritten by software only when timer output is disabled (TOEmn = 0). When timer output is enabled (TOEmn = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P03/TI00/TO00, P31/TI01/TO01, P50/TI02/TO02, P52/TI03/TO03, P51/TI04/TO04, P07/TI05/TO05, P05/TI06/TO06, P77/TI07/TO07 pin as a port function pin, set the corresponding TOmn bit to "0".

The TOm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOm register can be set with an 8-bit memory manipulation instruction with TOmL. Reset signal generation clears this register to 0000H.

Figure 6 - 24 Format of Timer output register m (TOm)

Address:	A	After res	et: 0000	HC	R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOm	0	0	0	0	0	0	0	0	TOm7	TOm6	TOm5	TOm4	TOm3	TOm2	TOm1	TOm0
	TOm n	Timer output of channel n														
	0 Timer output value is "0".															
	1	Timer o	output v	alue is '	1".											

Caution Be sure to clear bits 15 to 8 to "0".

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.11 Timer output level register m (TOLm)

The TOLm register is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEmn = 1) in the Slave channel output mode (TOMmn = 1). In the master channel output mode (TOMmn = 0), this register setting is invalid.

The TOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOLm register can be set with an 8-bit memory manipulation instruction with TOLmL. Reset signal generation clears this register to 0000H.

Figure 6 - 25 Format of Timer output level register m (TOLm)

Address: F01BCH, F01BDH			BDH	A	After res	et: 0000	HC	R/W								
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOLm	0	0	0	0	0	0	0	0	TOLm 7	TOLm 6	TOLm 5	TOLm 4	TOLm 3	TOLm 2	TOLm 1	0
	TOL mn	Control of timer output level of channel n														
	0	Positive	e logic o	output (a	active-h	igh)										
Negative logic output (active-low)																

Caution Be sure to clear bits 15 to 8, and 0 to "0".

Remark 1. If the value of this register is rewritten during timer operation, the timer output logic is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.

Remark 2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.12 Timer output mode register m (TOMm)

The TOMm register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1.

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEmn = 1).

The TOMm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOMm register can be set with an 8-bit memory manipulation instruction with TOMmL. Reset signal generation clears this register to 0000H.

Figure 6 - 26 Format of Timer output mode register m (TOMm)

Address: F01BEH, F01BFH			P	After res	et: 0000	DΗ	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOMm	0	0	0	0	0	0	0	0	TOMm 7	TOMm 6	TOMm 5	TOMm 4	TOMm 3	TOMm 2	TOMm 1	0

TOM mn	Control of timer output mode of channel n Master channel output mode (to produce toggle output by timer interrupt request signal (INTTMmn)							
0								
1	Slave channel output mode (output is set by the timer interrupt request signal (INTTMmn) of the master channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)							

Caution Be sure to clear bits 15 to 8, and 0 to "0".

Remark m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n

(For details of the relation between the master channel and slave channel, refer to **6.4.1 Basic rules of simultaneous channel operation function**)



6.3.13 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to implement LIN-bus communication operation by using channel 7 in association with the serial array unit. When the ISC1 bit is set to 1, the input signal of the serial data input pin (RxD0) is selected as a timer input signal.

For details about setting the SSIE00 bit, see 17.3.15 Input switch control register (ISC).

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Figure 6 - 27 Format of Input switch control register (ISC)

Address: F0073H		After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	SSIE00	0	0	0	0	0	ISC1	ISC0

SSIE00	Channel 0 SSI00 input setting in CSI00 communication and slave mode					
0	sables SSI00 pin input.					
1	Enables SSI00 pin input.					

ISC1	Switching channel 7 input of timer array unit 0
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of the RXD0 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).

ISC0	Switching external interrupt (INTP0) input							
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).							
1	Uses the input signal of the RXD0 pin as an external interrupt (wakeup signal detection).							

Caution Be sure to clear bits 6 to 2 to "0".

Remark When the LIN-bus communication function is used, select the input signal of the RxD0 pin by setting ISC1 to

6.3.14 Noise filter enable register 1 (NFEN1)

The NFEN1 register is used to set whether the noise filter can be used for the timer input signal to each channel. Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is enabled, after synchronization with the operating clock (fMCK) for the target channel, whether the signal keeps the same value for two clock cycles is detected. When the noise filter is disabled, the input signal is only synchronized with the operating clock (fMCK) for the target channel Note.

The NFEN1 register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Note For details, see 6.5.1 (2) When valid edge of input signal via the Tlmn pin is selected (CCSmn = 1), 6.5.2 Start timing of counter, and 6.7 Timer Input (Tlmn) Control.



Figure 6 - 28 Format of Noise filter enable register 1 (NFEN1)

Address: F0071H After reset: 00H R/W Symbol 7 6 5 4 3 2 1 0 TNFEN02 TNFEN00 NFEN1 TNFEN07 TNFEN06 TNFEN05 TNFEN04 TNFEN03 TNFEN01 TNFEN07 Enable/disable using noise filter of TI07 pin or RxD0 pin input signal Note 0 Noise filter OFF 1 Noise filter ON TNFEN06 Enable/disable using noise filter of TI06 pin input signal Noise filter OFF 1 Noise filter ON TNFEN05 Enable/disable using noise filter of TI05 pin input signal 0 Noise filter OFF Noise filter ON 1 TNFEN04 Enable/disable using noise filter of TI04 pin input signal Noise filter OFF Noise filter ON 1 TNFEN03 Enable/disable using noise filter of TI03 pin input signal 0 Noise filter OFF Noise filter ON TNFEN02 Enable/disable using noise filter of TI02 pin input signal Noise filter OFF 0 Noise filter ON TNFEN01 Enable/disable using noise filter of TI01 pin input signal Noise filter OFF Noise filter ON

TNFEN00 Enable/disable using noise filter of Tl00 pin input signal

0 Noise filter OFF

1 Noise filter ON

Note The applicable pin can be switched by setting the ISC1 bit of the ISC register.

ISC1 = 0: Whether or not to use the noise filter of the TI07 pin can be selected.

ISC1 = 1: Whether or not to use the noise filter of the RxD0 pin can be selected.

6.3.15 Registers that control port functions of timer input/output pins

Using the timer array unit requires setting of the registers that control the port functions for the port pins with which the timer array unit pin functions for the target channel are multiplexed (port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx)). For details, see **4.3.1 Port mode registers (PMxx)**, **4.3.2 Port registers (Pxx)**, and **4.3.6 Port mode control registers (PMCxx)**.

The port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx) to be set depend on the product. For details, see **4.5.3 Register setting examples for used port and alternate functions**.

Using a port pin which is multiplexed with a timer output pin function (e.g. P03/Tl00/TO00, P05/Tl06/TO06) for timer output requires setting the corresponding bits in the port mode register (PMxx) and port register (Pxx) to 0.

Example When P05/T006/TI06 is to be used for timer output Set the PM05 bit of port mode register 0 to 0.

Set the P05 bit of port register 0 to 0.

Using a port pin which is multiplexed with a timer input pin function (e.g. P03/TI00/TO00, P05/TI06/TO06) for timer input requires setting the corresponding bit in the port mode register (PMxx) to 1. At this time, the value of the corresponding bit in the port register (Pxx) may be 0 or 1.

Example When P05/T006/Tl06 is to be used for timer input Set the PM05 bit of port mode register 0 to 1.

Set the P05 bit of port register 0 to 0 or 1.

- Remark 1. The P43/(TI00)/(TO00)/IVCMP0 pin is multiplexed with an analog input pin function. When using the timer I/O function, be sure to set the corresponding bit of the PMC4 register which switches between digital I/O and analog input to "0".
- **Remark 2.** When using a port pin which is multiplexed with a segment output pin function for timer I/O, be sure to clear the corresponding bit of LCD port function registers 0 to 5 (PFSEG0 to PFSEG5) to "0".
- **Remark 3.** When using the P125/(TI06)/(TO06)/VL3 pin for timer I/O, be sure to set the ISCVL3 bit of the LCD Input switch control register (ISCLCD) to "1".
- **Remark 4.** When using the P126/(TI05)/(TO05)/CAPL and P127/(TI04)/(TO04)/CAPH pins for timer I/O, be sure to set the ISCCAP bit of the LCD Input switch control register (ISCLCD) to "1".



6.4 Basic Rules of Timer Array Unit

6.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channel 0, 2, 4, etc.) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.
 - Example If channel 2 is set as a master channel, channel 3 or those that follow (channels 3, 4, 5, etc.) can be set as a slave channel.
- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.
 - Example If channels 0 and 4 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.
- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKSmn0, CKSmn1 bits (bit 15, 14 of timer mode register mn (TMRmn)) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use INTTMmn (interrupt), a start software trigger, or the count clock of the master channel as a source clock, but cannot transmit its own INTTMmn (interrupt), start software trigger, or count clock to channels with lower channel numbers.
- (9) A master channel cannot use INTTMmn (interrupt), a start software trigger, or the count clock from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TSmn) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TSmn bit of a master channel or TSmn bits of all channels which are operating simultaneously can be set. It cannot be applied to TSmn bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TTmn) of the channels in combination must be set at the same time.
- (13) CKm2/CKm3 cannot be selected while channels are operating simultaneously, because the operating clocks of master channels and slave channels have to be synchronized.
- (14) Timer mode register m0 (TMRm0) has no master bit (it is fixed as "0"). However, as channel 0 is the highest channel, it can be used as a master channel during simultaneous operation.




The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in **6.4.1 Basic rules of simultaneous channel operation function** do not apply to the channel groups.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Example



6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it.

The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the SPLIT bit of timer mode register mn (TMRmn) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output INTTMm1H/INTTMm3H (an interrupt) (which is the same operation performed when MDmn0 is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the CKSmn1 and CKSmn0 bits of the lower-bit TMRmn register.
- (6) For the higher 8 bits, the TSHm1/TSHm3 bit is manipulated to start channel operation and the TTHm1/TTHm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEHm1/TEHm3 bit.
- (7) The lower 8 bits operate according to the TMRmn register settings. The following three functions support operation of the lower 8 bits:
 - Interval timer function
 - External event counter function
 - Delay count function
- (8) For the lower 8 bits, the TSm1/TSm3 bit is manipulated to start channel operation and the TTm1/TTm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEm1/TEm3 bit.
- (9) During 16-bit operation, manipulating the TSHm1, TSHm3, TTHm1, and TTHm3 bits is invalid. The TSm1, TSm3, TTm1, and TTm3 bits are manipulated to operate channels 1 and 3. The TEHm3 and TEHm1 bits are not changed.
- (10) For the 8-bit timer function, the simultaneous operation functions (one-shot pulse, PWM, and multiple PWM) cannot be used.

Remark m: Unit number (m = 0), n: Channel number (n = 1, 3)



6.5 Operation of Counter

6.5.1 Count clock (fTCLK)

The count clock (fTCLK) of the timer array unit can be selected between following by CCSmn bit of timer mode register mn (TMRmn).


- Operation clock (fMCK) specified by the CKSmn0 and CKSmn1 bits
- Valid edge of input signal input from the Tlmn pin

Because the timer array unit is designed to operate in synchronization with fCLK, the timings of the count clock (fTCLK) are shown below.

(1) When operation clock (fMCK) specified by the CKSmn0 and CKSmn1 bits is selected (CCSmn = 0)

The count clock (fTCLK) is between fCLK to fCLK /2¹⁵ by setting of timer clock select register m (TPSm). When a divided fCLK is selected, however, the clock selected in TPSmn register, but a signal which becomes high level for one period of fCLK from its rising edge. When a fCLK is selected, fixed to high level. Counting of timer count register mn (TCRmn) delayed by one period of fCLK from rising edge of the count clock, because of synchronization with fCLK. But, this is described as "counting at rising edge of the count clock", as a matter of convenience.

Figure 6 - 29 Timing of fclk and count clock (ftclk) (When CCSmn = 0)



Remark 1. \triangle : Rising edge of the count clock

▲ : Synchronization, increment/decrement of counter


Remark 2. fclk: CPU/peripheral hardware clock




(2) When valid edge of input signal via the TImn pin is selected (CCSmn = 1)

The count clock (fTCLK) becomes the signal that detects valid edge of input signal via the TImn pin and synchronizes next rising fMCK. The count clock (fTCLK) is delayed for 1 to 2 periods of fMCK from the input signal via the TImn pin (when a noise filter is used, the delay becomes 3 to 4 clocks).

Counting of timer count register mn (TCRmn) delayed by one period of fCLK from rising edge of the count clock, because of synchronization with fCLK. But, this is described as "counting at valid edge of input signal via the TImn pin", as a matter of convenience.





- <1> Setting TSmn bit to 1 enables the timer to be started and to become wait state for valid edge of input signal via the TImn pin.
- <2> The rise of input signal via the Tlmn pin is sampled by fMCK.
- <3> The edge is detected by the rising of the sampled signal and the detection signal (count clock) is output.
- **Remark 1.** \triangle : Rising edge of the count clock
 - ▲ : Synchronization, increment/decrement of counter
- Remark 2. fcLK: CPU/peripheral hardware clock

fмск: Operation clock of channel n

Remark 3. The waveform of the input signal via TImn pin of the input pulse interval measurement, the measurement of high/low width of input signal, and the delay counter, and the one-shot pulse output are the same as that shown in Figure 6 - 30.

6.5.2 Start timing of counter

Timer count register mn (TCRmn) becomes enabled to operation by setting of TSmn bit of timer channel start register m (TSm).

Operations from count operation enabled state to timer count Register mn (TCRmn) count start is shown in Table 6 - 6

Table 6 - 6 Operations from Count Operation Enabled State to Timer count Register mn (TCRmn) Count Start

Timer operation mode	Operation when TSmn = 1 is set
Interval timer mode	No operation is carried out from start trigger detection (TSmn = 1) until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 6.5.3 (1) Operation of interval timer mode).
Event counter mode	Writing 1 to the TSmn bit loads the value of the TDRmn register to the TCRmn register. If detect edge of Tlmn input. The subsequent count clock performs count down operation. (see 6.5.3 (2) Operation of event counter mode).
Capture mode	No operation is carried out from start trigger detection (TSmn = 1) until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 6.5.3 (3) Operation of capture mode (input pulse interval measurement)).
One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 6.5.3 (4) Operation of one-count mode).
Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 6.5.3 (5) Start timing in capture & one-count mode (when high-level width is measured)).

6.5.3 Operation of counter

Here, the counter operation in each mode is explained.

- (1) Operation of interval timer mode
 - <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit. Timer count register mn (TCRmn) holds the initial value until count clock generation.
 - <2> A start trigger is generated at the first count clock after operation is enabled.
 - <3> When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.
 - <4> By the first count clock after the operation enable, the value of timer data register mn (TDRmn) is loaded to the TCRmn register and counting starts in the interval timer mode.
 - <5> When the TCRmn register counts down and its count value is 0000H, INTTMmn is generated and the value of timer data register mn (TDRmn) is loaded to the TCRmn register and counting keeps on.




Figure 6 - 31 Operation Timing (In Interval Timer Mode)

Caution

In the first cycle operation of count clock after writing the TSmn bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 = 1.

Remark fMCK, the start trigger detection signal, and INTTMmn become active between one clock in synchronization with fCLK.

(2) Operation of event counter mode

- <1> Timer count register mn (TCRmn) holds its initial value while operation is stopped (TEmn = 0).
- <2> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <3> As soon as 1 has been written to the TSmn bit and 1 has been set to the TEmn bit, the value of timer data register mn (TDRmn) is loaded to the TCRmn register to start counting.
- <4> After that, the TCRmn register value is counted down according to the count clock of the valid edge of the Tlmn input.




Figure 6 - 32 Operation Timing (In Event Counter Mode)

Remark The above figure shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fMCK).

- (3) Operation of capture mode (input pulse interval measurement)
 - <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
 - <2> Timer count register mn (TCRmn) holds the initial value until count clock generation.
 - <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCRmn register and counting starts in the capture mode. (When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.)
 - <4> On detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated. However, this capture value is no meaning. The TCRmn register keeps on counting from 0000H.
 - <5> On next detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.




Figure 6 - 33 Operation Timing (In Capture Mode: Input Pulse Interval Measurement)

Note

If a clock has been input to TImn (the trigger exists) when capturing starts, counting starts when a trigger is detected, even if no edge is detected. Therefore, the first captured value (<4>) does not determine a pulse interval (in the above figure, 0001 just indicates two clock cycles but does not determine the pulse interval) and so the user can ignore it.

Caution

In the first cycle operation of count clock after writing the TSmn bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 = 1.

Remark

The above figure shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fMCK).



- (4) Operation of one-count mode
 - <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
 - <2> Timer count register mn (TCRmn) holds the initial value until start trigger generation.
 - <3> Rising edge of the Tlmn input is detected.
 - <4> On start trigger detection, the value of timer data register mn (TDRmn) is loaded to the TCRmn register and count starts.
 - <5> When the TCRmn register counts down and its count value is 0000H, INTTMmn is generated and the value of the TCRmn register becomes FFFFH and counting stops.





Figure 6 - 34 Operation Timing (In One-count Mode)

Remark

The above figure shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fMCK).

- (5) Start timing in capture & one-count mode (when high-level width is measured)
 - <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit of timer channel start register m (TSm).
 - <2> Timer count register mn (TCRmn) holds the initial value until start trigger generation.
 - <3> Rising edge of the TImn input is detected.
 - <4> On start trigger detection, the value of 0000H is loaded to the TCRmn register and count starts.
 - <5> On detection of the falling edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.

Figure 6 - 35 Operation Timing (In Capture & One-count Mode: High-level Width Measurement)




Remark The above figure shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fMCK).

6.6 Channel Output (TOmn pin) Control

6.6.1 TOmn pin output circuit configuration

Figure 6 - 36 Output Circuit Configuration



The following describes the TOmn pin output circuit.

- <1> When TOMmn = 0 (master channel output mode), the set value of timer output level register m (TOLm) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register m (TOm).
- <2> When TOMmn = 1 (slave channel output mode), both INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOm register.

At this time, the TOLm register becomes valid and the signals are controlled as follows:

```
When TOLmn = 0: Positive logic output (INTTMmn \rightarrow set, INTTM0p \rightarrow reset) When TOLmn = 1: Negative logic output (INTTMmn \rightarrow reset, INTTM0p \rightarrow set)
```

When INTTMmn and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTMmn (set signal) is masked.

- <3> While timer output is enabled (TOEmn = 1), INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOm register. Writing to the TOm register (TOmn write signal) becomes invalid.
 - When TOEmn = 1, the TOmn pin output never changes with signals other than interrupt signals. To initialize the TOmn pin output level, it is necessary to set timer operation is stopped (TOEmn = 0) and to write a value to the TOm register.
- <4> While timer output is disabled (TOEmn = 0), writing to the TOmn bit to the target channel (TOmn write signal) becomes valid. When timer output is disabled (TOEmn = 0), neither INTTMmn (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TOm register.
- <5> The TOm register can always be read, and the TOmn pin output level can be checked.

Remark m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n



6.6.2 TOmn Pin Output Setting

The following figure shows the procedure and status transition of the TOmn output pin from initial setting to timer operation start.

TCRmn (Counter)

Timer alternate-function pin

TOmn

TOEmn

Write operation enabled period to TOmn

Write operation disabled period to TOmn

A class Set TOEmn <3> Set TOEmn <4>, <5> Set the port <6> Timer operation start to output mode

Figure 6 - 37 Status Transition from Timer Output Setting to Operation Start

- <1> The operation mode of timer output is set.
 - TOMmn bit (0: Master channel output mode, 1: Slave channel output mode)
 - TOLmn bit (0: Positive logic output, 1: Negative logic output)
- <2> The timer output signal is set to the initial status by setting timer output register m (TOm).
- <3> The timer output operation is enabled by writing 1 to the TOEmn bit (writing to the TOm register is disabled).
- <4> The port is set to digital I/O by port mode control register (PMCxx).
- <5> The port I/O setting is set to output (see 6.3.15 Registers that control port functions of timer input/output pins).
- <6> The timer operation is enabled (TSmn = 1).

6.6.3 Cautions on Channel Output Operation

(1) Changing values set in the registers TOm, TOEm, and TOLm during timer operation

Since the timer operations (operations of timer count register mn (TCRmn) and timer data register mn

(TDRmn)) are independent of the TOmn output circuit and changing the values set in timer output register m

(TOm), timer output enable register m (TOEm), and timer output level register m (TOLm) does not affect the

timer operation, the values can be changed during timer operation. To output an expected waveform from
the TOmn pin by timer operation, however, set the TOm, TOEm, TOLm, and TOMm registers to the values
stated in the register setting example of each operation shown by 6.8 and 6.9


When the values set to the TOEm, and TOMm registers (but not the TOm register) are changed close to the occurrence of the timer interrupt (INTTMmn) of each channel, the waveform output to the TOmn pin might differ, depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMmn) occurs.



- (2) Default level of TOmn pin and output level after timer operation start

 The change in the output level of the TOmn pin when timer output register m (TOm) is written while timer output is disabled (TOEmn = 0), the initial level is changed, and then timer output is enabled (TOEmn = 1) before port output is enabled, is shown below.
 - (a) When operation starts with master channel output mode (TOMmn = 0) setting The setting of timer output level register m (TOLm) is invalid when master channel output mode (TOMmn = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TOmn pin is reversed.

Figure 6 - 38 TOmn Pin Output Status at Toggle Output (TOMmn = 0)



Remark 1. Toggle: Reverse TOmn pin output status

(b) When operation starts with slave channel output mode (TOMmp = 1) setting (PWM output))
When slave channel output mode (TOMmp = 1), the active level is determined by timer output level register m (TOLm) setting.

TOEmp Active Active Active Initial Hi -Z ; TOmp bit = 0status (Initial status: low) TOLmp bit = 0(Active high) TOmp bit = 1(Initial status: high) TOmp (Output) TOmp bit = 0(Initial status: low) TOLmp bit = 1(Active low) TOmp bit = 1(Initial status: high) Port output is enabled À À Δ Δ Δ Reset Reset Set Set Set

Figure 6 - 39 TOmp Pin Output Status at PWM Output (TOMmp = 1)


Remark 1. Set: The output signal of the TOmp pin changes from inactive level to active level.

Reset: The output signal of the TOmp pin changes from active level to inactive level.

- (3) Operation of TOmn pin in slave channel output mode (TOMmn = 1)
 - (a) When timer output level register m (TOLm) setting has been changed during timer operation When the TOLm register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TOmn pin change condition. Rewriting the TOLm register does not change the output level of the TOmn pin.

The operation when TOMmn is set to 1 and the value of the TOLm register is changed while the timer is operating (TEmn = 1) is shown below.

Figure 6 - 40 Operation when TOLm Register Has Been Changed Contents during Timer Operation



Remark 1. Set: The output signal of the TOmn pin changes from inactive level to active level.

Reset: The output signal of the TOmn pin changes from active level to inactive level.

Remark 2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

(b) Set/reset timing

To realize 0%/100% output at PWM output, the TOmn pin/TOmn bit set timing at master channel timer interrupt (INTTMmn) generation is delayed by 1 count clock by the slave channel.


If the set condition and reset condition are generated at the same time, a higher priority is given to the latter

Figure 6 - 41 shows the set/reset operating statuses where the master/slave channels are set as follows.


Master channel: TOEmn = 1, TOMmn = 0, TOLmn = 0 Slave channel: TOEmp = 1, TOMmp = 1, TOLmp = 0

Figure 6 - 41 Set/Reset Timing Operating Statuses

(1) Basic operation timing



(2) Operation timing when 0% duty



Remark 1. Internal reset signal: TOmn pin reset/toggle signal

Internal set signal: TOmn pin set signal

Remark 2. m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n

6.6.4 Collective manipulation of TOmn bit

In timer output register m (TOm), the setting bits for all the channels are located in one register in the same way as timer channel start register m (TSm). Therefore, the TOmn bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TOmn bits (TOEmn = 0) that correspond to the relevant bits of the channel used to perform output (TOmn).

Figure 6 - 42 Example of TO0n Bit Collective Manipulation

ıg															
0	0	0	0	0	0	0	0	TO07	TO06	TO05	TO04	TO03	TO02	TO01	TO00
U	U	0	0	O	0	0 0	U	0	0	1	0	0	0	1	0
								TOE07	TOE06	TOE05	TOE04	TOE03	TOE02	TOE01	TOE00
0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1
	0 0	0 0	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 TO07 0 TOE07	0 0 0 0 0 0 0 0 TO07 TO06 0 TO07 TOE07	0 0 0 0 0 0 0 TO07 TO06 TO05 1 TOE07 TOE06 TOE05	0 0 0 0 0 0 0 0 TO07 TO06 TO05 TO04 0 TO05 TO05 TO04	0 0 0 0 0 0 0 TO07 TO06 TO05 TO04 TO03 0 TOE07 TOE06 TOE05 TOE04 TOE03	0 0 0 0 0 0 0 0 TO07 TO06 TO05 TO04 TO03 TO02 0 0 TO07 TOE06 TOE05 TOE04 TOE03 TOE02	0 0 0 0 0 0 0 TO07 TO06 TO05 TO04 TO03 TO02 TO01 0 TOE07 TOE06 TOE05 TOE04 TOE03 TOE02 TOE01

Data to be written 0 0 0 0 After writing TO07 TO06 TO05 TO04 TO03 TO02 TO01 TO00 0 0 0 0 0 0 0 0 TOO

Writing is done only to the TOmn bit with TOEmn = 0, and writing to the TOmn bit with TOEmn = 1 is ignored. TOmn (channel output) to which TOEmn = 1 is set is not affected by the write operation. Even if the write operation is done to the TOmn bit, it is ignored and the output change by timer operation is normally done.

Two or more TO0n output can be changed simultaneously TO07 Output does not TO06 change when value does not change TO05 TO04 Writing to the TO0n TO03 bit is ignored when TO02 TOE0n = 1 TO01 TOOO ò Before writing Writing to the TO0n bit

Figure 6 - 43 TO0n Pin Statuses by Collective Manipulation of TO0n Bit

Caution While timer output is enabled (TOEmn = 1), even if the output by timer interrupt of each timer (INTTMmn) contends with writing to the TOmn bit, output is normally done to the TOmn pin.

6.6.5 Timer Interrupt and TOmn Pin Output at Operation Start


In the interval timer mode or capture mode, the MDmn0 bit in timer mode register mn (TMRmn) sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation.


In the other modes, neither timer interrupt at count operation start nor TOmn output is controlled.

Figure 6 - 44 shows operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.

Figure 6 - 44 Operation examples of timer interrupt at count operation start and TOmn output



When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOmn performs a toggle operation.



When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOmn does not change either. After counting one cycle, INTTMmn is output and TOmn performs a toggle operation.



6.7 Timer Input (TImn) Control

6.7.1 Tlmn input circuit configuration

A signal is input from a timer input pin, goes through a noise filter and an edge detector, and is sent to a timer controller. Enable the noise filter for the pin in need of noise removal. The following shows the configuration of the input circuit.




Figure 6 - 45 Input Circuit Configuration

6.7.2 Noise filter

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fMCK) for channel n. When the noise filter is enabled, after synchronization with the operating clock (fMCK) for channel n, whether the signal keeps the same value for two clock cycles is detected. The following shows differences in waveforms output from the noise filter between when the noise filter is enabled and disabled.




Figure 6 - 46 Sampling Waveforms through Tlmn Input Pin with Noise Filter Enabled and Disabled

Caution The input waveforms to the TImn pin are shown to explain the operation when the noise filter is enabled or disabled. When actually inputting waveforms, input them according to the TImn input high-level and low-level widths listed in 35.4 AC Characteristics.

6.7.3 Cautions on channel input operation

When a timer input pin is set as unused, the operating clock is not supplied to the noise filter. Therefore, after settings are made to use the timer input pin, the following wait time is necessary before a trigger is specified to enable operation of the channel corresponding to the timer input pin.

(1) Noise filter is disabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are 0 and then one of them is set to 1, wait for at least two cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TSm).

(2) Noise filter is enabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are all 0 and then one of them is set to 1, wait for at least four cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TSm).



6.8 Independent Channel Operation Function of Timer Array Unit

6.8.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals.

The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock \times (Set value of TDRmn + 1)

(2) Operation as square wave output

TOmn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOmn can be calculated by the following expressions.

Period of square wave output from TOmn = Period of count clock × (Set value of TDRmn + 1) × 2

• Frequency of square wave output from TOmn = Frequency of count clock/ $\{(Set \ value \ of \ TDRmn + 1) \times 2\}$

Timer count register mn (TCRmn) operates as a down counter in the interval timer mode.

The TCRmn register loads the value of timer data register mn (TDRmn) at the first count clock after the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1. If the MDmn0 bit of timer mode register mn (TMRmn) is 0 at this time, INTTMmn is not output and TOmn is not toggled. If the MDmn0 bit of the TMRmn register is 1, INTTMmn is output and TOmn is toggled.

After that, the TCRmn register count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and TOmn is toggled at the next count clock. At the same time, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.

Operation clock Note CKm1

Timer counter register mn (TCRmn)

Timer data register mn (TDRmn)

Timer counter register mn (TDRmn)

Timer counter register mn (TDRmn)


Interrupt controller

Interrupt controller

Figure 6 - 47 Block Diagram of Operation as Interval Timer/Square Wave Output

Note When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

Figure 6 - 48 Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MDmn0 = 1)



Remark 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)**Remark 2.** TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)
TOmn: TOmn pin output signal

Figure 6 - 49 Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output




Figure 6 - 50 Operation Procedure of Interval Timer/Square Wave Output Function (1/2)

<u> </u>	Software Operation	Hardware Status
TAU default setting	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-off status (Clock supply is stopped and writing to each register is disabled.) Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets interval (period) value to timer data register mn (TDRmn).	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TOmn output Clears the TOMmn bit of timer output mode register m (TOMm) to 0 (master channel output mode). Clears the TOLmn bit to 0. Sets the TOmn bit and determines default level of the	The TOmn pin goes into Hi-Z output state. The TOmn default setting level is output when the port mode register is in the output mode and the port register is 0.
	Sets the TOEmn bit to 1 and enables operation of TOmn. Clears the port register and port mode register to 0. →	TOmn does not change because channel stops operating.
Operation start	(Sets the TOEmn bit to 1 only if using TOmn output and resuming operation.). Sets the TSmn (TSHm1, TSHm3) bit to 1. The TSmn (TSHm1, TSHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3) = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn). INTTMmn is generated and TOmn performs toggle operation if the MDmn0 bit of the TMRmn register is 1.
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TOm and TOEm registers can be changed. Set values of the TMRmn register, TOMmn, and TOLmn bits cannot be changed.	Counter (TCRmn) counts down. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again and the count operation is continued. By detecting TCRmn = 0000H, INTTMmn is generated and TOmn performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTmn (TTHm1, TTHm3) bit is set to 1. The TTmn (TTHm1, TTHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3), and count operation stops. The TCRmn register holds count value and stops. The TOmn output is not initialized but holds current status.
	The TOEmn bit is cleared to 0 and value is set to the → TOmn bit.	The TOmn pin outputs the TOmn bit set level.

(Remark is listed on the next page.)



Operation is resumed.

Figure 6 - 51 Operation Procedure of Interval Timer/Square Wave Output Function (2/2)

	Software Operation	Hardware Status
TAU stop	To hold the TOmn pin output level Clears the TOmn bit to 0 after the value to be held is set to the port register. When holding the TOmn pin output level is not necessary Setting not required.	The TOmn pin output level is held by port function.
	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmn bit is cleared to 0 and the TOmn pin is set to port mode.)

6.8.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDRmn + 1

Timer count register mn (TCRmn) operates as a down counter in the event counter mode.

The TCRmn register loads the value of timer data register mn (TDRmn) by setting any channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) to 1.

The TCRmn register counts down each time the valid input edge of the Tlmn pin has been detected. When TCRmn = 0000H, the TCRmn register loads the value of the TDRmn register again, and outputs INTTMmn. After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TOmn pin. Stop the output by setting the TOEmn bit of timer output enable register m (TOEm) to 0.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid during the next count period.

TNFENmn Clock selection Edge Noise TImn pin (Timer counter filter detection register mn (TCRmn) rigger selection Timer data Interrupt Interrupt signal TSmn register mn (TDRmn) controller (INTTMmn)

Figure 6 - 52 Block Diagram of Operation as External Event Counter




Figure 6 - 53 Example of Basic Timing of Operation as External Event Counter

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)**Remark 2.** TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

Figure 6 - 54 Example of Set Contents of Registers in External Event Counter Mode

Timer mode register mn (TMRmn) 15 7 14 13 12 11 10 9 8 6 5 4 3 2 0 CCSmn M/S Note STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 CKSmn1 CKSmn0 MDmn3 MDmn2 MDmn1 MDmn0 **TMRmn** 1/0 1/0 0 0/1 0 1/0 1/0 0 0 0 Operation mode of channel n 011B Event count mode Setting of operation when counting is started 0: Neither generates INTTMmn nor inverts timer output when counting is started. Selection of TImn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 000B: Selects only software start. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 0: 16-bit timer mode 1: 8-bit timer mode Count clock selection 1: Selects the Tlmn pin input valid edge. Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected using channels 1 and 3 in the 8-bit timer mode). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected using channels 1 and 3 in the 8-bit timer mode). (b) Timer output register m (TOm) Bit n 0: Outputs 0 from TOmn **TOmn** (c) Timer output enable register m (TOEm) Bit n 0: Stops the TOmn output operation by counting operation. **TOEmn TOEm** Timer output level register m (TOLm) (d) 0: Cleared to 0 when TOMmn = 0 (master channel output mode). TOLmn **TOLm** Timer output mode register m (TOMm) (e) Bit n 0: Sets master channel output mode. TOMmn TOMm TMRm2. TMRm4. TMRm6: MASTERmn bit Note TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0



m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Remark

Figure 6 - 55 Operation Procedure When External Event Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets number of counts to timer data register mn (TDRmn). Clears the TOEmn bit of timer output enable register m (TOEm) to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) and detection of the TImn pin input edge is awaited.
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts down each time input edge of the TImn pin has been detected. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again, and the count operation is continued. By detecting TCRmn = 0000H, the INTTMmn output is generated. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. —	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.3 Operation as input pulse interval measurement

The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn can be measured. In addition, the count value can be captured by using software operation (TSmn = 1) as a capture trigger while the TEmn bit is set to 1.

The pulse interval can be calculated by the following expression.

TImn input pulse interval =
Period of count clock × ((10000H × TSRmn: OVF) + (Capture value of TDRmn + 1))

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error of up to one operating clock cycle occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TCRmn register counts up from 0000H in synchronization with the count clock.

When the TImn pin input valid edge is detected, the count value of the TCRmn register is transferred (captured) to timer data register mn (TDRmn) and, at the same time, the TCRmn register is cleared to 0000H, and the INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STSmn2 to STSmn0 bits of the TMRmn register to 001B to use the valid edges of Tlmn as a start trigger and a capture trigger.




Figure 6 - 56 Block Diagram of Operation as Input Pulse Interval Measurement

Note When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.






Figure 6 - 57 Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDmn0 = 0)

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Remark 2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn) TDRmn: Timer data register mn (TDRmn)

OVF: Bit 0 of timer status register mn (TSRmn)

Figure 6 - 58 Example of Set Contents of Registers to Measure Input Pulse Interval




Figure 6 - 59 Operation Procedure When Input Pulse Interval Measurement Function Is Used

	Software Operation	Hardware Status
TAU default setting	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-off status (Clock supply is stopped and writing to each register is disabled.) Power-on status. Each channel stops operating. (Clock supply is started and writing to each register in enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Timer count register mn (TCRmn) is cleared to 00000 at the count clock input. When the MDmn0 bit of the TMRmn register is 1, INTTMmn is generated.
During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. The TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts up from 0000H. When the valid edge of the TImn pin input is detected or the TSm bit is set to 1, the count value is transferred (captured) t timer data register mn (TDRmn). At the same time, the TCRmn register is cleared to 0000H, and the INTTMm signal is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.4 Operation as input signal high-/low-level width measurement

Caution When using a channel to implement the LIN-bus, set bit 1 (ISC1) of the input switch control register (ISC) to 1. In the following descriptions, read TImn as RxD0.

By starting counting at one edge of the Tlmn pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of Tlmn can be measured. The signal width of Tlmn can be calculated by the following expression.

Signal width of Tlmn input = Period of count clock × ((10000H × TSRmn: OVF) + (Capture value of TDRmn + 1))

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error equivalent to one operation clock occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TEmn bit is set to 1 and the TImn pin start edge detection wait status is set.

When the TImn pin input start edge (rising edge of the TImn pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TImn pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register mn (TDRmn) and, at the same time, INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCRmn register stops at the value "value transferred to the TDRmn register + 1", and the TImn pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the Tlmn pin is to be measured can be selected by using the CISmn1 and CISmn0 bits of the TMRmn register.


Because this function is used to measure the signal width of the TImn pin input, the TSmn bit cannot be set to 1 while the TEmn bit is 1.

CISmn1, CISmn0 of TMRmn register = 10B: Low-level width is measured.

CISmn1, CISmn0 of TMRmn register = 11B: High-level width is measured.




Figure 6 - 60 Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement



Note For channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

Figure 6 - 61 Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement



Remark 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Remark 2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)
OVF: Bit 0 of timer status register mn (TSRmn)

Figure 6 - 62 Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width

Timer mode register mn (TMRmn) (a) 9 7 0 15 14 13 12 11 10 8 6 5 4 3 2 CKSmn1 CKSmn0 **CCSmn** M/S Note STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 **TMRmn** 1/0 0/1 0 1/0 0 0 0 0 0 0 0 Operation mode of channel n 110B: Capture & one-count Setting of operation when counting is started 0: Does not generate INTTMmn when counting is started. Selection of TImn pin input edge 10B: Both edges (to measure low-level width) 11B: Both edges (to measure high-level width) Start trigger selection 010B: Selects the Tlmn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 1: 16-bit timer mode. Count clock selection 0: Selects operation clock (fMCK). Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). Timer output register m (TOm) Bit n 0: Outputs 0 from TOmn. **TOmn** TOm Timer output enable register m (TOEm) (c) Bit n 0: Stops the TOmn output operation by counting operation. **TOEm** Timer output level register m (TOLm) (d) Bit n 0: Cleared to 0 when TOMmn = 0 (master channel output mode). **TOLm** Timer output mode register m (TOMm) TOMmn 0: Sets master channel output mode. **TOMm** 0 MASTERmn bit Note TMRm2, TMRm4, TMRm6: TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0 Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



Figure 6 - 63 Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

		Software Operation	Hardware Status
	AU efault etting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	•	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	-	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
def	nannel efault etting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Op sta	peration art	The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TImn pin start edge detection wait status is set. Clears timer count register mn (TCRmn) to 0000H and starts counting up.
	uring veration	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	When the TImn pin start edge is detected, the counter (TCRmn) counts up from 0000H. If a capture edge of the TImn pin is detected, the count value is transferred to timer data register mn (TDRmn) and INTTMmn is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. The TCRmn register stops the count operation until the next TImn pin start edge is detected.
Op sto	peration	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TA sto		The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.5 Operation as delay counter

It is possible to start counting down when the valid edge of the Tlmn pin input is detected (an external event), and then generate INTTMmn (a timer interrupt) after any specified interval.

It is also possible to start counting down and generate INTTMmn (timer interrupt) at any interval by setting TSmn to 1 by software while TEmn = 1.

The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

Timer count register mn (TCRmn) operates as a down counter in the one-count mode.

When the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1, the TEmn, TEHm1, TEHm3 bits are set to 1 and the TImn pin input valid edge detection wait status is set.

Timer count register mn (TCRmn) starts operating upon Tlmn pin input valid edge detection and loads the value of timer data register mn (TDRmn). The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next Tlmn pin input valid edge is detected.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.

Operation clock Note CKm1 Timer counter register mn (TCRmn)

TNFENmn
TSmn
Timer data register mn (TDRmn)

Interrupt signal controller

(INTTMmn)

Figure 6 - 64 Block Diagram of Operation as Delay Counter

Note For using channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.




Figure 6 - 65 Example of Basic Timing of Operation as Delay Counter

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)**Remark 2.** TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn) TDRmn: Timer data register mn (TDRmn)

Figure 6 - 66 Example of Set Contents of Registers to Delay Counter

Timer mode register mn (TMRmn) (a) 15 14 13 12 11 8 7 6 5 4 3 0 CKSmn1 CKSmn0 CCSmn M/S Note STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 **TMRmr** 1/0 1/0 0 1/0 0 0/1 0 1/0 0 0 0 Operation mode of channel n 100B: One-count mode Start trigger during operation 0: Trigger input is invalid. 1: Trigger input is valid. Selection of TImn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 001B: Selects the Tlmn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 0: 16-bit timer mode. 1: 8-bit timer mode. Count clock selection 0: Selects operation clock (fMCK). Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected using channels 1 and 3 in the 8-bit timer mode). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected using channels 1 and 3 in the 8-bit timer mode). Timer output register m (TOm) Bit n 0: Outputs 0 from TOmn. TOmn TOm Timer output enable register m (TOEm) (c) 0: Stops the TOmn output operation by counting operation. **TOEmn** TOEm (d) Timer output level register m (TOLm) Bit n 0: Cleared to 0 when TOMmn = 0 (master channel output mode). **TOLm** Timer output mode register m (TOMm) (e) Bit n TOMmn 0: Sets master channel output mode. **TOMm** 0 Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0



m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Remark

Figure 6 - 67 Operation Procedure When Delay Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). INTTMmn output delay is set to timer data register mn (TDRmn). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit is set to 1) wait status is set.
	The counter starts counting down by the next start trigger detection. • Detects the TImn pin input valid edge. • Sets the TSmn bit to 1 by the software.	Value of the TDRmn register is loaded to the timer coun register mn (TCRmn).
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used.	The counter (TCRmn) counts down. When the count value of TCRmn reaches 0000H, the INTTMmn output is generated, and the count operation stops until the next start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit is set to 1).
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.9 Simultaneous Channel Operation Function of Timer Array Unit

6.9.1 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

```
Delay time = {Set value of TDRmn (master) + 2} \times Count clock period
Pulse width = {Set value of TDRmp (slave)} \times Count clock period
```

The master channel operates in the one-count mode and counts the delays. Timer count register mn (TCRmn) of the master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).

The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The TCRmp register counts down from the value of The TDRmp register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H. Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

Caution Since the timing for loading of the TDRmn register of the master channel will be different from that for loading of the TDRmp register of the slave channel, writing to the TDRmn or TDRmp register while counting is in progress may lead to contention that causes an illegal waveform to be output. Only write new values to the TDRmn register after INTTMmn has been generated and to the TDRmp register after INTTMmp has been generated.

```
Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n
```






Figure 6 - 68 Block Diagram of Operation as One-Shot Pulse Output Function

Remark

m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6))

p: Slave channel number (n \leq 7)




Figure 6 - 69 Example of Basic Timing of Operation as One-Shot Pulse Output Function

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n < p \le 7)

Remark 2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)

TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

Tlmn, Tlmp: Tlmn and Tlmp pins input signal

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp) TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)

TOmn, TOmp: TOmn and TOmp pins output signal

Figure 6 - 70 Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Master Channel)

Timer mode register mn (TMRmn) 14 15 13 12 11 10 2 1 0 8 6 4 3 MAS CCSmn **TERmn** CKSmn1 CKSmn0 STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 | MDmn2 | MDmn1 | MDmn0 **TMRmn** 1/0 0 0 Note 0 0 1/0 1/0 0 0 0 0 Operation mode of channel n 100B: One-count mode Start trigger during operation 0: Trigger input is invalid. Selection of TImn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 001B: Selects the Tlmn pin input valid edge. Setting of the MASTERmn bit (channels 2, 4, 6) 1: Master channel Count clock selection 0: Selects operation clock (fMCK). Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channels n. 10B: Selects CKm1 as operation clock of channels n. (b) Timer output register m (TOm) Bit n 0: Outputs 0 from TOmn. TOmn TOm Timer output enable register m (TOEm) (c) Bit n **TOEmn** 0: Stops the TOmn output operation by counting operation. **TOEm** (d) Timer output level register m (TOLm) Bit n 0: Cleared to 0 when TOMmn = 0 (master channel output mode). **TOLm** Timer output mode register m (TOMm) Bit n 0: Sets master channel output mode. TOMmn **TOMm** Note TMRm2, TMRm4, TMRm6: MASTERmn = 1 TMRm0: Fixed to 0 m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) Remark



Figure 6 - 71 Example of Set Contents of Registers
When One-Shot Pulse Output Function Is Used (Slave Channel)

Timer mode register mp (TMRmp) 15 13 12 11 5 0 14 4 3 CKSmp1 CKSmp0 **CCSmp** M/S Note STSmp2 STSmp1 STSmp0 CISmp1 CISmp0 MDmp3 MDmp2 MDmp1 MDmp0 **TMRmp** 1/0 0 0 n 0 0 0 0 0 0 0 Operation mode of channel p 100B: One-count mode Start trigger during operation 0: Trigger input is invalid. Selection of TImp pin input edge 00B: Sets 00B because these are not used. Start trigger selection 100B: Selects INTTMmn of master channel. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 1: 16-bit timer mode. Count clock selection 0: Selects operation clock (fMCK). Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channel p. 10B: Selects CKm1 as operation clock of channel p. * Make the same setting as master channel. (b) Timer output register m (TOm) Bit p **TOmp** 0: Outputs 0 from TOmp. TOm 1: Outputs 1 from TOmp. (c) Timer output enable register m (TOEm) Bit p 0: Stops the TOmp output operation by counting operation. **TOEmp TOEm** 1: Enables the TOmp output operation by counting operation. 1/0 (d) Timer output level register m (TOLm) 0: Positive logic output (active-high) **TOLmp TOLm** 1: Negative logic output (active-low) Timer output mode register m (TOMm) (e) Bit p 1: Sets the slave channel output mode. TOMmp **TOMm** TMRm2, TMRm4, TMRm6: MASTERmn bit Note TMRm1, TMRm3: SPLITmp bit TMRm5, TMRm7: Fixed to 0



m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

Remark

Figure 6 - 72 Operation Procedure of One-Shot Pulse Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
		Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 1. Sets timer mode register mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An output delay is set to timer data register mn (TDRmn) of the master channel, and a pulse width is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output.	The TOmp pin goes into Hi-Z output state. The TOmp default setting level is output when the port mode register is in output mode and the port register is
	Sets the TOEmp bit to 1 and enables operation of TOmp.	O. TOmp does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	'

(Remark is listed on the next page.)



Figure 6 - 73 Operation Procedure of One-Shot Pulse Output Function (2/2)

	Software Operation	Hardware Status
Operation start	Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	The TEmn and TEmp bits are set to 1 and the master channel enters the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit of the master channel is set to 1) wait status. Counter stops operating.
	Count operation of the master channel is started by start trigger detection of the master channel. • Detects the TImn pin input valid edge. • Sets the TSmn bit of the master channel to 1 by software Note. Note Do not set the TSmn bit of the slave channel to 1.	Master channel starts counting.
During pperation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. Set values of the TMRmp, TDRmn, TDRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used. Set values of the TOm and TOEm registers by slave channel can be changed.	Master channel loads the value of the TDRmn register to timer count register mn (TCRmn) by the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit of the master channel is set to 1), and the counter starts counting down. When the count value reaches TCRmn = 0000H, the INTTMmn output is generated, and the counter stops until the next start trigger detection. The slave channel, triggered by INTTMmn of the master channel, loads the value of the TDRmp register to the TCRmp register, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn (master) and TTmp (slave) bits are set to 1 at the same time.	TEmn, TEmp = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized but holds current status.
	The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit.	The TOmp pin outputs the TOmp set level.
TAU stop	To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to be held is set to the port register. When holding the TOmp pin output level is not necessary Setting not required.	The TOmp pin output level is held by port function.
	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

Remark

m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

6.9.2 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDRmn (master) + 1} × Count clock period

Duty factor [%] = {Set value of TDRmp (slave)}/{Set value of TDRmn (master) + 1} \times 100

0% output: Set value of TDRmp (slave) = 0000H

100% output: Set value of TDRmp (slave) ≥ {Set value of TDRmn (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, an interrupt (INTTMmn) is output, the value set to timer data register mn (TDRmn) is loaded to timer count register mn (TCRmn), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTMmn is output, the value of the TDRmn register is loaded again to the TCRmn register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TTmn) of timer channel stop register m (TTm) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TOmp) cycle.

The slave channel operates in one-count mode. By using INTTMmn from the master channel as a start trigger, the TCRmp register loads the value of the TDRmp register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTMmp and waits until the next start trigger (INTTMmn from the master channel) is generated.

If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TOmp) duty.

PWM output (TOmp) goes to the active level one clock after the master channel generates INTTMmn and goes to the inactive level when the TCRmp register of the slave channel becomes 0000H.

Caution

To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel, a write access is necessary two times. The timing at which the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n






Figure 6 - 74 Block Diagram of Operation as PWM Function

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n \leq 7)




Figure 6 - 75 Example of Basic Timing of Operation as PWM Function

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

Remark 2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)

TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp) TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)

TOmn, TOmp: TOmn and TOmp pins output signal

Figure 6 - 76 Example of Set Contents of Registers When PWM Function (Master Channel) Is Used

Timer mode register mn (TMRmn) (a) 9 7 5 0 15 14 13 12 11 10 8 6 4 3 2 MAS CKSmn0 CCSmn TERmn CISmn1 MDmn3 MDmn0 CKSmn1 STSmn2 STSmn1 STSmn0 CISmn0 MDmn2 MDmn1 TMRmn Note 1/0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Operation mode of channel n 000B: Interval timer Setting of operation when counting is started 1: Generates INTTMmn when counting is started. Selection of TImn pin input edge 00B: Sets 00B because these are not used. Start trigger selection 000B: Selects only software start. Setting of MASTERmn bit (channels 2, 4, 6) 1: Master channel. Count clock selection 0: Selects operation clock (fMCK). Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. (b) Timer output register m (TOm) Bit n **TOmn** 0: Outputs 0 from TOmn. TOm (c) Timer output enable register m (TOEm) Bit n TOEmn 0: Stops the TOmn output operation by counting operation. **TOEm** (d) Timer output level register m (TOLm) 0: Cleared to 0 when TOMmn = 0 (master channel output mode). **TOLmn TOLm** Timer output mode register m (TOMm) (e) Bit n TOMmn 0: Sets master channel output mode. **TOMm** 0 TMRm2, TMRm4, TMRm6: MASTERmn = 1 Note TMRm0: Fixed to 0



m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

Remark

Figure 6 - 77 Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used




Figure 6 - 78 Operation Procedure When PWM Function Is Used (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default	Sets timer mode registers mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of	Channel stops operating. (Clock is supplied and some power is consumed.)
setting	channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp register of the slave channel.	
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the	The TOmp pin goes into Hi-Z output state.
	TOmp output.	The TOmp default setting level is output when the port mode register is in output mode and the port register is
	Sets the TOEmp bit to 1 and enables operation of TOmp.	O. TOmp does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	The TOmp pin outputs the TOmp set level.

(Remark is listed on the next page.)



Figure 6 - 79 Operation Procedure When PWM Function Is Used (2/2)

	Software Operation	Hardware Status
Operation start	Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp = 1 ➤ When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMRmn and TMRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used.	The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn), and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel, the value of the TDRmp register is loaded to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits. The TOEmp bit of slave channel is cleared to 0 and	TEmn, TEmp = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized but holds current status.
TAU stop	value is set to the TOmp bit. To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to be held → is set to the port register. When holding the TOmp pin output level is not necessary Setting not required. The TAUMEN bit of the PER0 register is cleared to 0. →	

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

6.9.3 Operation as multiple PWM output function

By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

```
Pulse period = {Set value of TDRmn (master) + 1} × Count clock period

Duty factor 1 [%] = {Set value of TDRmp (slave 1)}/{Set value of TDRmn (master) + 1} × 100

Duty factor 2 [%] = {Set value of TDRmq (slave 2)}/{Set value of TDRmn (master) + 1} × 100
```

Remark Although the duty factor exceeds 100% if the set value of TDRmp (slave 1) > {set value of TDRmn (master) + 1} or if the {set value of TDRmq (slave 2)} > {set value of TDRmn (master) + 1}, it is summarized into 100% output.

Timer count register mn (TCRmn) of the master channel operates in the interval timer mode and counts the periods.

The TCRmp register of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. The TCRmp register loads the value of timer data register mp (TDRmp), using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmp = 0000H, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

In the same way as the TCRmp register of the slave channel 1, the TCRmq register of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmq pin. The TCRmq register loads the value of the TDRmq register, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq = 0000H, the TCRmq register outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq = 0000H.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be output at the same time.

Caution

To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel 1, write access is necessary at least twice. Since the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to the TDRmq register of the slave channel 2).

```
Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4) p: Slave channel number 1, q: Slave channel number 2 n  (Where p and q are integers greater than n)
```



(interval timer mode) Clock selection Operation clock Timer counter register mn (TCRmn) Trigger selection Interrupt Interrupt signal **TSmn** register mn (TDRmn) (INTTMmn) controller Slave channel 1 (one-count mode) Clock selection CKm1 Operation clock Timer counter Output O TOmp pin CKm0 register mp (TCRmp) controller Trigger selection Interrupt Interrupt signal Timer data controller (INTTMmp) register mp (TDRmp) Slave channel 2 (one-count mode) Clock selection CKm1 Operation clock Timer counter Output TOmq pin register mq (TCRmq) controller Trigger selection Interrupt Interrupt signal Timer data (INTTMmq) controller register mq (TDRmq)

Figure 6 - 80 Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)

Remark

m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are integers greater than n)




Figure 6 - 81 Example of Basic Timing of Operation as Multiple PWM Output Function (Output two types of PWMs)

(Remark is listed on the next page.)

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4) p: Slave channel number 1, q: Slave channel number 2 n (Where p and q are integers greater than n)

Remark 2. TSmn, TSmp, TSmq: Bit n, p, q of timer channel start register m (TSm)

TEmn, TEmp, TEmq: Bit n, p, q of timer channel enable status register m (TEm)
TCRmn, TCRmp, TCRmq: Timer count registers mn, mp, mq (TCRmn, TCRmp, TCRmq)
TDRmn, TDRmp, TDRmq: Timer data registers mn, mp, mq (TDRmn, TDRmp, TDRmq)

TOmn, TOmp, TOmq: TOmn, TOmp, and TOmq pins output signal

Figure 6 - 82 Example of Set Contents of Registers
When Multiple PWM Output Function (Master Channel) Is Used

Timer mode register mn (TMRmn) 15 14 13 12 11 10 8 2 1 0 3 MAS CCSmn **TERmn** CKSmn1 CKSmn0 STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 **TMRmn** 1/0 0 0 Note 0 0 0 0 0 0 0 0 1 Operation mode of channel n 000B: Interval timer Setting of operation when counting is started 1: Generates INTTMmn when counting is started. Selection of TImn pin input edge 00B: Sets 00B because these are not used. Start trigger selection 000B: Selects only software start. Setting of MASTERmn bit (channels 2, 4, 6) 1: Master channel. Count clock selection 0: Selects operation clock (fMCK). Operation clock (fMCK) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. (b) Timer output register m (TOm) Bit n 0: Outputs 0 from TOmn. **TOmn** TOm Timer output enable register m (TOEm) (c) 0: Stops the TOmn output operation by counting operation. **TOEm** (d) Timer output level register m (TOLm) **TOLmn** 0: Cleared to 0 when TOMmn = 0 (master channel output mode). **TOLm** Timer output mode register m (TOMm) (e) Bit n 0: Sets master channel output mode. **TOMmn TOMm** TMRm2, TMRm4, TMRm6: MASTERmn = 1 Note TMRm0: Fixed to 0 m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)Remark



Figure 6 - 83 Example of Set Contents of Registers
When Multiple PWM Output Function (Slave Channel) Is Used (output two types of PWMs)




Figure 6 - 84 Operation Procedure When Multiple PWM Output Function Is Used (output two types of PWMs) (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp, mq (TMRmn, TMRmp, TMRmq) of each channel to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp and TDRmq registers of the slave channels.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channels. The TOMmp and TOMmq bits of timer output mode register m (TOMm) are set to 1 (slave channel output mode). Clears the TOLmp and TOLmq bits to 0. Sets the TOmp and TOmq bits and determines default level of the TOmp and TOmq outputs.	The TOmp and TOmq pins go into Hi-Z output state. The TOmp and TOmq default setting levels are output when the port mode register is in output mode and the
		port register is in output mode and the port register is 0. TOmp and TOmq do not change because channels stop operating. The TOmp and TOmq pins output the TOmp and TOmq set levels.

(Remark is listed on the next page.)



Figure 6 - 85 Operation Procedure When Multiple PWM Output Function Is Used (output two types of PWMs) (2/2)

	Software Operation	Hardware Status
Operation start	(Sets the TOEmp and TOEmq (slave) bits to 1 only when resuming operation.) The TSmn bit (master), and TSmp and TSmq (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp, TEmq = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMRmn, TMRmp, TMRmq registers, TOMmn, TOMmp, TOMmq, TOLmn, TOLmp, and TOLmq bits cannot be changed. Set values of the TDRmn, TDRmp, and TDRmq registers can be changed after INTTMmn of the master channel is generated. The TCRmn, TCRmp, and TCRmq registers can always be read. The TSRmn, TSRmp, and TSRmq registers are not used.	The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn) and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel 1, the values of the TDRmp register are transferred to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmp become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. At the slave channel 2, the values of the TDRmq register are transferred to TCRmq register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmq become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmq = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTmn, TTmp, and TTmq bits automatically return to 0 because they are trigger bits. The TOEmp and TOEmq bits of slave channels are cleared to	TEmn, TEmp, TEmq = 0, and count operation stops. The TCRmn, TCRmp, and TCRmq registers hold count value and stop. The TOmp and TOmq output are not initialized but hold current status. The TOmp and TOmq pins output the TOmp and TOmq set levels.
TAU stop	To hold the TOmp and TOmq pin output levels Clears the TOmp and TOmq bits to 0 after the value to be held is set to the port register. When holding the TOmp and TOmq pin output levels are not necessary Setting not required The TAUMEN bit of the PER0 register is cleared to 0.	The TOmp and TOmq pin output levels are held by port function.

Remark

m: Unit number (m = 0), n: Channel number (n = 0, 2, 4) p: Slave channel number, q: Slave channel number n (Where p and q are integer greater than n)

6.10 Cautions When Using Timer Array Unit

6.10.1 Cautions When Using Timer output

Depends on products, a pin is assigned a timer output and other alternate functions. In this case, outputs of the other alternate functions must be set in initial status.

For details, see 4.5 Register Settings When Using Alternate Function.

When the non-divided clock is selected for the timer array unit and TDR0n (n = 0 to 7) is set to 0000H, the interrupt signal output is fixed to the high level, so interrupt requests cannot be detected.



CHAPTER 7 8-BIT INTERVAL TIMER

The 8-bit interval timer has two 8-bit timers (channel 0 and channel 1) which operate independently. These timers can be connected to operate as a 16-bit timer.

7.1 Overview

The 8-bit interval timer is an 8-bit timer that operates using the fSUB or fIL clock.

Table 7 - 1 lists the 8-Bit Interval Timer Specifications and Figure 7 - 1 shows the 8-Bit Interval Timer Block Diagram.

Table 7 - 1 8-Bit Interval Timer Specifications

Item	Description
Count source (operating clock)	• fsub, fsub/2, fsub/4, fsub/8, fsub/16, fsub/32, fsub/64, fsub/128 • fil., fil/2, fil/4, fil/18, fil/16, fil/32, fil/64, fil/128
Operating mode	8-bit counter mode Channel 0 and channel 1 operate independently as an 8-bit counter 16-bit counter mode Channel 0 and channel 1 are connected to operate as a 16-bit counter
Interrupt	Output when the counter matches the compare value




Figure 7 - 1 8-Bit Interval Timer Block Diagram

TSTARTni (i = 0, 1), TCSMDn, TCLKENn: Bits in TRTCRn register TCKni [2:0]: Bit in TRTMDn register

Remark m = 2, 4, 8, 16, 32, 64, 128 n = 0

7.2 I/O Pins

The 8-bit interval timer does not have an I/O pin.

7.3 Registers

Table 7 - 2 lists the 8-bit interval timer register configuration.

Table 7 - 2 Registers

Register Name	Symbol
8-bit interval timer counter register 00	TRT00 Note 1
8-bit interval timer counter register 01	TRT01 Note 1
8-bit interval timer counter register 0	TRT0 Note 2
8-bit interval timer compare register 00	TRTCMP00 Note 1
8-bit interval timer compare register 01	TRTCMP01 Note 1
8-bit interval timer compare register 0	TRTCMP0 Note 2
8-bit interval timer control register 0	TRTCR0
8-bit interval timer division register 0	TRTMD0

Note 1. Can be accessed only when the TCSMDn bit in the TRTCRn register = 0.

Note 2. Can be accessed only when the TCSMDn bit in the TRTCRn register = 1.

Remark n = 0

7.3.1 8-bit interval timer counter register ni (TRTni) (n = 0, i = 0, 1)

This is the 8-bit interval timer counter register. It is used as a counter that counts up based on the count clock.

The TRTni register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7 - 2 Format of 8-bit interval timer counter register ni (TRTni)

Address: F0500H (TRT00), F0501H (TRT01)				After res	set: 00H	R Notes 1, 2		
Symbol	7	6	5	4	3	2	1	0
TRTni								

- **Note 1.** The TRTni register is set to 00H two cycles of the count clock after the compare register TRTCMPni is write-accessed. Refer to **7.4.4 Timing for updating compare register values**.
- **Note 2.** Can be accessed only when the mode select bit (TCSMDn) in the 8-bit interval timer control register n (TRTCRn) is 0.


7.3.2 8-bit interval timer counter register n (TRTn) (n = 0)

This is a 16-bit counter register when the 8-bit interval timer is used in 16-bit interval timer mode.

The TRTn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0000H.

Figure 7 - 3 Format of 8-bit interval timer counter register n (TRTn)



- Note 1. The TRTn register is set to 0000H two cycles of the count clock after the compare register TRTCMPn is write-accessed. Refer to 7.4.4 Timing for updating compare register values.
- Note 2. Can be accessed only when the mode select bit (TCSMDn) in the 8-bit interval timer control register n (TRTCRn) is 0.

7.3.3 8-bit interval timer compare register ni (TRTCMPni) (n = 0, i = 0, 1)

This is the 8-bit interval timer compare value register.

The TRTCMPni register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

The setting range is 01H to FFH Note 1.

This register is used to store the compare value of registers TRTn0 and TRTn1 (counters).

Write-access clears the count value (TRTn0, TRTn1) to 00H.

Refer to 7.4.4 Timing for updating compare register values for the timing of rewriting the compare value.

Figure 7 - 4 Format of 8-bit interval timer compare register ni (TRTCMPni)

Address: Fo	CMP00), F0351I	H (TRTCMP01)	After res	set: FFH	R/W Notes 1, 2				
Symbol	7	6	5	4	3	2	1	0	
TRTCMPni									1

Note 1. The TRTCMPni register must not be set to 00H.

Note 2. Can be accessed only when the mode select bit (TCSMDn) in the 8-bit interval timer control register n (TRTCRn) is 0.

7.3.4 8-bit interval timer compare register n (TRTCMPn) (n = 0)

This is a compare value register when the 8-bit interval timer is used in 16-bit interval timer mode.

The TRTCMPn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to FFFFH.


The setting is 0001H to FFFFH Note 1.

This register is used to store the compare value of the TRTn register (counter).

Write-access clears the count value (TRTn) to 0000H.

Refer to 7.4.4 Timing for updating compare register values for the timing of rewriting the compare value.

Figure 7 - 5 Format of 8-bit interval timer compare register n (TRTCMPn)



Note 1. The TRTCMPn register must not be set to 0000H.

Note 2. Can be accessed only when the mode select bit (TCSMDn) in the 8-bit interval timer control register n (TRTCRn) is 1.

7.3.5 8-bit interval timer control register n (TRTCRn) (n = 0)

This register is used to start and stop counting by the 8-bit interval timer and to switch between using the 8-bit interval timer as an 8-bit counter or a 16-bit counter.

The TRTCRn register can be set by a 1-bit or 8-bit manipulation instruction.

Reset signal generation resets this register to 00H.

Figure 7 - 6 Format of 8-bit interval timer control register n (TRTCRn)

Address: F0352H (TRTCR0)			After reset: 00H			R/W Note 3		
Symbol	7	6	5	4	3	<2>	1	<0>
TRTCRn	TCSMDn	0	0	TCLKENn	0	TSTARTn1	0	TSTARTn0

TCSMDn	Mode select			
0	Operates as 8-bit counter			
1	Operates as 16-bit counter (channel 0 and channel 1 are connected)			
Refer to 7.4 Operation for details.				

TCLKENn	8-bit interval timer clock enable Note 1
0	Clock is stopped
1	Clock is supplied

TSTARTn1	8-bit interval timer 1 count start Notes 1, 2
0	Count stops
1	Count starts

In 8-bit interval timer mode, writing 1 to the TSTARTn1 bit starts the TRTn1 count and writing 0 stops the count. In 16-bit interval timer mode, this bit is invalid because it is not used. Refer to **7.4 Operation** for details.

TSTARTn0	8-bit interval timer 0 count start Notes 1, 2
0	Count stops
1	Count starts

In 8-bit interval timer mode, writing 1 to the TSTARTn0 bit starts the TRTn0 count and writing 0 stops the count. In 16-bit interval timer mode, writing 1 to the TSTARTn0 bit starts the TRTn count and writing 0 stops the count. Refer to **7.4 Operation** for details.

- Note 1. Be sure to set the TCLKENn bit to 1 before setting the 8-bit interval timer. To stop the clock, set TSTARTn0 and TSTARTn1 to 0 and then set the TCLKENn bit to 0 after one or more cycles of the operating clock (fsub or fill) have elapsed. Refer to 7.5.3 8-bit interval timer setting procedure for details.
- Note 2. Refer to 7.5.1 Changing settings of operating mode for the notes on using bits TSTARTn0, TSTARTn1, and TCSMDn
- Note 3. Bits 6, 5, 3, and 1 are read-only. When writing, write 0. When reading, 0 is read.



7.3.6 8-bit interval timer division register n (TRTMDn) (n = 0)

This register is used to select the division ratio of the count source used by the 8-bit interval timer.

The TRTMDn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 7 - 7 Format of 8-bit interval timer division register n (TRTMDn)

Address: F0353H (TRTMD0)			After reset: 00H		R/W Note 4			
Symbol	7	6	5	4	3	2	1	0
TRTMDn	_		TCKn1		_		TCKn0	

TCKn1			8-bit interval timer 1 division select Notes 1, 2, 3
Bit 6	Bit 5	Bit 4	o-bit interval timer 1 division select wites 1, 2, 0
0	0	0	fSUB or fIL
0	0	1	fSUB/2 or fIL/2
0	1	0	fsub/4 or fiL/4
0	1	1	fSUB/8 or fIL/8
1	0	0	fSUB/16 or fiL/16
1	0	1	fsuB/32 or fiL/32
1	1	0	fsuB/64 or fiL/64
1	1	1	fSUB/128 or fit/128

In 8-bit interval timer mode, TRTn1 counts using the count source set in TCKn1.

In 16-bit interval timer mode, set these bits to 000 because they are not used. Refer to 7.4 Operation for details.

TCKn0			8-bit interval timer 0 division select Notes 1, 2, 3
Bit 2	Bit 1	Bit 0	o-bit interval timer o division select (1866) 1, 2, 0
0	0	0	fSUB or fIL
0	0	1	fsub/2 or fiL/2
0	1	0	fsub/4 or fiL/4
0	1	1	fSUB/8 or fIL/8
1	0	0	fSUB/16 or fiL/16
1	0	1	fSUB/32 or fiL/32
1	1	0	fsuB/64 or fiL/64
1	1	1	fSUB/128 or fit/128

In 8-bit interval timer mode, TRTn0 counts using the count source set in TCKn0.

In 16-bit interval timer mode, TRTn counts using the count source set in TCKn0. Refer to 7.4 Operation for details.

- **Note 1.** Do not switch the count source during count operation. When switching the count source, set these bits while the TSTARTni bit in the TRTCRn register is 0 (count stops).
- Note 2. Set TCKni of the unused channel to 000B.
- **Note 3.** Be sure to set the TCKni (i = 0, 1) bit before setting the TRTCMPni register.
- Note 4. Bits 7 and 3 are read-only. When writing, write 0. When reading, 0 is read.



7.4 Operation

7.4.1 Count mode

The following two modes are supported: 8-bit counter mode and 16-bit counter mode. Table 7 - 3 lists the Registers and Settings Used in 8-Bit Counter Mode and Table 7 - 4 lists the Registers and Settings Used in 16-Bit Counter Mode.

Table 7 - 3 Registers and Settings Used in 8-Bit Counter Mode

Register Name (Symbol)	Bit	Function
8-bit interval timer counter register n0 (TRTn0)	b7 to b0	8-bit counter of channel 0. The count value can be read.
8-bit interval timer counter register n1 (TRTn1)	b7 to b0	8-bit counter of channel 1. The count value can be read.
8-bit interval timer compare register n0 (TRTCMPn0)	b7 to b0	8-bit compare value of channel 0. Set the compare value.
8-bit interval timer compare register n1 (TRTCMPn1)	b7 to b0	8-bit compare value of channel 1. Set the compare value.
8-bit interval timer control register n (TRTCRn)	TSTARTn0	Select whether to start/stop the count of channel 0.
	TSTARTn1	Select whether to start/stop the count of channel 1.
	TCLKENn	Set to 1.
	TCSMDn	Set to 0.
8-bit interval timer division register n	TCKn0	Select the count clock of channel 0.
(TRTMDn)	TCKn1	Select the count clock of channel 1.

Remark n = 0

Table 7 - 4 Registers and Settings Used in 16-Bit Counter Mode

Register Name (Symbol)	Bit	Function
8-bit interval timer counter register n (TRTn)	b15 to b0	16-bit counter. The count value can be read.
8-bit interval timer compare register n (TRTCMPn)	b15 to b0	16-bit compare value. Set the compare value.
8-bit interval timer control register n (TRTCRn)	TSTARTn0	Select whether to control starting/stopping the count.
	TSTARTn1	Set to 0.
	TCLKENn	Set to 1.
	TCSMDn	Set to 1.
8-bit interval timer division register n	TCKn0	Select the count clock.
(TRTMDn)	TCKn1	Set to 000B.

Remark n = 0

7.4.2 Timer operation

The counter is incremented by the count source selected by the TCKni (n = 0, i = 0, 1) bit in the division register (TRTMDn). The count value is decremented each time the count source is input. After the count value is set to the compare value, the value is compared and matched when the next count source is input, and then an interrupt is generated. The interrupt request is output with a single pulse that is synchronized with the count source. Note that the interrupt request continues to be generated when the TSTARTni bit in the TRTCRn register is set to 0 and counting is stopped at 00h.

When operation is stopped, the counter continues retaining the count value immediately before operation is stopped. To clear the count value, set the compare value in the TRTCMPni register again. After the TRTCMPni register is written, the count value is cleared after two cycles of the count source.




Figure 7 - 8 Example of Timer Operation

Remark n = 0 i = 0, 1 m, p: Values set in TRTCMPni register

However, the initial 00H count interval when starting count varies as follows according to the timing 1 is written in the TSTARTni (i = 0, 1) bit of the TRTCR register.

- When the count source (fsub or fill) is selected Maximum: Two cycles of the count source Minimum: One cycle of the count source
- \bullet When the count source (fsub/2m or fiL/2m) is selected

Maximum: One cycle of the count source

Minimum: One cycle of the selected clock (fSUB or fIL)

When the count value matches the compare value, the count value is cleared by the next count source. When the compare value in the TRTCMPni register is rewritten, the count value is also cleared two cycles of the count source after writing.

Table 7 - 5 lists the Interrupt Sources in 8-Bit/16-Bit Count Mode.

Table 7 - 5 Interrupt Sources in 8-Bit/16-Bit Count Mode

Interrupt Name	8-Bit Count Mode Source	16-Bit Count Mode Source	
INTITn0	Rising edge of the next count source after compare match of channel 0	Rising edge of the next count source after compare match	
INTITn1	Rising edge of the next count source after compare match of channel 1	Not generated	

Remark n = 0

7.4.3 Start/stop timing

7.4.3.1 When count source (fSUB) is selected

After 1 is written to the TSTARTni (n = 0, i = 0, 1) bit in the TRTCRn register, the count is started by the next subsystem clock (fSUB), and then the counter is incremented from 00H to 01H by the next count source (fSUB). Likewise, after 0 is written to the TSTARTni bit, the count is stopped after the counter is incremented by the subsystem clock (fSUB).

Figure 7 - 9 shows the timing for starting/stopping count operation, and Figure 7 - 10 shows the timing of count stop \rightarrow compare setting (count clearing) \rightarrow count start. Figure 7 - 9 and Figure 7 - 10 show the update timing in 8-bit counter mode, but operation is performed at the same timing even in 16-bit counter mode.




Figure 7 - 9 Example of Count Start/Stop Operation (fSUB Selected)

The TCSMDn bit in the TRTCRn register is set to 0 (8-bit counter operation)




Figure 7 - 10 Example of Count Stop → Count Clearing → Count Start Operation (fSUB Selected)

The TCSMDn bit in the TRTCRn register is set to 0 (8-bit counter operation)

7.4.3.2 When count source (fsub/2m) is selected

After 1 is written to the TSTARTni (n = 0, i = 0, 1) bit in the TRTCRn register, the count is started with the next subsystem clock (fsub), and then the counter is incremented from 00H to 01H by the next count source (fsub/2 $^{\rm m}$). Likewise, after 0 is written to the TSTARTni bit, the count is stopped with the subsystem clock (fsub). However, the first period to count 00H when the timer starts counting is shorter than one cycle of the count source as below, depending on the timing for writing to the TSTARTni bit and the timing of the next count source. Minimum: One cycle of the subsystem clock (fsub)

Maximum: One cycle of the count source

Figure 7 - 11 shows the timing for starting/stopping count operation, and Figure 7 - 12 shows the timing of count stop \rightarrow compare setting (count clearing) \rightarrow count start. Figure 7 - 11 and Figure 7 - 12 show the update timing in 8-bit counter mode, but operation is performed at the same timing even in 16-bit counter mode.




Figure 7 - 11 Example of Count Start/Stop Operation (fSUB/2m Selected)

The TCSMDn bit in the TRTCRn register is set to 0 (8-bit counter operation)




Figure 7 - 12 Example of Count Stop → Count Clearing → Count Start Operation (fsub/2^m Selected)

The TCSMDn bit in the TRTCRn register is set to 0 (8-bit counter operation)

7.4.4 Timing for updating compare register values

The timing for updating the value of the TRTCMPni (n = 0, i = 0, 1) register is the same, regardless of the value of the TSTARTni bit in the TRTCRn register. After TRTCMPni is write-accessed, the value is stored in the compare register after two cycles of the count source. When stored in the compare register, the count value is cleared and set (8-bit count mode: 00H, 16-bit count mode: 0000H).

Figure 7 - 13 shows the timing of rewrite operation. This figure shows the update timing in 8-bit count mode, but operation is performed at the same timing in 16-bit count mode.




Figure 7 - 13 Timing of Compare Value Rewrite Operation



7.5 Notes on 8-Bit Interval Timer

7.5.1 Changing settings of operating mode

The settings of bits TCSMDn and TCKni (n = 0, i = 0, 1) must be changed while the TSTARTni bit in the TRTCRn register is 0 (count stops). After the value of the TSTARTni bit is rewritten from 1 to 0 (count stops), allow at least one cycle of fSUB or fIL to elapse before accessing the registers (TRTCRn and TRTMDn) associated with the 8-bit interval timer.

7.5.2 Accessing compare registers

Do not write to the same compare registers (TRTCMPn0, TRTCMPn1, and TRTCMPn) successively. When writing successively, allow at least two cycles of the count source between writes.

Writing to the compare register (TRTCMPn0, TRTCMPn1, TRTCMPn) must proceed while the source to drive counting is made to oscillate by setting the 8-bit interval timer clock enable bit (TCLKENn) to 1.

7.5.3 8-bit interval timer setting procedure

To supply the clock, set the 8-bit interval timer clock enable bit (TCLKENn) in the 8-bit interval timer control register (TRTCRn) to 1 and then set the TSTARTni bit. Do not set bits TCLKENn and TSTARTni at the same time

To stop the clock, set TSTARTni to 0 and then allow at least one cycle of fSUB or fil to elapse before setting the TCLKENn bit to 0.



CHAPTER 8 REAL-TIME CLOCK 2

8.1 Functions of Real-time Clock 2

The real-time clock 2 (RTC2) has the following functions.

- Counters of year, month, day of the week, date, hour, minute, and second, that can count up to 99 years (with leap year correction function)
- Constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- Alarm interrupt function (alarm: day of the week, hour, and minute)
- Pin output function of 1 Hz

Caution

The year, month, week, day, hour, minute and second can only be counted when a subsystem clock (fsub = 32.768 kHz) is selected as the operation clock of the real-time clock 2. When the low-speed oscillation clock (fill = 15 kHz) is selected, only the constant-period interrupt function is available.

However, the constant-period interrupt interval when fil is selected will be calculated with the constant-period (the value selected with RTCC0 register) \times fSUB/fil.

8.2 Configuration of Real-time Clock 2

The real-time clock 2 includes the following hardware.

Table 8 - 1 Configuration of Real-time Clock 2

Item	Configuration
Counter	Counter (16-bit)
Control registers	Peripheral enable register 0 (PER0)
	Subsystem clock supply mode control register (OSMC)
	Real-time clock control register 0 (RTCC0)
	Real-time clock control register 1 (RTCC1)
	Second count register (SEC)
	Minute count register (MIN)
	Hour count register (HOUR)
	Day count register (DAY)
	Week count register (WEEK)
	Month count register (MONTH)
	Year count register (YEAR)
	Watch error correction register (SUBCUD)
	Alarm minute register (ALARMWM)
	Alarm hour register (ALARMWH)
	Alarm week register (ALARMWW)

Figure 8 - 1 shows the Block Diagram of Real-time Clock 2.






Figure 8 - 1 Block Diagram of Real-time Clock 2

Note

An interrupt that indicates the timing to get the correction value from the clock error correction register (SUBCUD). The fetch timing is 1 second (fsub base) interval.

Caution

The year, month, week, day, hour, minute and second can only be counted when a subsystem clock (fsub = 32.768 kHz) is selected as the operation clock of the real-time clock 2. When the low-speed oscillation clock (fill = 15 kHz) is selected, only the constant-period interrupt function is available.

However, the constant-period interrupt interval when fil is selected will be calculated with the constant-period (the value selected with RTCC0 register) \times fsub/fil.

8.3 Registers Controlling Real-time Clock 2

The real-time clock 2 is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- Real-time clock control register 0 (RTCC0)
- Real-time clock control register 1 (RTCC1)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Watch error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm week register (ALARMWW)

The following shows the register states depending on reset sources.

Reset Source	System-related Register Note 1	Calendar-related Register Note 2	
POR	Reset	Not reset	
External reset	Retained	Retained	
WDT	Retained	Retained	
TRAP	Retained	Retained	
LVD	Retained	Retained	
Other internal reset	Retained	Retained	

Note 1. RTCC0, RTCC1, SUBCUD

Note 2. SEC, MIN, HOUR, DAY, WEEK, MONTH, YEAR, ALARMWM, ALARMWH, ALARMWW, (counter)

Reset generation does not reset the SEC, MIN, HOUR, DAY, WEEK, MONTH, YEAR, ALARMWM, ALARMWH, or ALARMWW register. Initialize all the registers after power on.



8.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the real-time clock 2 registers are manipulated, be sure to set bit 7 (RTCWEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8 - 2 Format of Peripheral enable register 0 (PER0)

Address: F00F0H		After reset: 00h	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

RTCWEN	Control of internal clock supply to real-time clock 2
0	Stops input clock supply (stops fCLK supply). • SFR used by the real-time clock 2 cannot be written. • The real-time clock 2 can operate.
1	Enables input clock supply. SFR used by the real-time clock 2 can be read/written. The real-time clock 2 can operate.

Caution 1. When using the real-time clock 2, first set the RTCWEN bit to 1, while oscillation of the input clock (frtc) is stable. If RTCWEN = 0, writing to a control register of the real-time clock 2 is ignored.

Caution 2. Be sure to set bits 1 and 6 to 0.

8.3.2 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions other than the real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output controller, and LCD controller/driver is stopped in STOP mode or in HALT mode while the subsystem clock is selected as the CPU clock.

In addition, the OSMC register is used to select the count clock of the real-time clock 2, 12-bit interval timer, and 8-bit interval timer, and the operation clock of the clock output/buzzer output and LCD controller/driver.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8 - 3 Format of Subsystem clock supply mode control register (OSMC)

Address: F00F3H		After reset: 00l	H R/W						
Symbol	7	6	5	4	3	2	1	0	
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0	

RTCLPC	In STOP mode and in HALT mode while the CPU operates using the subsystem clock
0	Enables subsystem clock supply to peripheral functions. For peripheral functions for which operation is enabled, refer to CHAPTER 24 STANDBY FUNCTION .
1	Stops subsystem clock supply to peripheral functions other than the real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output, and LCD controller/driver.

WUTMMCK0	Selection of operation clock of the real-time clock	Selection of clock output from PCLBUZn pin of		
Notes 1, 2, 3	2, 12-bit interval timer, 8-bit interval timer, and LCD	clock output/buzzer output controller		
	controller/driver			
0	Subsystem clock (fsub)	Selecting the subsystem clock (fSUB) is enabled.		
1 Low-speed on-chip oscillator clock (fiL)		Selecting the subsystem clock (fSUB) is disabled.		

- **Note 1.** The fill clock can be selected (WUTMMCK0 = 1) only when oscillation of the subsystem clock is stopped (the XTSTOP bit in the CSC register = 1).
- Note 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
- Note 3. When WUTMMCK0 is set to 1, the 1 Hz output function of the real-time clock 2 cannot be used.

Caution The count of year, month, week, day, hour, minutes and second can only be performed when a subsystem clock (fSUB = 32.768 kHz) is selected as the operation clock of the real-time clock 2

When the low-speed oscillation clock (fIL = 15 kHz) is selected, only the constant-period interrupt function is available.

However, the constant-period interrupt interval when fil is selected will be calculated with the constant-period (the value selected with RTCC0 register) \times fsub/fil.



8.3.3 Real-time clock control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time clock 2 operation, control the RTC1HZ pin, and set a 12- or 24-hour system and the constant-period interrupt function.

The RTCC0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Internal reset generated by the power-on-reset circuit clears this register to 00H.

Enables output of the RTC1HZ pin (1 Hz).

Output of 1 Hz is not output because the clock counter does not operate when RTCE = 0.

Figure 8 - 4 Format of Real-time clock control register 0 (RTCC0) (1/2)

Address:	: FFF9DH	After reset: 00h	H R/W								
Symbol	<7>	6	<5>	4	3	2	1	0			
RTCC0	RTCE	0	RCLOE1	0	AMPM	CT2	CT1	CT0			
	RTCE Note 1			Real-time	ne clock 2 operation control						
	0	Stops counter	Stops counter operation.								
	1	Starts counter operation.									
•											
	RCLOE1	RTC1HZ pin output control									
	Note 2										
	0	Disables output of the RTC1HZ pin (1 Hz).									

- Note 1. When shifting to STOP mode immediately after setting RTCE to 1, use the procedure shown in Figure 8 21 Procedure for Shifting to HALT/STOP Mode After Setting RTCE bit to 1.
- Note 2. When the RCLOE1 bit is set while the clock counter operates (RTCE = 1), a glitch may be output to the 1 Hz output pin (RTC1HZ).

Caution 1. Be sure to clear bits 4 and 6 to "0".

Figure 8 - 5 Format of Real-time clock control register 0 (RTCC0) (2/2)

Address: FFF9DH		After reset: 00l	H R/W						
Symbol	<7>	6	<5>	4	3	2	1	0	
RTCC0	RTCE	0	RCLOE1	0	AMPM	CT2	CT1	CT0	

Table 8 - 2 Relation between RTCE and RCLOE1 Settings and Status

Register	Settings	Status				
RTCE	RCLOE1	Real-time clock 2	RTC1HZ pin output			
0	×	Counting stopped	No output			
1	0	Count operation	No output			
	1	Count operation	1 Hz output			

	AMPM	12-/24-hour system select
	0	12-hour system (a.m. and p.m. are displayed.)
ſ	1	24-hour system

[•] When changing the value of the AMPM bit while the clock counter operates (RTCE = 1), set RWAIT (bit 0 of RTCC1) and then set the hour counter (HOUR) again.

When the AMPM value is 0, the 12-hour system is displayed. When the value is 1, the 24-hour system is displayed.

[•] Table 8 - 3 shows the displayed time digits.

CT2	CT1	CT0	Constant-period interrupt (INTRTC) selection		
0	0	0	Does not use fixed-cycle interrupt function.		
0	0	1	Once per 0.5 s (synchronized with second count up)		
0	1	0	Once per 1 s (same time as second count up)		
0	1	1	Once per 1 m (second 00 of every minute)		
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)		
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)		
1	1 ×		Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)		

When changing the values of the CT2 to CT0 bits while the counter operates (RTCE = 1), rewrite the values of the CT2 to CT0 bits after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, after rewriting the values of the CT2 to CT0 bits, enable interrupt servicing after clearing the RIFG and RTCIF flags.

Caution Be sure to clear bits 4 and 6 to "0".

Remark ×: don't care



8.3.4 Real-time clock control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.

The RTCC1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Internal reset generated by the power-on-reset circuit clears this register to 00H.

Figure 8 - 6 Format of Real-time clock control register 1 (RTCC1) (1/3)

Address: FFF9EH		After reset: 00l	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	2	<1>	<0>
RTCC1	WALE	WALIE	RITE	WAFG	RIFG	0	RWST	RWAIT

WALE	Alarm operation control				
0	Match operation is invalid.				
1	Match operation is valid.				

When setting a value to the WALE bit while the counter operates (RTCE = 1) and WALIE = 1, rewrite the WALE bit after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG and RTCIF flags after rewriting the WALE bit. When setting each alarm register (WALIE flag of real-time clock control register 1 (RTCC1), the alarm minute register (ALARMWM), the alarm hour register (ALARMWH), and the alarm week register (ALARMWW)), set match operation to be invalid ("0") for the WALE bit.

WALIE	Control of alarm interrupt (INTRTC) function operation				
0	Does not generate interrupt on matching of alarm.				
1	Generates interrupt on matching of alarm.				

Caution

If writing is performed to RTCC1 with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to RTCC1, be sure to use an 8- bit manipulation instruction. To prevent the RIFG and WAFG flags from being cleared during writing, set 1 (writing disabled) to the corresponding bit. If the RIFG and WAFG flags are not used and the value may be changed, RTCC1 may be written by using a 1-bit manipulation instruction.



RWST

RWAIT

Figure 8 - 7 Format of Real-time clock control register 1 (RTCC1) (2/3)

Address: FFF9EH After reset: 00H R/W

Symbol <6> <5> 2 <0> <7> <4> <3> <1> WAFG

RTCC1 WALE WALIE

	RITE	Control of correction timing signal interrupt (INTRTIT) function operation
	0	Does not generate interrupt of correction timing signal.
ſ	1	Generates interrupt of correction timing signal.

RIFG

0

WAFG	Alarm detection status flag
0	Alarm mismatch
1	Detection of matching of alarm

This is a status flag that indicates detection of matching with the alarm. It is valid only when WALE = 1 and is set to "1" one clock (32.768 kHz) after matching of the alarm is detected.

This flag is cleared when "0" is written to it. Writing "1" to it is invalid. (Writing 1 does not change the value of WAFG.)

RIFG	Constant-period interrupt status flag
0	Constant-period interrupt is not generated.
1	Constant-period interrupt is generated.

This flag indicates the status of generation of the constant-period interrupt.

RITE

When the constant-period interrupt is generated, it is set to "1".

This flag is cleared when "0" is written to it. Writing 1 to it is invalid. (Writing 1 does not change the value of RIFG.)

Caution

If writing is performed to RTCC1 with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to RTCC1, be sure to use an 8- bit manipulation instruction. To prevent the RIFG and WAFG flags from being cleared during writing, set 1 (writing disabled) to the corresponding bit. If the RIFG and WAFG flags are not used and the value may be changed, RTCC1 may be written by using a 1-bit manipulation instruction.



RWST

O

RWAIT

Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)

Address: FFF9EH After reset: 00H R/W

WALIE

WALE

Symbol <6> <5> 2 <0> <7> <4> <3> <1> WAFG

RTCC1

	RWST	Wait status flag of real-time clock 2	
	0	Counter is operating.	
1 Mode to read or write counter value.			

RIFG

This status flag indicates whether the setting of the RWAIT bit is valid.

RITE

Before reading or writing the counter value, confirm that the value of this flag is 1.

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2			
0	Sets counter operation.			
1	Stops SEC to YEAR counters. Mode to read or write counter value.			

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.

When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constantperiod interrupt.

When RWAIT = 1, it takes up to 1 clock (fRTC) until the counter value can be read or written (RWST = 1) Notes 1, 2.

When the counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up. However, when it wrote a value to second count register, it will not keep the overflow event.

- Note 1. When the RWAIT bit is set to 1 within one cycle of fRTC clock after setting the RTCE bit to 1, the RWST bit being set to 1 may take up to two cycles of the operating clock (fRTC).
- Note 2. When the RWAIT bit is set to 1 within one cycle of fRTC clock after release from the standby mode (HALT mode, STOP mode, or SNOOZE mode), the RWST bit being set to 1 may take up to two cycles of the operating clock (fRTC).

Caution If writing is performed to RTCC1 with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to RTCC1, be sure to use an 8- bit manipulation instruction. To prevent the RIFG and WAFG flags from being cleared during writing, set 1 (writing disabled) to the corresponding bit. If the RIFG and WAFG flags are not used and the value may be changed, RTCC1 may be written by using a 1-bit manipulation instruction.

Remark 1. Constant-period interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the constant-period interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

Remark 2. The internal counter (16 bits) is cleared when the second count register (SEC) is written.



8.3.5 Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds.

It is a decimal counter that counts up when the counter (16-bit) overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Set a decimal value of 00 to 59 to this register in BCD code.

The SEC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 9 Format of Second count register (SEC)

Address: FFF92H		After reset: Un	defined R/\	V				
Symbol	7	6	5	4	3	2	1	0
SEC	0	SEC40	SEC20	SEC10	SEC8	SEC4	SEC2	SEC1

Caution When reading or writing to SEC while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.

Remark The internal counter (16 bits) is cleared when the second count register (SEC) is written.

8.3.6 Minute count register (MIN)

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes.

It is a decimal counter that counts up when the second counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code.

The MIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 10 Format of Minute count register (MIN)

Address: FFF93H		After reset: Undefined		V				
Symbol	7	6	5	4	3	2	1	0
MIN	0	MIN40	MIN20	MIN10	MIN8	MIN4	MIN2	MIN1

Caution When reading or writing to MIN while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.



8.3.7 Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 00 to 23 or 01 to 12 and 21 to 32 (decimal) and indicates the count value of hours.

It is a decimal counter that counts up when the minute counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Specify a decimal value of 00 to 23, 01 to 12, or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of real-time clock control register 0 (RTCC0).

If the AMPM bit value is changed, the values of the HOUR register change according to the specified time system.

The HOUR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 11 Format of Hour count register (HOUR)

Address: FFF94H		After reset: Un	defined R/\	N				
Symbol	7	6	5	4	3	2	1	0
HOUR	0	0	HOUR20	HOUR10	HOUR8	HOUR4	HOUR2	HOUR1

Caution 1. Bit 5 (HOUR20) of the HOUR register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

Caution 2. When reading or writing to HOUR while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.

Table 8 - 3 shows the relationship between the setting value of the AMPM bit, the hour count register (HOUR) value, and time.

Table 8 - 3 Displayed Time Digits

24-Hour Dis	splay (AMPM = 1)	12-Hour Display (AMPM = 0)			
Time	HOUR Register	Time	HOUR Register		
0	00 H	12 a.m.	12 H		
1	01 H	1 a.m.	01 H		
2	02 H	2 a.m.	02 H		
3	03 H	3 a.m.	03 H		
4	04 H	4 a.m.	04 H		
5	05 H	5 a.m.	05 H		
6	06 H	6 a.m.	06 H		
7	07 H	7 a.m.	07 H		
8	08 H	8 a.m.	08 H		
9	09 H	9 a.m.	09 H		
10	10 H	10 a.m.	10 H		
11	11 H	11 a.m.	11 H		
12	12 H	12 p.m.	32 H		
13	13 H	1 p.m.	21 H		
14	14 H	2 p.m.	22 H		
15	15 H	3 p.m.	23 H		
16	16 H	4 p.m.	24 H		
17	17 H	5 p.m.	25 H		
18	18 H	6 p.m.	26 H		
19	19 H	7 p.m.	27 H		
20	20 H	8 p.m.	28 H		
21	21 H	9 p.m.	29 H		
22	22 H	10 p.m.	30 H		
23	23 H	11 p.m.	31 H		

The HOUR register value is set to 12-hour display when the AMPM bit is "0" and to 24-hour display when the AMPM bit is "1".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.

8.3.8 Day count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It is a decimal counter that count ups when the hour counter overflows.

This counter counts as follows.

[DAY count values]

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.

The DAY register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 12 Format of Day count register (DAY)

Address: FFF96H		After reset: Un	defined R/\	R/W					
Symbol	7	6	5	4	3	2	1	0	
DAY	0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1	

Caution When reading or writing to DAY while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.



8.3.9 Week count register (WEEK)

The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays.

It is a decimal counter that counts up when a carry to the date counter occurs.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Set a decimal value of 00 to 06 to this register in BCD code.

The WEEK register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 13 Format of Week count register (WEEK)

Address:	FFF95H	After reset: Un	defined R/\	V				
Symbol	7	6	5	4	3	2	1	0
WEEK	0	0	0	0	0	WEEK4	WEEK2	WEEK1

Caution 1. The value corresponding to the month count register (MONTH) or the day count register (DAY) is not stored in the week count register (WEEK) automatically. After reset release, set the week count register as follow.

Day	WEEK
Sunday	00 H
Monday	01 H
Tuesday	02 H
Wednesday	03 H
Thursday	04 H
Friday	05 H
Saturday	06 H

Caution 2. When reading or writing to WEEK while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.

8.3.10 Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months.

It is a decimal counter that count ups when the date counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code.

The MONTH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 14 Format of Month count register (MONTH)

Address	: FFF97H	After reset: Un	defined R/	W				
Symbol	7	6	5	4	3	2	1	0
MONTH	0	0	0	MONTH10	MONTH8	MONTH4	MONTH2	MONTH1

Caution When reading or writing to MONTH while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.

8.3.11 Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years.

It is a decimal counter that counts up when the month count register (MONTH) overflows.

Values 00, 04, 08, ..., 92, and 96 indicate a leap year.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (fRTC) later. Even if the MONTH register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code.

The YEAR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 15 Format of Year count register (YEAR)

Address:	FFF98H	After reset: Un	defined R/\	V					
Symbol	7	6	5	4	3	2	1	0	
YEAR	YEAR80	YEAR40	YEAR20	YEAR10	YEAR8	YEAR4	YEAR2	YEAR1	ı

Caution When reading or writing to YEAR while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 and 8.4.4 Writing to real-time clock 2 counter.



8.3.12 Watch error correction register (SUBCUD)

This register is used to correct the clock with a minimum resolution and accuracy of 0.96 ppm when it is slow or fast by changing the counter value every second.

The SUBCUD register can be set by an 16-bit memory manipulation instruction.

Internal reset generated by the power-on-reset circuit clears this register to 0020H.

Figure 8 - 16 Format of Watch error correction register (SUBCUD)

Address	: F0310	Н	After re	eset: 002	20H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBCUD	F15	0	0	0	0	0	0	F8	F7	F6	F5	F4	F3	F2	F1	F0

F15	Clock error correction enable
0	Stops clock error correction.
1	Enables clock error correction.

The range of value that can be corrected by using the clock error correction register (SUBCUD) is shown in Table 8 - 4.

Table 8 - 4 Correctable Range of Crystal Resonator Oscillation Frequency Deviation

Item	Value
Correctable range	-274.6 ppm to +212.6 ppm
Maximum quantization error	±0.48 ppm
Minimum resolution	0.96 ppm

SUBCUD **Target Correction Values** F15 F5 F8 F7 F6 F4 F3 F2 F1 F0 -274.6 ppm -273.7 ppm -272.7 ppm -33.3 ppm -32.4 ppm -31.4 ppm -30.5 ppm -29.6 ppm -28.6 ppm -0.95 ppm 0 ppm 0.95 ppm 210.7 ppm 211.7 ppm 212.6 ppm Clock error correction stopped

Table 8 - 5 Clock Error Correction Values

The F8 to F0 value of the SUBCUD register is calculated from the target correction value by using the following expression.

SUBCUD[8:0] =
$$\left[\frac{\text{Target correction value [ppm]} \times 2^{20}}{10^6}\right]_{\text{Pincer} (0, \text{distint})} + 0.0010.0000 \text{ B}$$

Caution The target correction value is the oscillation frequency deviation (unit: [ppm]) of the crystal resonator. For calculating the correction value, see 8.4.8 Example of watch error correction of real-time clock 2.

Examples 1. When target correction value = 18.3 [ppm]

$$\begin{split} \text{SUBCUD[8:0]} &= (18.3 \times 2^{20} \, / \, 10^6) \, \text{Binary (9 digits)} + 000100000B \\ &= (19.1889408) \, \text{Binary (9 digits)} + 000100000B \end{split}$$

= 000010011B + 000100000B

= 000110011B



Examples 2. When target correction value = -18.3 [ppm]

SUBCUD[8:0] = $(-18.3 \times 2^{20} / 10^6)$ Binary (9 digits) + 000100000B

= (-19.1889408) Binary (9 digits) + 000100000B

= (000010011B) two's complement + 000100000B

= 111101101B + 000100000B

= 000001101B

8.3.13 Alarm minute register (ALARMWM)

This register is used to set minutes of alarm.

The ALARMWM register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 17 Format of Alarm minute register (ALARMWM)

Address:	FFF9AH	After reset: Un	defined R/V	V				
Symbol	7	6	5	4	3	2	1	0
ALARMWM	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1

Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

8.3.14 Alarm hour register (ALARMWH)

This register is used to set hours of alarm.

The ALARMWH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 18 Format of Alarm hour register (ALARMWH)

Address	: FFF9BH	After reset: Un	defined R/\	V				
Symbol	7	6	5	4	3	2	1	0
ALARMWH	0	0	WH20	WH10	WH8	WH4	WH2	WH1

Caution 1. Set a decimal value of 00 to 23 or 01 to 12 and 21 to 32 to this register in BCD code.

If a value outside the range is set, the alarm is not detected.

Caution 2. Bit 5 (WH20) of the ALARMWH register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

8.3.15 Alarm week register (ALARMWW)

This register is used to set date of alarm.

The ALARMWW register can be set by an 8-bit memory manipulation instruction.

Reset signal generation not clears this register to default value.

Figure 8 - 19 Format of Alarm week register (ALARMWW)

Address	: FFF9CH	After reset: Un	defined R/V	V				
Symbol	7	6	5	4	3	2	1	0
ALARMWW	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0

Table 8 - 6 shows an example of setting the alarm.

Table 8 - 6 Setting Alarm

						9 -									
				Day				1:	2-Hour	Displa	ау	2	4-Hour	Displa	ay
Time of Alarm	Sunday	Monday	Tuesday	Wednes day	Thursday	Friday	Saturday	Hour 10	Hour 1	Minute 10	Minute 1	Hour 10	Hour 1	Minute 10	Minute 1
Time of Alaim	W	W	W	W	W	W	W								
	W	W	W	W	W	W	W								
	0	1	2	3	4	5	6								
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through Friday, 0:00 p.m.	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday, Friday, 11:59 p.m.	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9

8.4 Real-time Clock 2 Operation

8.4.1 Starting operation of real-time clock 2

Start RTCWEN = 1 Notes 1, 2 Enables writing to registers. RTCE = 0 Stops counter operation. Waiting at least for 2 frtc clocks Setting AMPM, CT2 to CT0 Selects 12-/24-hour system and interrupt (INTRTC). Setting SEC (clearing counter) Sets second count register. Setting MIN Sets minute count register. Setting HOUR Sets hour count register. Setting WEEK Sets day-of-week count register. Setting DAY Sets day count register. Setting MONTH Sets month count register. Setting YEAR Sets year count register. Setting SUBCUD Note 3 Sets clock error correction register (when correcting clock errors). Clearing IF flags of interrupt Clears interrupt request flags (RTCIF, RTITIF). Clearing MK flags of interrupt Clears interrupt mask flags (RTCMK, RTITMK). RTCE = 1 Note 4 Starts counter operation. Waiting at least for 2 fRTC clocks RTCWEN = 0 Disable writing to registers. Nο INTRTC = 1? Yes End

Figure 8 - 20 Procedure for Starting Operation of Real-time Clock 2

- Note 1. Set RTCWEN to 0 except when accessing the RTC register.
- Note 2. First set the RTCWEN bit to 1, while oscillation of the input clock (fRTC) is stable.
- Note 3. Set up the SUBCUD register only if the watch error must be corrected. For details about how to calculate the correction value, see 8.4.8 Example of watch error correction of real-time clock 2.
- Note 4. Confirm the procedure described in 8.4.2 Shifting to HALT/STOP mode after starting operation when shifting to HALT/STOP mode without waiting for INTRTC = 1 after RTCE = 1.


8.4.2 Shifting to HALT/STOP mode after starting operation

Perform one of the following processing when shifting to HALT/STOP mode immediately after setting the RTCE bit to 1.

However, after setting the RTCE bit to 1, this processing is not required when shifting to STOP mode after the first INTRTC interrupt has occurred.

- (1) Shifting to HALT/STOP mode when at least two input clocks (fRTC) have elapsed after setting the RTCE bit to 1 (see **Figure 8 21**, **Example 1**).
- (2) Checking by polling the RWST bit to become 1, after setting the RTCE bit to 1 and then setting the RWAIT bit to 1. Afterward, setting the RWAIT bit to 0 and shifting to HALT/STOP mode after checking again by polling that the RWST bit has become 0 (see **Figure 8 21**, **Example 2**).

Figure 8 - 21 Procedure for Shifting to HALT/STOP Mode After Setting RTCE bit to 1



8.4.3 Reading real-time clock 2

Read the counter during counter operation (RTCE = 1) after setting RWAIT to 1 first.

Set RWAIT to 0 after completion of reading the counter.

When the alarm interrupt is in use, read from the counters according to the procedures shown in Figure 8 - 23.

Start RTCWEN = 1 Enables writing to registers. Stops SEC to YEAR counters. RWAIT = 1Mode to read and write count values No RWST = 1? Note Checks wait status of counter. Yes Reading SEC Reads second count register. Reading MIN Reads minute count register. Reading HOUR Reads hour count register. Reading WEEK Reads day-of-week count register. Reading DAY Reads date count register. Reading MONTH Reads month count register. Reading YEAR Reads year count register. RWAIT = 0Sets counter operation. No RWST = 0? Note 2 Yes RTCWEN = 0 Disables writing to registers. End

Figure 8 - 22 Procedure for Reading Real-time Clock 2

- **Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
- **Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

RTCWEN = 1 Enables writing to registers RTCMK = 1 Disables the INTRTC interrupt. CT2-CT0 = 010B Sets the fixed-cycle interrupt to "once per second". RIFG = 0 Clears the fixed-cycle interrupt status flag. RTCIF = 0 Clears the INTRTC interrupt request flag. RTCMK = 0 Enables the INTRTC interrupt WAFG = 1? RTCIF = 1 Sets the INTRTC interrupt request flag. RTCIF = 1? Waits until the fixed-cycle interrupt is generated. INTRTC interrupt When WAFG = 1, the alarm interrupt processing RTCMK = 1 Disables the INTRTC interrupt Stops SEC to YEAR counters. Mode to read and write counter values RWAIT = 1 RWST = 1? Checks wait status of counter. No Yes Reading SEC Reads second count register. Reading MIN Reads minute count register Reading HOUR Reads hour count register. Reading WEEK Reads week count register. Reading DAY Reads day count register. Reading MONTH Reads month count register Reading YEAR Reads year count register. RWAIT = 0 Sets counter operation. RWST = 0?Note No CT2-CT0 = 000B Sets non-use of the fixed-cycle interrupt RIFG = 0Clears the fixed-cycle interrupt status flag. Clears the INTRTC interrupt request flag. RTCIF = 0 Enables the INTRTC interrupt. RTCMK = 0 RTCWEN = 0 Disables writing to registers. End

Figure 8 - 23 Procedure for Reading Real-time Clock 2 (When the Alarm Interrupt is in Use)

Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the parts of the process from the start of INTRTC interrupt processing to clearing the RWAIT bit to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

8.4.4 Writing to real-time clock 2 counter

Write the counter during counter operation (RTCE = 1) after setting RWAIT to 1 first.

Set RWAIT to 0 after completion of writing the counter.

When the alarm interrupt is in use, write to the counters according to the procedures shown in Figure 8 - 25.

Start RTCWEN = 1 Enables writing to registers. Stops SEC to YEAR counters. RWAIT = 1 Mode to read and write count values No RWST = 1? Note 1 Checks wait status of counter. Yes Writing to SEC Writes to second count register. Writing to MIN Writes to minute count register. Writing to HOUR Writes to hour count register. Writes to day-of-week count register. Writing to WEEK Writes to date count register. Writing to DAY Writing to MONTH Writes to month count register. Writing to YEAR Writes to year count register. RWAIT = 0Sets counter operation. No RWST = 0? Note 2 Yes RTCWEN = 0 Disables writing to registers. End

Figure 8 - 24 Procedure for Writing Real-time Clock 2

- **Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
- **Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
- Caution 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR registers while counting is in progress (RTCE = 1), rewrite the registers after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the registers.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.




Figure 8 - 25 Procedure for Writing Real-time Clock 2 (When the Alarm Interrupt is in Use)

- **Note** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution 1. Complete the parts of the process from the start of INTRTC interrupt processing to clearing the RWAIT bit to 0 within 1 second.
- Caution 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR registers while counting is in progress (RTCE = 1), rewrite the registers after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the registers.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.

8.4.5 Setting alarm of real-time clock 2

Set the alarm time after setting 0 to WALE (alarm operation invalid) first.

Start RTCWEN = 1 Enables writing to registers. WALE = 0WALIE = 1 Setting ALARMWM Setting ALARMWH Setting ALARMWW WALE = 1Match operation of alarm is valid. Waiting at least for 2 fRTC clocks RTCWEN = 0 Disables writing to registers. No INTRTC = 1? Yes No WAFG = 1?Match detection of alarm Yes Constant-period Alarm processing interrupt handling

Figure 8 - 26 Alarm Setting Procedure

Remark 1. ALARMWM, ALARMWH, and ALARMWW may be written in any sequence.

Remark 2. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

8.4.6 1 Hz output of real-time clock 2

Start RTCWEN = 1 Enables writing to registers. RTCE = 0Stops counter operation. Port setting Sets P30 and PM30. RCLOE1 = 1 Enables output (1 Hz) of the RTC1HZ pin. RTCE = 1 Starts counter operation. Waiting at least for 2 fRTC clocks RTCWEN = 0 Disables writing to registers. Output start from RTC1HZ pin


Figure 8 - 27 1 Hz Output Setting Procedure

8.4.7 Clock error correction register setting procedure

To set the clock error correction register (SUBCUD), perform the following procedure in the interrupt handling routine of the correction timing signal interrupt (INTRTIT).

Caution The process from generation of a correction timing signal interrupt (INTRTIT) to the interrupt response and SUBCUD setting should be completed within 1 second (before the next timing of correction every second).

Set the clock error correction register after setting RTCWEN to 1 first. Then set RTCWEN to 0.



8.4.8 Example of watch error correction of real-time clock 2

The clock can be corrected every second with a minimum resolution and accuracy of 0.96 ppm when it is slow or fast, by setting a value to the clock error correction register.

The following shows how to calculate the target correction value, and how to calculate the F8 to F0 values of the clock error correction register from the target correction value.

Calculating the target correction value 1

(When using output frequency of the RTC1HZ pin)

[Measuring the oscillation frequency]

The oscillation frequency Note of each product is measured by outputting about 1 Hz from the RTC1HZ pin when the F15 of the watch error correction register (SUBCUD) is set to 1 (stops the watch error correction).

Note See **8.4.6 1 Hz output of real-time clock 2** for the setting procedure of outputting about 1 Hz from the RTC1HZ pin.

[Measuring the oscillation frequency]

(When the output frequency from the RTCCL pin is 0.9999817 Hz)

Oscillation frequency = $32768 \times 0.9999817 \approx 32767.4 \text{ Hz}$

Assume the target frequency to be 32768 Hz. Then the target correction value is calculated as follows.

```
Target correction value = Oscillation frequency \div Target frequency - 1
= 32767.4 \div 32768 - 1
\approx -18.3 ppm
```

- **Remark 1.** The oscillation frequency is the input clock (fRTC). It can be calculated from the output frequency of the RTC1HZ pin \times 32768 when stops the watch error correction.
- Remark 2. The target correction value is the oscillation frequency deviation (unit: [ppm]) of the crystal resonator.
- Remark 3. The target frequency is the frequency resulting after watch error correction performed.

Calculating the F8 to F0 value of the watch error correction register

The F8 to F0 value of the SUBCUD register is calculated from the target correction value by using the following expression.

$$SUBCUD[8:0] = \left[\frac{Target \ correction \ value \ [ppm] \times 2^{20}}{10^6}\right]_{Binary \ (9 \ digits)} + 0 \ 0010 \ 0000 \ B$$

Examples 1. When target correction value = -18.3 [ppm]

$$\begin{aligned} \text{SUBCUD[8:0]} &= (\text{-}18.3 \times 2^{20} \, / \, 10^6) \, \text{Binary (9 digits)} + 000100000B \\ &= (\text{-}19.1889408) \, \text{Binary (9 digits)} + 000100000B \\ &= (000010011B) \, 2\text{'s complement} + 000100000B \\ &= 111101101B + 000100000B \\ &= 000001101B \end{aligned}$$

Examples 2. When target correction value = 94.0 [ppm]

$$\begin{aligned} \text{SUBCUD[8:0]} &= (94.0 \times 2^{20} \, / \, 10^6) \, \text{Binary (9 digits)} + 000100000B \\ &= (98.566144) \, \text{Binary (9 digits)} + 000100000B \\ &= 001100011B + 000100000B \\ &= 010000011B \end{aligned}$$

CHAPTER 9 12-BIT INTERVAL TIMER

9.1 Functions of 12-bit Interval Timer

An interrupt (INTIT) is generated at any previously specified time interval. It can be utilized for wakeup from STOP mode.


9.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Table 9 - 1 Configuration of 12-bit Interval Timer

Item	Configuration
Counter	12-bit counter
Control registers	Peripheral enable register 1 (PER1)
	Subsystem clock supply mode control register (OSMC)
	12-bit interval timer control register (ITMC)

Figure 9 - 1 Block Diagram of 12-bit Interval Timer



9.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 1 (PER1)
- Subsystem clock supply mode control register (OSMC)
- 12-bit interval timer control register (ITMC)



9.3.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9 - 2 Format of Peripheral enable register 1 (PER1)

Address: F007AH		After reset: 00l	H R/W					
Symbol	<7>	6	<5>	4	<3>	<2>	<1>	<0>
PER1	TMKAEN	0	CMPEN	0	DTCEN	0	MUXEN	DACEN

TMKAEN	Control of 12-bit interval timer input clock supply		
0	Stops input clock supply. • SFRs used by the 12-bit interval timer cannot be written. • The 12-bit interval timer is in the reset status.		
1	Enables input clock supply. SFRs used by the 12-bit interval timer can be read and written.		

- Caution 1. When using the 12-bit interval timer, be sure to first set the TMKAEN bit to 1 and then set the interval timer control register (ITMC), while oscillation of the count clock (fRTC) is stable. If TMKAEN = 0, writing to the registers controlling the 12-bit interval timer is ignored, and, even if the register is read, only the default value is read (except the subsystem clock supply mode control register (OSMC)).
- Caution 2. Clock supply to peripheral functions other than the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver can be stopped in STOP mode or HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the subsystem clock supply mode control register (OSMC) to 1.
- Caution 3. Be sure to clear bits 2, 4 and 6 to "0".

9.3.2 Subsystem clock supply mode control register (OSMC)

The WUTMMCK0 bit can be used to select the 12-bit interval timer operation clock.

In addition, by stopping clock functions that are unnecessary, the RTCLPC bit can be used to reduce power consumption. For details about setting the RTCLPC bit, see **CHAPTER 5 CLOCK GENERATOR**.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9 - 3 Format of Subsystem clock supply mode control register (OSMC)

Address: F00F3H		After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

WUTMMCK0	Selection of operation clock for real-time clock 2,	Selection of clock output from PCLBUZn pin of		
Note	12-bit interval timer, 8-bit interval timer, and LCD	clock output/buzzer output		
	controller/driver.			
0	Subsystem clock (fSUB)	Selecting the subsystem clock (fsub) is enabled.		
1	Low-speed on-chip oscillator clock (fIL)	Selecting the subsystem clock (fSUB) is disabled.		

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

Caution

The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver are all stopped.

These are stopped as follows:

Real-time clock 2: Set the RTCE bit to 0. 12-bit interval timer: Set the RINTE bit to 0.

8-bit interval timer: Set the TSTART00 and TSTART01 bits to 0. LCD controller/driver: Set the SCOC and VLCON bits to 0.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of the 12-bit interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1)

TSTART00: Bit 0 of the 8-bit interval timer control register 0 (TRTCR0) TSTART01: Bit 2 of the 8-bit interval timer control register 0 (TRTCR0)

VLCON: Bit 5 of LCD mode register 1 (LCDM1)

9.3.3 12-bit interval timer control register (ITMC)

This register is used to set up the starting and stopping of the 12-bit interval timer operation and to specify the timer compare value.

The ITMC register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0FFFH.

Figure 9 - 4 Format of 12-bit interval timer control register (ITMC)

 Address: FFF90H
 After reset: 0FFFH
 R/W

 Symbol
 15
 14
 13
 12
 11 to 0

 ITMC
 RINTE
 0
 0
 0
 ITMCMP11 to ITMCMP0

	RINTE	12-bit interval timer operation control		
0 Count operation stopped (count clear)		Count operation stopped (count clear)		
	1	Count operation started		

ITMCMP11 to ITMCMP0	Specification of the 12-bit interval timer compare value
001H	These bits generate an interrupt at the fixed cycle (count clock cycles × (ITMCMP setting
•	+ 1)).
•	
•	
FFFH	
000H	Setting prohibited

Example interrupt cycles when 001H or FFFH is specified for ITMCMP11 to ITMCMP0

- ITMCMP11 to ITMCMP0 = 001H, count clock: when fsuB = 32.768 kHz 1/32.768 [kHz] \times (1 + 1) = 0.06103515625 [ms] \cong 61.03 [μ s]
- ITMCMP11 to ITMCMP0 = FFFH, count clock: when fSUB = 32.768 kHz

 $1/32.768 \text{ [kHz]} \times (4095 + 1) = 125 \text{ [ms]}$

- Caution 1. Before changing the RINTE bit from 1 to 0, use the interrupt mask flag register to disable the INTIT interrupt servicing. When the operation starts (from 0 to 1) again, clear the ITIF flag, and then enable the interrupt servicing.
- Caution 2. The value read from the RINTE bit is applied one count clock cycle after setting the RINTE bit.
- Caution 3. When setting the RINTE bit after returned from standby mode and entering standby mode again, confirm that the written value of the RINTE bit is reflected, or wait that more than one clock of the count clock has elapsed after returned from standby mode. Then enter standby mode.
- Caution 4. Only change the setting of the ITMCMP11 to ITMCMP0 bits when RINTE = 0.

 However, it is possible to change the settings of the ITMCMP11 to ITMCMP0 bits at the same time as when changing RINTE from 0 to 1 or 1 to 0.



9.4 12-bit Interval Timer Operation

9.4.1 12-bit interval timer operation timing


The count value specified for the ITMCMP11 to ITMCMP0 bits is used as an interval to operate an 12-bit interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1, the 12-bit counter starts counting.

When the 12-bit counter value matches the value specified for the ITMCMP11 to ITMCMP0 bits, the 12-bit counter value is cleared to 0, counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the 12-bit interval timer is as follows.

Figure 9 - 5 12-bit Interval Timer Operation Timing (ITMCMP11 to ITMCMP0 = 0FFH, count clock: fs∪B = 32.768 kHz)




9.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode

When setting the RINTE bit after returned from HALT or STOP mode and entering HALT or STOP mode again, write 1 to the RINTE bit, and confirm the written value of the RINTE bit is reflected or wait for at least one cycle of the count clock.

Then, enter HALT or STOP mode.

- After setting RINTE to 1, confirm by polling that the RINTE bit has become 1, and then enter HALT or STOP mode (see **Example 1** in **Figure 9 6**).
- After setting RINTE to 1, wait for at least one cycle of the count clock and then enter HALT or STOP mode (see **Example 2** in **Figure 9 6**).

Figure 9 - 6 Procedure of entering to HALT or STOP mode after setting RINTE to 1



CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

10.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

The PCLBUZn pin outputs a clock selected by clock output select register n (CKSn).

Figure 10 - 1 shows the Block Diagram of Clock Output/Buzzer Output Controller.

Remark n = 0, 1






Figure 10 - 1 Block Diagram of Clock Output/Buzzer Output Controller

- Note 1. For output frequencies available from PCLBUZ0 and PCLBUZ1, refer to 35.4 AC Characteristics.
- **Note 2.** Selecting fSUB as the output clock of the clock output/buzzer output controller is prohibited when the WUTMMCK0 bit of the OSMC register is set to 1.

Remark The clock output/buzzer output pins in above diagram shows the information with PIOR2 = 0.

10.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 10 - 1 Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output select registers n (CKSn)
	Port mode registers 0, 1, 3, 4 (PM0, PM1, PM3, PM4)
	Port registers 0, 1, 3, 4 (P0, P1, P3, P4)

10.3 Registers Controlling Clock Output/Buzzer Output Controller

The following register is used to control the clock output/buzzer output controller.

- Clock output select registers n (CKSn)
- Port mode registers 0, 1, 3, 4 (PM0, PM1, PM3, PM4)
- Port registers 0, 1, 3, 4 (P0, P1, P3, P4)

10.3.1 Clock output select registers n (CKSn)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and set the output clock.

Select the clock to be output from the PCLBUZn pin by using the CKSn register.

The CKSn register are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

0

Figure 10 - 2 Format of Clock output select registers n (CKSn)

CKSn PCLOEn 0 0 CSELn CCSn2 CCSn1 CCSn0

PCLOEn	PCLBUZn pin output enable/disable specification
0	Output disable (default)
1	Output enable

CSELn	CCSn2	CCSn1	CCSn0	F	CLBUZn pin	output clock	selection	
					fmain =	fmain =	fmain =	fmain =
					5 MHz	10 MHz	20 MHz	24 MHz
0	0	0	0	fmain	5 MHz	Setting	Setting	Setting
						prohibited	prohibited	prohibited
						Note 1	Note 1	Note 1
0	0	0	1	fmain/2	2.5 MHz	5 MHz	Setting	Setting
							prohibited	prohibited
							Note 1	Note 1
0	0	1	0	fmain/2 ²	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	fmain/2 ³	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	fmain/2 ⁴	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	fmain/2 ¹¹	2.44 kHz	4.88 kHz	9.77 kHz	11.7 kHz
0	1	1	0	fmain/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
0	1	1	1	fmain/2 ¹³	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	0	0	0	fSUB Note 2		32.76	8 kHz	
1	0	0	1	fsuB/2 Note 2		16.38	4 kHz	
1	0	1	0	fSUB/2 ² Note 2		8.192	2 kHz	
1	0	1	1	fsuB/2 ³ Note 2 4.096 kHz				
1	1	0	0	fsuB/2 ⁴ Note 2 2.048 kHz				
1	1	0	1	fsuB/2 ⁵ Note 2 1.024 kHz				
1	1	1	0	fSUB/26 Note 2 512 Hz				
1	1	1	1	fSUB/27 Note 2		256	6 Hz	

Note 1. Use the output clock within a range of 8 MHz. See 35.4 AC Characteristics for details.

Note 2. Selecting fSUB as the output clock of the clock output/buzzer output controller is prohibited when the WUTMMCK0 bit of the OSMC register is set to 1.

Caution 1. Change the output clock after disabling clock output (PCLOEn = 0).

Caution 2. To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction.

Remark 1. n = 0, 1

Remark 2. fMAIN: Main system clock frequency fSUB: Subsystem clock frequency



10.3.2 Registers that control port functions of clock output/buzzer output pins

Using the clock output/buzzer output requires setting of the registers that control the port functions for the port pins with which the clock output/buzzer output pin functions for the target channel are multiplexed (port mode register (PMxx), port register (Pxx)). For details, see **4.3.1 Port mode registers (PMxx)** and **4.3.2 Port registers (Pxx)**.

Using a port pin which is multiplexed with a clock output/buzzer output function (e.g. P14/INTP7/SCK20/SCL20/PCLBUZ0/SEG29, P36/PCLBUZ1/RxD1/SI10/SDA10 /SEG26) for clock output/buzzer output requires setting the corresponding bits in the port mode register (PMxx) and port register (Pxx) to 0.

Example: When P14/INTP7/SCK20/SCL20/PCLBUZ0/SEG29 is to be used for clock output/buzzer output

Set the PM14 bit of port mode register 1 to 0.

Set the P14 bit of port register 1 to 0.

Set the PFSEG29 bit of LCD port function register 3 to 0.



10.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

The PCLBUZ0 pin outputs a clock/buzzer selected by clock output select register 0 (CKS0).

The PCLBUZ1 pin outputs a clock/buzzer selected by clock output select register 1 (CKS1).


10.4.1 Operation as output pin

The PCLBUZn pin is output as the following procedures.

- <1> Set 0 in the bit of the port mode register (PMxx) and port register (Px) which correspond to the port which has a pin used as the PCLBUZ0 pin.
- <2> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of the clock output select register (CKSn) of the PCLBUZn pin (output in disabled status).
- <3> Set bit 7 (PCLOEn) of the CKSn register to 1 to enable clock/buzzer output.
- Remark 1. The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOEn bit) is switched. At this time, pulses with a narrow width are not output. Figure 10 3 shows enabling or stopping output using the PCLOEn bit and the timing of outputting the clock.

Remark 2. n = 0, 1

Figure 10 - 3 Timing of Outputting Clock from PCLBUZn Pin



10.5 Cautions of clock output/buzzer output controller

When the main system clock is selected for the PCLBUZn output (CSELn = 0), if STOP or HALT mode is entered within 1.5 clock cycles output from the PCLBUZn pin after the output is disabled (PCLOEn = 0), the PCLBUZn output width becomes shorter.

CHAPTER 11 WATCHDOG TIMER

11.1 Functions of Watchdog Timer

The counting operation of the watchdog timer is set by the option byte (000C0H).

The watchdog timer operates on the low-speed on-chip oscillator clock (fIL).

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register
- If data is written to the WDTE register during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of the RESF register, see **CHAPTER 25 RESET FUNCTION**.

When 75% of the overflow time + 1/2fiL is reached, an interval interrupt can be generated.



11.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 11 - 1 Configuration of Watchdog Timer

Item	Configuration	
Counter	Internal counter (17 bits)	
Control register	Watchdog timer enable register (WDTE)	


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Table 11 - 2 Setting of Option Bytes and Watchdog Timer

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Remark For the option byte, see CHAPTER 30 OPTION BYTE.

Figure 11 - 1 Block Diagram of Watchdog Timer



Remark fil: Low-speed on-chip oscillator clock

11.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

11.3.1 Watchdog timer enable register (WDTE)

Writing "ACH" to the WDTE register clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH or 1AH Note.

Figure 11 - 2 Format of Watchdog timer enable register (WDTE)

Address: Ff	FFABH	After reset: 9AH/1AH Note		R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

Note

The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H). To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

Caution 1. If a value other than "ACH" is written to the WDTE register, an internal reset signal is generated.

Caution 2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.

Caution 3. The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).

11.4 Operation of Watchdog Timer

11.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
 - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 30 OPTION BYTE**).

WDTON	Watchdog Timer Counter	
0	Counter operation disabled (counting stopped after reset)	
1	Counter operation enabled (counting started after reset)	

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 11.4.2 Setting overflow time of watchdog timer and CHAPTER 30 OPTION BYTE).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see 11.4.3 Setting window open period of watchdog timer and CHAPTER 30 OPTION BYTE).
- 2. After a reset release, the watchdog timer starts counting.
- By writing "ACH" to the watchdog timer enable register (WDTE) after the watchdog timer starts counting
 and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting
 again.
- 4. After that, write the WDTE register the second time or later after a reset release during the window open period. If the WDTE register is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to the WDTE register, an internal reset signal is generated.

An internal reset signal is generated in the following cases.

- If a 1-bit manipulation instruction is executed on the WDTE register
- If data other than "ACH" is written to the WDTE register
- Caution 1. When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
- Caution 2. After "ACH" is written to the WDTE register, an error of up to 2 clocks (fIL) may occur before the watchdog timer is cleared.



Caution 3. The watchdog timer can be cleared immediately before the count value overflows.

Caution 4. The operation of the watchdog timer in the HALT and STOP and SNOOZE modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		
In SNOOZE mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.



11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

Table 11 - 3 Setting of Overflow Time of Watchdog Timer

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer (fIL = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /fı∟ (3.71 ms)
0	0	1	2 ⁷ /f _{IL} (7.42 ms)
0	1	0	28/fiL (14.84 ms)
0	1	1	2 ⁹ /f _{IL} (29.68 ms)
1	0	0	2 ¹¹ /fiL (118.72 ms)
1	0	1	2 ¹³ /fiL (474.89 ms) ^{Note}
1	1	0	2 ¹⁴ /fiL (949.79 ms) ^{Note}
1	1	1	2 ¹⁶ /fiL (3799.18 ms) ^{Note}

Note

Using the watchdog timer under the following conditions may lead to the generation of an interval interrupt (INTWDTI) after one cycle of the watchdog timer clock once the watchdog timer counter has been cleared.

Usage conditions that may lead to the generation of an interval interrupt:

- The overflow time of the watchdog timer is set to $2^{13}/f_{IL}$, $2^{14}/f_{IL}$, or $2^{16}/f_{IL}$,
- the interval interrupt is in use (the setting of the WDTINT bit of the relevant option byte is 1), and
- ACH is written to the WDTE register (FFFABH) when the watchdog timer counter has reached or exceeded 75% of the overflow time.

This interrupt can be masked by clearing the watchdog timer counter through steps 1 to 5 below.

- 1. Set the WDTIMK bit of interrupt mask flag register 0 (MK0L) to 1 before clearing the watchdog timer counter.
- 2. Clear the watchdog timer counter.
- 3. Wait for at least 80 µs.
- 4. Clear the WDTIIF bit of interrupt request flag register 0 (IF0L) to 0.
- 5. Clear the WDTIMK bit of interrupt mask flag register 0 (MK0L) to 0.

Remark


fil: Low-speed on-chip oscillator clock frequency

11.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 50%



Caution When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

Table 11 - 4 Setting Window Open Period of Watchdog Timer

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	Setting prohibited
0	1	50%
1	0	75%Note
1	1	100%

Note

When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (fiL = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the window open period is set to 75%
0	0	0	26/fiL (3.71 ms)	1.85 ms to 2.51 ms
0	0	1	2 ⁷ /fiL (7.42 ms)	3.71 ms to 5.02 ms
0	1	0	28/fiL (14.84 ms)	7.42 ms to 10.04 ms
0	1	1	2 ⁹ /fiL (29.68 ms)	14.84 ms to 20.08 ms
1	0	0	2 ¹¹ /fiL (118.72 ms)	56.36 ms to 80.32 ms
1	0	1	2 ¹³ /fiL (474.89 ms)	237.44 ms to 321.26 ms
1	1	0	2 ¹⁴ /fiL (949.79 ms)	474.89 ms to 642.51 ms
1	1	1	2 ¹⁶ /fiL (3799.18 ms)	1899.59 ms to 2570.04 ms

Caution When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of the WINDOW1 and WINDOW0 bits.

Remark If the overflow time is set to 29/fil, the window close time and open time are as follows.

	Setting of Window Open Period					
	50%	75%	100%			
Window close time	0 to 20.08 ms	0 to 10.04 ms	None			
Window open time	20.08 to 29.68 ms	10.04 to 29.68 ms	0 to 29.68 ms			

<When window open period is 50%>

• Overflow time:

 $2^{9}/fil$ (MAX.) = $2^{9}/17.25$ kHz = 29.68 ms

• Window close time:

0 to $2^{9}/\text{fil}$ (MIN.) × (1 - 0.5) = 0 to $2^{9}/12.75$ kHz × 0.5 = 0 to 20.08 ms

• Window open time:

 2^9 /fiL (MIN.) × (1 - 0.5) to 2^9 /fiL (MAX.) = 2^9 /12.75 kHz × 0.5 to 2^9 /17.25 kHz = 20.08 to 29.68 ms



11.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when 75% of overflow time + 1/2fiL is reached.

Table 11 - 5 Setting of Watchdog Timer Interval Interrupt

WDTINT	Use of Watchdog Timer Interval Interrupt
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% of overflow time + 1/2fiL is reached. Note

Note

When the interval interrupt of the watchdog timer is in use, clear the counter of the watchdog timer by following the procedure described in the note in 11.4.2 Setting overflow time of watchdog timer.

Caution

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark

The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

CHAPTER 12 12-BIT A/D CONVERTER

In this chapter, "PCLK" is used to refer to CPU/peripheral hardware clock (fCLK).

12.1 Overview

This MCU incorporates one unit of a 12-bit successive approximation A/D converter. Up to 15 channel analog inputs, temperature sensor output, and internal reference voltage are selectable for conversion.

The 12-bit A/D converter converts a maximum of 15 selected channels of analog inputs, temperature sensor output, and internal reference voltage, which have been selected, into a 12-bit digital value through successive approximation.

The A/D converter has three operating modes: single scan mode in which the analog inputs of up to 15 arbitrarily selected channels are converted only once in ascending channel order; and continuous scan mode in which the analog inputs of up to 15 arbitrarily selected channels are continuously converted in ascending channel order.

Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages internally generated in the 12-bit A/D converter is converted.

It is prohibited to simultaneously select both temperature sensor output and internal reference voltage. Perform A/D conversion independently for the temperature sensor output or the internal reference voltage.

The external pin input (AVREFP), voltage reference voltage output (VREFOUT), analog reference voltage (AVDD), or internal reference voltage (VBGR) is selectable as the reference voltage on the high-potential side. The external pin input (AVREFM) or the analog reference voltage (AVSS) is selectable as the reference voltage on the low-potential side.

Table 12 - 1 lists the specifications of the 12-bit A/D converter and Table 12 - 2 lists the functions of the 12-bit A/D converter. Figure 12 - 1 shows a block diagram of the 12-bit A/D converter.



Table 12 - 1 Specifications of 12-Bit A/D Converter

Item	Description
Number of units	One unit
Input channels	Up to 15 channels (including a dedicated one for internal 1/2 AVDD)
Extended analog function	Temperature sensor output, internal reference voltage
A/D conversion method	Successive approximation method
Resolution	12 bits
Conversion time Note 6	3 μs per channel (fastest conversion time) (when A/D conversion clock ADCLK = 24 MHz)
A/D conversion clock	Peripheral hardware clock PCLK ^{Note 1} and A/D conversion clock ADCLK ^{Note 1} can be set so that the frequency division ratio should be one of the following. PCLK to ADCLK frequency division ratio = 1:1, 2:1, 4:1, 8:1
Data registers	 15 registers for analog input (including a dedicated one for internal 1/2 AVDD) One register for temperature sensor output One register for internal reference voltage One register for self-diagnosis The results of A/D conversion are stored in 12-bit A/D data registers. 12-bit accuracy output for the results of A/D conversion The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits Note 2 in the A/D data registers in A/D-converted value addition mode.
Operating modes Note 5	 Single scan mode: A/D conversion is performed only once on the analog inputs of up to 15 channels arbitrarily selected. A/D conversion is performed only once on the temperature sensor output. A/D conversion is performed only once on the internal reference voltage. Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to 15 channels arbitrarily selected.
Conditions for A/D conversion start	Software trigger Synchronous trigger Trigger by the event link controller (ELC). Asynchronous trigger A/D conversion can be triggered by the external trigger ADTRG pin.
Functions	Variable sampling state count (selectable per channel) Self-diagnosis of 12-bit A/D converter Selectable A/D-converted value addition mode or average mode Automatic clear function of A/D data registers
Interrupt sources	 A/D scan end interrupt request (INTAD) can be generated on completion of single scan. The INTAD interrupt can activate the data transfer controller (DTC).
Event link function	Scan can be started by a trigger output by the ELC.
Reference voltageNote 4	 AVREFP/VREFOUT, AVDD, or the internal reference voltage is selectable as the reference voltage on the high-potential side. AVREFM or AVSS is selectable as the reference voltage on the low-potential side.
Low power consumption function	Clock supply stop state can be set. Note 3

- **Note 1.** The frequency divisor for the peripheral hardware clock PCLK and A/D conversion clock ADCLK is set in the ADCKS register. Note that the ADCLK cannot be set to a frequency below 1 MHz.
- Note 2. The number of extended bits during addition differs depending on the A/D conversion accuracy and the addition count.

 2-bit extension: A/D conversion accuracy = 1-time to 4-time conversion (addition zero to three times)

 4-bit extension: A/D conversion accuracy = 16-time conversion in 12-bit mode (addition 15 times)
- Note 3. Wait for 1 µs or longer to start A/D conversion after release from the clock supply stop state.
- **Note 4.** The BGR output can be used as the reference voltage or to provide an input for A/D conversion. When it is used as the reference voltage, manual discharging is required.
- Note 5. When the temperature sensor or internal reference voltage is selected, do not use the continuous scan mode.



Note 6. For the conversion time, refer to A/D conversion processing time (tconv) in Table 12 - 8 Times for Conversion during Scanning (in Numbers of Cycles of ADCLK and PCLK).

Table 12 - 2 Functions of 12-Bit A/D Converter

	Ite	Pin Name, Abbreviation	
Analog input channels			ANI00 to ANI13, 1/2 AVDD (ANI14), temperature sensor output, internal reference voltage
Conditions for	Software	Software trigger	Enabled
A/D conversion	Asynchronous trigger	ADTRG	Enabled
start	Synchronous trigger	ELC trigger	Enabled
Interrupt		INTAD interrupt	
Setting of clock su	upply stop function	PER0.ADCEN bit	

Figure 12 - 1 Block Diagram of 12-Bit A/D Converter




Table 12 - 3 lists the input pins of the 12-bit A/D converter.

Table 12 - 3 Input and Output Pins of 12-Bit A/D Converter

Pin Name	I/O	Function
AVDD	-	Analog block power supply pin
AVss	-	Analog block ground pin
AVREFP/VREFOUT	Input/output	Reference power supply pin
AVREFM	Input	Reference power supply ground pin
ANI00 to ANI13	Input	Analog input pins 0 to 13
ADTRG	Input	External trigger input pin for starting A/D conversion

12.2 Register Descriptions

Table 12 - 4 Registers of the 12-bit A/D Converter

Pin Name	Function
Peripheral enable register 0	PER0
A/D data registers y (y = 0 to 14)	ADDRy
A/D temperature sensor data register	ADTSDR
A/D internal reference voltage data register	ADOCDR
A/D self-diagnosis data register	ADRD
A/D control register	ADCSR
A/D channel select register A0	ADANSA0
A/D-converted value addition/average function select register 0	ADADS0
A/D-converted value addition/average count select register	ADADC
A/D control extended register	ADCER
A/D conversion start trigger select register	ADSTRGR
A/D conversion extended input control register	ADEXICR
A/D sampling state register n (n = 0 to 14, T, O)	ADSSTRn
A/D high-potential/low-potential reference voltage control register	ADHVREFCNT
A/D conversion clock control register	ADCKS
Analog reference voltage control register	VREFCR

12.2.1 Peripheral enable registers 0 (PER0)

Figure 12 - 2 Format of Peripheral enable register 0 (PER0)

Address: F00F0H After reset: 00H R/W Symbol 6 <5> <4> <3> <2> 1 <0> PER0 RTCWEN ADCEN IICA0EN SAU1EN SAU0EN TAU0EN 0 0

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply. • SFRs used by the A/D converter cannot be written. • The A/D converter is in the reset status.
1	Enables input clock supply. SFRs used by the A/D converter can be read and written.

12.2.2 A/D data registers y (ADDRy)

A/D temperature sensor data register (ADTSDR)

A/D internal reference voltage data register (ADOCDR)

ADDRy (y = 0 to 14) are 16-bit read-only registers which store the A/D conversion results.

The ADDR0 to ADDR13 registers correspond to the ANI00 to ANI13 pin input voltage, and the ADDR14 register corresponds to the 1/2 AVDD voltage.

ADTSDR is a 16-bit read-only register that stores the A/D conversion results of the temperature sensor output. ADOCDR is a 16-bit read-only register that stores the A/D conversion results of the internal reference voltage.

The format of each register differs depending on the conditions below.

- Settings of the A/D data register format select bit (ADCER.ADRFMT) (flush-right or flush-left)
- Settings of the addition count select bits (ADADC.ADC[2:0]) (addition once, twice, three, or 15 times)
- Settings of the average mode enable bit (ADADC.AVEE) (addition or average)

The data formats for each given condition are shown below.

- (1) When A/D-Converted Value Addition/Average Mode is Not Selected
 - · Flush-right format

The A/D-converted value is stored in bits 11 to 0. Bits 15 to 12 are read as 0.

· Flush-left format

The A/D-converted value is stored in bits 15 to 4. Bits 3 to 0 are read as 0.

- (2) When A/D-Converted Average Mode is Selected
 - · Flush-right format

The mean value of the A/D-converted results of the same channel is stored in bits 11 to 0. Bits 15 to 12 are read as 0.

· Flush-left format

The mean value of the A/D-converted results of the same channel is stored in bits 15 to 4. Bits 3 to 0 are read as 0.

A/D-converted value average mode can be set only when twice or four times is selected in A/D-converted value addition mode.

- (3) When A/D-Converted Value Addition Mode is Selected
 - Flush-right format (A/D-converted value addition mode and 1-time to 4-time conversion selected) The value added by the A/D-converted value of the same channel is stored in bits 13 to 0. Bits 15 and 14 are read as 0.
 - Flush-right format (A/D-converted value addition mode and 16-time conversion selected)
 The value added by the A/D-converted value of the same channel is stored in bits 15 to 0.
 - Flush-left format (A/D-converted value addition mode and 1-time to 4-time conversion selected)
 The value added by the A/D-converted value of the same channel is stored in bits 15 to 2.
 Bits 1 and 0 are read as 0.
 - Flush-left format (A/D-converted value addition mode and 16-time conversion selected)

 The value added by the A/D-converted value of the same channel is stored in bits 15 to 0.

When A/D-converted addition mode is selected, the value added by the A/D-converted value of the same channel is indicated. The number of A/D conversions can be set to 1, 2, 3, 4, or 16 times. If A/D-converted addition mode is selected, when the conversion count is set to 1 to 4 times, the value added by the A/D conversion result is retained in the A/D data register as 2-bit extended data of the conversion accuracy bits; when the conversion count is set to 16 times, the value added by the A/D conversion result is retained in the A/D data register as 4-bit extended data of the conversion accuracy bits. Even if A/D-converted value addition mode is selected, the value is stored in the A/D data register according to the settings of the A/D data register format select bits.




Figure 12 - 3 Format of A/D Data Register y (ADDRy), A/D Temperature Sensor Data Register (ADTSDR), and A/D Internal Reference Voltage Data Register (ADOCDR)

Address:	ADDR0	: F0620	h, ADD	R1: F06	622h, Al	DDR2: F	F0624h,	ADDR	3: F0620	6h, ADD)R4: F0	628h, A	DDR5:	F062Ah	١,	
	ADDR6	: F0620	Ch, ADD	R7: F0	62Eh, A	DDR8:	F0630h	, ADDR	9: F063	2h, ADI	DR10: F	0634h,	ADDR1	1: F063	36h,	
	ADDR1	2: F063	8h, ADI	DR13: F	063Ah	, ADDR	14: F06	3Ch, AE	TSDR:	F061A	h, ADO	CDR: F	061Ch			
After rese	t: 0000l	h														
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRy																
ADDRY																
ADTSDR																
ADOCDR						•			•		•			·		

Remark y = 0 to 14

12.2.3 A/D self-diagnosis data register (ADRD)

Figure 12 - 4 Format of A/D Self-diagnosis Data Register (ADRD)



ADRD is a 16-bit read-only register that stores the A/D conversion results based on the 12-bit A/D converter's self-diagnosis. In addition to the A/D-converted value, the self-diagnosis status is included in. In the ADRD register, the different formats are used depending on the conditions below.

• Settings of the A/D data register format select bit (ADCER.ADRFMT) (flush-right or flush-left)

The A/D-converted value addition mode and A/D-converted value average mode cannot be applied to the A/D self-diagnosis function. For details of self-diagnosis, see 12.2.8 A/D control extended register (ADCER).

The data formats for each given condition are shown below.

Flush-right format

The A/D-converted value is stored in bits 11 to 0. The self-diagnosis status is stored in bits 15 and 14. Bits 13 and 12 are read as 0.

Flush-left format

The A/D-converted value is stored in bits 15 to 4. The self-diagnosis status is stored in bits 1 and 0. Bits 3 and 2 are read as 0.

Table 12 - 5 Self-diagnosis Status Description Note

Bits 15 and 14 for Flush-right Format Setting Bits 1 and 0 for Flush-left Format Setting	Self-diagnosis Status
00b	Self-diagnosis has never been executed since power-on.
01b	Self-diagnosis using the voltage of 0 V has been executed.
10b	Self-diagnosis using the voltage of reference power supply x 1/2 has been executed.
11b	Self-diagnosis using the voltage of reference power supply has been executed.

Note For details of self-diagnosis, see 12.2.8 A/D control extended register (ADCER).



12.2.4 A/D control register (ADCSR)

The ADCSR register sets A/D conversion start trigger, enables/disables scan end interrupt, selects the scan mode, and starts or stops A/D conversion.

This register can be set by 16-bit memory manipulation instructions.

Figure 12 - 5 Format of A/D Control Register (ADCSR)

Address: F0600h After reset: 0000h R/W Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADCS[1:0] ADCSR ADST ADIE 0 ADHSC TRGE EXTRG Ω n 0 0 n 0 0 0

ADST	A/D conversion start bit
0	Stops A/D conversion process.
1	Starts A/D conversion process.

The ADST bit starts or stops A/D conversion process.

Before the ADST bit is set to 1, set the A/D conversion clock, the conversion mode, and conversion target analog input. [Setting conditions]

- 1 is written by software.
- The synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits is detected with ADCSR.EXTRG and ADCSR.TRGE bits being set to 0 and 1, respectively.
- The asynchronous trigger is detected with the ADCSR.TRGE and ADCSR.EXTRG bits being set to 1 and the ADSTRGR.TRSA[5:0] bits being set to 000000b.

[Clearing conditions]

- 0 is written by software.
- The A/D conversion of all the selected channels, the temperature sensor output, or the internal reference voltage is completed in single scan mode.

ADCS[1:0]	Scan mode select bit
00	Single scan mode
01	Setting prohibited
10	Continuous scan mode
11	Setting prohibited

The ADCS[1:0] bits select the scan mode.

In single scan mode, A/D conversion is performed for the analog inputs of a maximum of 15 channels selected with the ADANSA0 register in the ascending order of the channel number, and when one cycle of A/D conversion is completed for all the selected channels, the scan conversion is stopped.

In continuous scan mode, while the ADCSR.ADST bit is 1, A/D conversion is performed for the analog inputs of a maximum of 15 channels selected with the ADANSA0 register in the ascending order of the channel number, and when one cycle of A/D conversion is completed for all the selected channels, A/D conversion is repeated from the first channel. If the ADCSR.ADST bit is set to 0 during continuous scan, A/D conversion is stopped even if scanning is in progress.

When selecting the temperature sensor output or internal reference voltage, select single scan mode, and deselect all the channels selected with the ADANSA0 register before performing A/D conversion. When A/D conversion of the selected temperature sensor output or internal reference voltage is completed, A/D conversion is stopped. The ADCS[1:0] bits should be set while the ADST bit is 0. They should not be set simultaneously when 1 is written to the ADST bit.

ADIE	Scan end interrupt enable bit				
0	Disables INTAD interrupt generation upon scan completion.				
1	1 Enables INTAD interrupt generation upon scan completion.				
The ADIE bit 6	The ADIE bit enables or disables the A/D scan end interrupt (INTAD) in scans.				



ADHSC	A/D conversion select bit				
0	High-speed conversion				
1	Normal conversion				

The ADHSC bit sets the operating mode of A/D conversion. Note that high-speed conversion is not available when VBGR is selected.

When modifying this bit, set the 12-bit converter to the standby state. For the procedure for modifying the ADHSC bit, see 12.9.9 ADHSC bit rewriting procedure.

TRGE Trigger start enable bit					
0	Disables A/D conversion to be started by trigger.				
1 Enables A/D conversion to be started by trigger.					
The TRGE bit enables or disables A/D conversion by the synchronous trigger and the asynchronous trigger.					

EXTRG	Trigger select bit Note				
0 A/D conversion is started by synchronous trigger.					
A/D conversion is started by asynchronous trigger.					
The EXTRG bit selects the synchronous trigger or the asynchronous trigger as the trigger for starting A/D conversion					

Note Starting A/D conversion using an external pin (asynchronous trigger)

After a high-level signal is input to the external pin (ADTRG), write 1 to both the TRGE and EXTRG bits in ADCSR and change the signals of ADTRG to low. Thus the falling edge of ADTRG is detected and the scan conversion process is started. In this case, the pulse width of the low-level input must be at least 1.5 clock cycles of PCLK.



12.2.5 A/D channel select register A0 (ADANSA0)

The ADANSA0 register selects analog input channels for A/D conversion among ANI00 to ANI14.

This register can be set by 16-bit memory manipulation instructions.

Figure 12 - 6 Format of A/D Channel Select Register A0 (ADANSA0)

Address: F0604h After reset: 0000h R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

ADANSA0 0 ANSA0[14:0]

ANSA0[14:0]	A/D conversion channel select bit
0	ANI00 to ANI14 are not subjected to conversion.
1	ANI00 to ANI14 are subjected to conversion.

The ANSA0[14:0] bits select analog input channels for A/D conversion among ANI00 to ANI14. The channels to be selected and the number of channels can be arbitrarily set. The ANSA0[0] bit corresponds to ANI00 and the ANSA0[14] bit corresponds to 1/2 AVDD.

When performing A/D conversion of the temperature sensor output or internal reference voltage, do not select analog input channels. The setting value of this register should be 0000h.

The ANSA0[14:0] bits should be set while the ADCSR.ADST bit is 0.

12.2.6 A/D-converted value addition/average function select register 0 (ADADS0)

The ADADS0 register selects the channels 0 to 14 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

This register can be set by 16-bit memory manipulation instructions.

Figure 12 - 7 Format of A/D-converted Value Addition/Average Function Select Register 0 (ADADS0)

Address: F	-0608h	A	After res	et: 0000)h	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADADS0	0							Al	DS0[14:	:0]						


	ADS0[14:0]	A/D-converted value addition/average channel select
	A/D-converted value addition/average mode for ANI00 to ANI14 is not selected.	
	1	A/D-converted value addition/average mode for ANI00 to ANI14 is selected.

When the ADS0[n] bit of the number that is the same as that of A/D-converted channel selected by the ANSA0[n] bits (n = 0 to 14) in ADANSA0 is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the ADADC.ADC[2:0] bits. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register. When the ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register. As for the channel on which the A/D conversion is performed and addition/average mode is not selected, a normal one-time conversion is executed and the conversion result is stored to the A/D data register.

The ADS0[14:0] bits should be set while the ADCSR.ADST bit is 0.

Figure 12 - 8 shows a scanning operation sequence in which both the ADS0[2] and ADS0[6] bits are set to 1. It is assumed that addition mode is selected (ADADC.AVEE = 0), the addition count is set to three times (ADADC.ADC[2:0] = 011b), and the channels ANI00 to ANI07 are selected (ADANSA0.ANSA0[14:0] = 00FFh) in continuous scan mode (ADCSR.ADCS[1:0] = 10b). The conversion process begins with ANI00. The ANI02 conversion is performed successively four times (addition three times), and the added (integrated) value is returned to A/D data register 2. After that the ANI03 conversion is started. The ANI06 conversion is performed successively 4 times and the added (integrated) value is returned to A/D data register 6. After conversion of ANI07, the conversion operation is once again performed in the same sequence from ANI00.

Figure 12 - 8 Scan Conversion Sequence with ADADC.ADC[2:0] = 011b, ADADC.AVEE=0, ADS0[2] = 1, ADS0[6] = 1



12.2.7 A/D-converted value addition/average count select register (ADADC)

The ADADC register sets the addition count for A/D conversion of the channel, temperature sensor output, or internal reference voltage for which A/D-converted value addition or average mode is selected, and selects either addition or average mode.

This register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 12 - 9 Format of A/D-converted Value Addition/Average Count Select Register (ADADC)

Address: F060Ch		After reset: 00h	R/W					
Symbol	<7>	6	5	4	3	2	1	0
ADADC	AVEE	0	0	0	0		ADC[2:0]	

AVEE	Average mode enable bit					
0	Addition mode is selected.					
1	Average mode is selected.					

The AVEE bit selects addition or average mode for A/D conversion of the channel for which A/D conversion and A/D-converted value addition/average mode is selected, temperature sensor output, and internal reference voltage. When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to one time (ADADC.ADC = 000b), three times (ADADC.ADC = 010b), or 16 times (ADADC.ADC = 101b). The mean value of 1-time, 3-time, and 16-time conversion cannot be obtained.

The AVEE bit should be set while the ADCSR.ADST bit is 0.

ADC[2:0]	Addition count select bit
000	1-time conversion (no addition; same as normal conversion)
001	2-time conversion (addition once)
010	3-time conversion (addition twice) Note
011	4-time conversion (addition three times)
101	16-time conversion (addition 15 times) Note
Other than above	Setting prohibited

The ADC[2:0] bits set the addition count common to the channels for which A/D conversion and A/D-converted value addition/average mode is selected, and to A/D conversion of temperature sensor output and internal reference voltage. When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to one time (ADADC.ADC[2:0] = 000b), three times (ADADC.ADC[2:0] = 010b), or 16 times (ADADC.ADC[2:0] = 101b). The ADC[2:0] bits should be set while the ADCSR.ADST bit is 0.

Note

Only 2-time or 4-time conversion is selected when the AVEE bit is 1. When average mode is selected (ADADC.AVEE bit = 1), do not set 3-time conversion (ADADC.ADC[2:0] = 010b) nor 16-time conversion (ADADC.ADC[2:0] = 101b).



12.2.8 A/D control extended register (ADCER)

The ADCER register sets self-diagnosis mode, format of A/D data registers y (ADDRy), and automatic clearing of A/D data registers.

This register can be set by 16-bit memory manipulation instructions.

Figure 12 - 10 Format of A/D Control Extended Register (ADCER)

Address: F060Eh After reset: 0000h R/W Symbol 15 14 13 12 11 10 0 7 6 5 3 2 1 **ADRF** DIAG DIAGL **ADCER** DIAGVAL[1:0] O O n 0 O ACE 0 O 0 0 0

ADRFMT	A/D data register format select bit		
0	Flush-right is selected for the A/D data register format.		
1 Flush-left is selected for the A/D data register format.			
TI ADDEMAT	The state of the s		

The ADRFMT bit specifies flush-right or flush-left for the data to be stored in the ADDRy, ADRD, ADTSDR, or ADOCDR register.

The ADRFMT bit should be set while the ADST bit is 0.

	Self-diagnosis enable bit				
0 Disables self-diagnosis of 12-bit A/D converter.					
	1	Enables self-diagnosis of 12-bit A/D converter.			

The DIAGM bit enables or disables self-diagnosis.

Self-diagnosis is used to detect a failure of the 12-bit A/D converter. Specifically, one of the internally generated voltage values 0, the reference power supply × 1/2, and the reference power supply is converted. When conversion is completed, information on the converted voltage and the conversion result is stored into the self-diagnosis data register (ADRD). ADRD can then be read out by software to determine whether the conversion result falls within the normal range (normal) or not (abnormal). Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages is converted.

The DIAGM bit should be set while the ADST bit is 0.

DIAGLD Self-diagnosis mode select bit					
ĺ	0 Rotation mode for self-diagnosis voltage				
ĺ	1	Fixed mode for self-diagnosis voltage			

The DIAGLD bit selects whether the three voltage values are rotated or the fixed voltage is used in self-diagnosis. Setting this bit (ADCER.DIAGLD) to 0 allows conversion of the voltages in rotation mode where 0, the reference power supply \times 1/2, and the reference power supply are converted in this order. When self-diagnosis rotation mode is selected after a reset, self-diagnosis is performed from 0 V. When self-diagnosis voltage fixed mode is selected, the fixed voltage specified by the ADCER.DIAGVAL[1:0] bits is converted. In self-diagnosis voltage rotation mode, the self-diagnosis voltage value does not return to 0 when scan conversion is completed. When scan conversion is restarted, therefore, rotation starts at the voltage value following the previous value. If fixed mode is switched to rotation mode, rotation starts at the fixed voltage value.

The DIAGLD bit should be set while the ADST bit is 0.



DIAGVAL	Self-diagnosis conversion voltage select bit					
[1:0]						
00	Setting prohibited in self-diagnosis voltage fixed mode					
01	Uses the voltage of 0 V for self-diagnosis.					
10	Uses the voltage of reference power supply × 1/2 for self-diagnosis.					
11	Uses the voltage of reference power supply for self-diagnosis.					

These bits select the voltage value used in self-diagnosis voltage fixed mode. For details, refer to the descriptions of the ADCER.DIAGLD bit.

Self-diagnosis should not be executed by setting the ADCER.DIAGLD bit to 1 when the ADCER.DIAGVAL[1:0] bits are set to 00b.

ACE	A/D data register automatic clearing enable bit
0	Disables automatic clearing.
1	Enables automatic clearing.

The ACE bit enables or disables automatic clearing (all "0") of ADDRy, ADRD, ADTSDR, or ADOCDR after any of these registers have been read by the CPU or DTC. Automatic clearing of the A/D data register is enabled to detect a failure which has not been updated in the A/D data register.

For details on the format of each data register, see 12.2.2 A/D data registers y (ADDRy) A/D temperature sensor data register (ADTSDR) A/D internal reference voltage data register (ADOCDR) and 12.2.3 A/D self-diagnosis data register (ADRD).



12.2.9 A/D conversion start trigger select register (ADSTRGR)

The ADSTRGR register selects the A/D conversion start trigger.

This register can be set by 16-bit memory manipulation instructions.

Figure 12 - 11 Format of A/D Conversion Start Trigger Select Register (ADSTRGR)

Address: F0610h		,	After res	set: 0000	Oh I	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADSTRGR	0	0		TRSA[5:0]		0	0	0	0	0	0	0	0			

TRSA[5:0]	A/D conversion start trigger select bit Note									
000000	ternal trigger input pin (ADTRG)									
110000	ent output signal from event link controller (ELCTRG0)									
111111	Trigger source deselection									
Other than above	Setting prohibited									

The TRSA[5:0] bits select the trigger to start A/D conversion in single scan mode and continuous scan mode.

- When using the A/D conversion startup source of a synchronous trigger, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 0.
- When using the asynchronous trigger, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 1.
- Software trigger (ADCSR.ADST) is enabled regardless of the settings of the ADCSR.TRGE bit and the TRSA[5:0] bits.

Note

The issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (tscan). If the issuance period is less than tscan, A/D conversion by a trigger may have no effect. See 12.3.4 Analog input sampling time and scan conversion time for details.

Table 12 - 6 lists the selection of A/D conversion start sources selected by the TRSA[5:0] bits.

Table 12 - 6 Selection of A/D Activation Sources by the TRSA[5:0] Bits

Peripheral Source Remarks		Remarks	TRSA[5]	TRSA[4]	TRSA[3]	TRSA[2]	TRSA[1]	TRSA[0]
Trigger source	deselection state		1	1	1	1	1	1
External pin	ADTRG	Input pin for the trigger		0	0	0	0	0
ELC ELCTRG0 Event output signal from the event		Event output signal from the event link controller	1	1	0	0	0	0

12.2.10 A/D conversion extended input control register (ADEXICR)

The ADEXICR register specifies the settings of A/D conversion of the temperature sensor output and internal reference voltage.

This register can be set by 16-bit memory manipulation instructions.

Figure 12 - 12 Format of A/D Conversion Extended Input Control Register (ADEXICR)

Address: F0612h		A	After reset: 0000h			R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADEXICR	0	0	0	0	0	0	OCSA	TSSA	0	0	0	0	0	0	OCSAD	TSSAD

OCSA	Internal reference voltage A/D conversion select bit
0	A/D conversion of internal reference voltage is not performed.
1	A/D conversion of internal reference voltage is performed.

This bit selects A/D conversion of the internal reference voltage in single scan mode. When A/D conversion of the internal reference voltage is to be performed, set all the bits in the ADANSA0 register and the TSSA bit should be set to all 0 in single scan mode.

The OCSA bit should be set while the ADCSR.ADST bit is 0. For A/D conversion of the internal reference voltage, discharge the A/D converter before sampling. The sampling time should be $5 \mu s$ or longer.

Sampling starts after discharging is completed during A/D conversion of the internal reference voltage, so an autodischarging period of 15 ADCLK cycles is inserted before sampling.

TSSA	Temperature sensor output A/D conversion select bit							
0	/D conversion of temperature sensor output is not performed.							
1	A/D conversion of temperature sensor output is performed.							

This bit selects A/D conversion of the temperature sensor output in single scan mode. When A/D conversion of the temperature sensor output is to be performed, all the bits in the ADANSA0 register and the OCSA bit should all be set to 0 in single scan mode.

The TSSA bit should be set while the ADCSR.ADST bit is 0. For A/D conversion of the temperature sensor output, discharge the A/D converter before sampling. The sampling time should be 5 μ s or longer.

Sampling starts after discharging is completed during A/D conversion of the temperature sensor output, an autodischarging period of 15 ADCLK cycles is inserted before sampling.

OCSAD	Internal reference voltage A/D-converted value addition/average mode select bit
0	Internal reference voltage A/D-converted value addition/average mode is not selected.
1	Internal reference voltage A/D-converted value addition/average mode is selected.

When the OCSAD bit is set to 1, A/D conversion of the internal reference voltage is selected and performed successively 2, 3, 4, or 16 times that is set with the ADADC.ADC[2:0] bits. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is returned to the A/D internal reference voltage data register (ADOCDR). When the ADADC.AVEE bit is 1, the mean value is returned to ADOCDR.

The OCSAD bit should be set while the ADCSR.ADST bit is 0.

TSSAD	Temperature sensor output A/D-converted value addition/average mode select
0	Temperature sensor output A/D-converted value addition/average mode is not selected.
1	Temperature sensor output A/D-converted value addition/average mode is selected.

When the TSSAD bit is set to 1, A/D conversion of the temperature sensor output is selected and performed successively 2, 3, 4, or 16 times that is set with the ADADC.ADC[2:0] bits. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is returned to the A/D temperature sensor data register (ADTSDR). When the ADADC.AVEE bit is 1, the mean value is stored in the A/D temperature sensor data register (ADTSDR). The TSSAD bit should be set while the ADCSR.ADST bit is 0.



12.2.11 A/D sampling state register n (ADSSTRn) (n = 0 to 14, T, O)

The ADSSTRn register sets the sampling time for analog input.

If one state is one ADCLK (A/D conversion clock) cycle and the ADCLK clock is 24 MHz, one state is 41.67 ns. The initial value is 13 states. If the impedance of analog input signal source is too high to secure sufficient sampling time or if the ADCLK clock is slow, the sampling time can be adjusted. The ADSSTRn register should be set while the ADCSR.ADST bit is 0. Set a value greater than 05h in this register.

This register can be set by 8-bit memory manipulation instructions.

Figure 12 - 13 Format of A/D Sampling State Register n (ADSSTRn) (n = 0 to 14, T, O)

Table 12 - 7 shows the relationship between the A/D sampling state register and the relevant channels. For details, refer to 12.3.4 Analog input sampling time and scan conversion time.

Table 12 - 7 Relationship between A/D Sampling State Register and Relevant Channels

Register Name	Channels
ADSSTR0	ANI00 ^{Note 2}
ADSSTR1	ANI01 Note 2
ADSSTR2	ANI02 Note 2
ADSSTR3	ANI03 Note 2
ADSSTR4	ANI04 Note 2
ADSSTR5	ANI05 Note 2
ADSSTR6	ANI06 Note 2
ADSSTR7	ANI07 Note 2
ADSSTR8	ANI08 Note 2
ADSSTR9	ANI09 Note 2
ADSSTR10	ANI10 Note 2
ADSSTR11	ANI11 Note 2
ADSSTR12	ANI12 Note 2
ADSSTR13	ANI13 Note 2
ADSSTR14	1/2 AVDD Note 3
ADSSTRT	Temperature sensor output Note 1
ADSSTRO	Internal reference voltage Note 1

Note 1. When performing A/D conversion of the temperature sensor output or internal reference voltage, the sampling time should be 5 μs or longer.



Note 2. To perform the A/D conversion of the analog input channel, the sampling time must be set to 1.67 µs or longer.

Note 3. To perform the A/D conversion of 1/2 AVDD, the sampling time should be 20 μs or longer. Since the maximum number of states that can be set by this register is 255, take note of the ADCLK frequency.

12.2.12 A/D high-potential/low-potential reference voltage control register (ADHVREFCNT)

The ADHVREFCNT register specifies the high-potential and low-potential reference voltages. Set this register before performing A/D conversion.

This register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 12 - 14 Format of A/D High-potential/Low-potential Reference Voltage Control Register (ADHVREFCNT)

Address: F068Ah		After reset: 00h	R/W					
Symbol	<7>	6	5	4	3	2	1	0
ADHVREFCNT	ADSLP	0	0	LVSEL	0	0	HVSE	EL[1:0]

ADSLP	Sleep bit
0	Normal operation
1	Standby state

This bit is used to transition the 12-bit A/D converter to the standby state. Set the ADSLP bit to 1 only when modifying the ADCSR.ADHSC bit. In other cases, setting the ADSLP bit to 1 is prohibited.

After the ADSLP bit is set to 1, wait at least 5 µs before clearing this bit to 0. Furthermore, after the ADSLP bit is cleared to 0, wait at least 1 µs and then start the A/D conversion.

For the ADHSC bit rewriting procedure, see 12.9.9 ADHSC bit rewriting procedure.

LVSEL	Low-potential reference voltage select bit	
0	AVss is selected as the low-potential reference voltage.	
1	AVREFM is selected as the low-potential reference voltage.	
This bit is used to set the low-potential reference voltage. AVSS or AVREFM is selectable as the low-potential reference		

HVSEL[1:0]	High-potential reference voltage select bit
00	AVDD is selected as the high-potential reference voltage.
01	AVREFP or VREFOUT is selected as the high-potential reference voltage Note.
10	The internal reference voltage (VBGR) is selected as the high-potential reference voltage.
11	Discharges the internal reference voltage (the high-potential reference voltage is not selected).

These bits are used to set the high-potential reference voltage. AVDD, AVREFP/VREFOUT, or VBGR is selectable as the high-potential reference voltage.

To select the internal reference voltage (VBGR) (HVSEL = 10b), discharge the internal reference voltage source by setting HVSEL = 11b in advance. After discharge is completed, start the A/D conversion by setting HVSEL = 10b. Due to the protect function of setting of this bit, when setting the VBGR (HVSEL = 10b) without discharging, this bit becomes HVSEL = 11b and discharge is started forcedly. After the discharge period (1 μ s) has elapsed, set HVSEL = 10b again to select VBGR.

Also to select the voltage reference output (VREFOUT) (HVSEL = 01b and VREFEN = 1), discharge the voltage source (HVSEL = 11b) first.

Note VREFOUT is selected when the voltage reference is operated, and AVREFP is selected other than when the voltage reference is operated. For the procedure to the start voltage reference operation, refer to 15.4 Voltage Reference Operations.

When VBGR is selected (HVSEL = 10b) for the high-potential reference voltage, only the channels ANI00 to ANI14 are available for A/D conversion. The A/D conversion of the internal reference voltage and temperature sensor output is not possible. High-speed conversion is not available and the A/D conversion clock (ADCLK) has a maximum frequency of 2 MHz.

When VREFOUT is selected (HVSEL = 01b and VREFEN = 1) for the high-potential reference voltage, all channels of ANI00 to ANI14, internal reference voltage, and temperature sensor output can be selected for A/D conversion.



Caution

voltage

12.2.13 A/D conversion clock control register (ADCKS)

The ADCKS register sets the divisor for the A/D conversion clock (ADCLK) and peripheral hardware clock (PCLK). Set this register before starting A/D conversion.

This register can be set by 8-bit memory manipulation instructions.

Figure 12 - 15 Format of A/D Conversion Clock Control Register (ADCKS)

Address: F0079h		After reset: 00h	R/W					
Symbol	7	6	5	4	3	2	1	0
ADCKS	0	0	0	0	0	0	ADCK	(S[1:0]

ADCKS[1:0]	A/D conversion clock select bit
00	System clock not divided (f1)
01	System clock divided by 2 (f2)
10	System clock divided by 4 (f4)
11	System clock divided by 8 (f8)

Caution Settings such that the frequency of the A/D conversion clock is below 1 MHz are prohibited.

12.2.14 Analog reference voltage control register (VREFCR)

This register is used to control operation of the 1/2 AVDD voltage output and of the voltage reference (VR).

VREFCR can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 04H.

Figure 12 - 16 Format of Analog Reference Control Register (VREFCR)

Address: F0072H		After reset: 04H	R/W					
Symbol	7	6	5	4	3	2	<1>	<0>
VREFCR	AVDDON	0	0	0	VREFSEL1	VREFSEL0	IREFEN	VREFEN
_								
	AVDDON			1/2 AVDD volta	ge output opera	tion stop/enable)	
	0	Stops operation	1					
	1	Enables operati	on					
_		•						
	VREFSEL1	VREFSEL0		VR	EFOUT pin outp	ut voltage selec	tion	

VREFSEL1	VREFSEL0	VREFOUT pin output voltage selection
0	0	1.5 V
0	1	1.8 V (default)
1	0	2.048 V
1	1	2.5 V

IREFEN	Reference current source operation control
0	Stops operation
1	Enables operation

VREFEN	VREF gain control
0	Stops operation
1	Enables operation

- Caution 1. During voltage reference operation, be sure to connect a tantalum capacitor (capacitance: 10 $\mu\text{F}\pm30\%$, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 $\mu\text{F}\pm30\%$, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT/AVREFP pin for stabilizing the reference voltage. Furthermore, do not apply a voltage from the VREFOUT/AVREFP pin during voltage reference operation.
- Caution 2. To use voltage reference output (VREFOUT) as the positive reference voltage (AVREFP) of the A/D converter or D/A converter, be sure to set VREFEN to 1 after setting IREFEN to 1.
- Caution 3. Do not change the output voltage of the reference voltage by using VREFSEL1 and VREFSEL0 during the voltage reference operation (VREFEN = 1).

12.3 Operation

12.3.1 Scanning operation

In scanning, A/D conversion is performed sequentially on the analog inputs of the specified channels.

A scan conversion is performed in two operating modes: single scan mode and continuous scan mode.

Scan conversion is in either of two conversion modes: high-speed and normal.

In single scan mode, one or more specified channels are scanned once. In continuous scan mode, one or more specified channels are scanned repeatedly until the ADCSR.ADST bit is cleared to 0 from 1 by software.

In single scan mode and continuous scan mode, A/D conversion is performed for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.

When self-diagnosis is selected, it is executed once at the beginning of each scan and one of the three voltages internally generated in the 12-bit A/D converter is converted.

For A/D conversion of the temperature sensor output or internal reference voltage, perform the conversion without using the single scan mode and selecting the other channels.

Caution While the ADCSR.ADST bit is "1" (being scanned), the software trigger that is the start condition of the A/D conversion, synchronization trigger, or asynchronization trigger input is invalid regardless of the scan mode.




12.3.2 Single scan mode

12.3.2.1 Basic operation

In basic operation of single scan mode, A/D conversion is performed once on the analog input of the specified channels as below.

- (1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, synchronous trigger, or asynchronous trigger input, A/D conversion is performed for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When A/D conversion of all the selected channels is completed, an INTAD interrupt request is generated if the ADCSR.ADIE bit is 1 (INTAD interrupt upon scanning completion enabled).
- (4) The ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.

Figure 12 - 17 Example of Operation in Single Scan Mode (Basic Operation: ANI04, ANI05, ANI06 Selected)




Note \downarrow indicates the instruction is executed by software.

12.3.2.2 Channel selection and self-diagnosis

When channels and self-diagnosis are selected, A/D conversion is performed once for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed only once on the analog input of the selected channels.

- (1) A/D conversion for self-diagnosis is started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, synchronous trigger, or asynchronous trigger input.
- (2) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), and A/D conversion is performed for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.
- (3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (4) When A/D conversion of all the selected channels is completed, an INTAD interrupt request is generated if the ADCSR.ADIE bit is 1 (INTAD interrupt upon scanning completion enabled).
- (5) The ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state

Figure 12 - 18 Example of Operation in Single Scan Mode (Basic Operation: ANI00, ANI07 Selected + Self-Diagnosis)



Note

indicates the instruction is executed by software.


12.3.2.3 A/D conversion of temperature sensor output/internal reference voltage

A/D conversion of the temperature sensor output and internal reference voltage is performed in single scan mode as below.

All channels should be deselected (by setting the ADANSA0 register bit to all 0). When selecting A/D conversion of the temperature sensor output, the A/D conversion select bit for the internal reference voltage (ADEXICR.OCSA) should be set to 0 (deselected). When selecting A/D conversion of the internal reference voltage, the A/D conversion select bit for the temperature sensor output (ADEXICR.TSSA) should be set to 0 (deselected).

- (1) Set the sampling time to $5 \mu s$ or longer.
- (2) After switching to A/D conversion of the internal reference voltage or the temperature sensor output, start A/D conversion by setting the ADST bit to 1.
- (3) When A/D conversion is completed, the conversion result is stored into the corresponding A/D temperature sensor data register (ADTSDR) or A/D internal reference voltage data register (ADOCDR). If the ADCSR.ADIE bit is 1 (INTAD interrupt upon scanning completion enabled), an INTAD interrupt request is generated.
- (4) The ADST bit remains 1 during A/D conversion, and is automatically cleared to 0 upon completion of A/D conversion. Then the 12-bit A/D converter enters a wait state.

Figure 12 - 19 Example of Operation in Single Scan Mode (Temperature Sensor Output or Internal Reference Voltage Selected)



12.3.2.4 A/D conversion when 1/2 AVDD is selected

When the setting of the AVDDON bit in the analog reference voltage control register (VREFCR) is 1 (1/2 AVDD voltage output operation is enabled), ANI14 is internally connected to a signal at 1/2 of the AVDD voltage. External input is not possible in this situation.

The procedure for A/D conversion of the 1/2 AVDD voltage is as follows.

- (1) Set bit 14 in the ADANSA0 register to 1 to select ANI14 as the target channel for A/D conversion.
- (2) Make the settings of the ADSSTR14 and ADCKS registers to set the sampling time. The sampling time must be at least 20 µs.
- (3) Set the AVDDON bit in the VREFCR register to 1 to enable output of the 1/2 AVDD voltage. This setting selects output of the 1/2 AVDD voltage to ANI14.
- (4) After A/D conversion is completed, read the value of the ADDR14 register, and calculate the 1/2 AVDD voltage from that.



12.3.3 Continuous scan mode


12.3.3.1 Basic operation

In basic operation of continuous scan mode, A/D conversion is performed repeatedly on the analog input of the specified channels as below.

In continuous scan mode, the temperature sensor output A/D conversion select bit (ADEXICR.TSSA) and the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) should be set to 0 (deselected).

- (1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, synchronous trigger, or asynchronous trigger input, A/D conversion is performed for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When A/D conversion of all the selected channels is completed, an INTAD interrupt request is generated if the ADCSR.ADIE bit is 1 (INTAD interrupt upon scanning completion enabled).
 - The 12-bit A/D converter sequentially starts A/D conversion for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.
- (4) The ADCSR.ADST bit is not automatically cleared to 0 and steps 2 and 3 are repeated as long as the bit remains 1 (A/D conversion start). When the ADCSR.ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the 12-bit A/D converter enters a wait state.
- (5) When the ADST bit is later set to 1 (A/D conversion start), A/D conversion is started again for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.

Figure 12 - 20 Example of Operation in Continuous Scan Mode (Basic Operation: ANI00 to ANI02 Selected)



Note 1. $\mbox{\ensuremath{\frac{1}{4}}}$ indicates the instruction is executed by software.


Note 2. The converted data of A/D conversion 5 is ignored.

12.3.3.2 Channel selection and self-diagnosis

When channels and self-diagnosis are selected at the same time, A/D conversion is first performed for the reference voltage AVREFP supplied to the 12-bit A/D converter, and then A/D conversion is performed on the analog input of the selected channels, which sequence is repeated as below. In continuous scan mode, the temperature sensor output A/D conversion select bit (ADEXICR.TSSA) and the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) should be set to 0 (deselected).

- (1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, synchronous trigger, or asynchronous trigger input, A/D conversion for self-diagnosis is started first.
- (2) When A/D conversion for self-diagnosis is completed, the A/D conversion result is stored into the A/D self-diagnosis data register (ADRD). A/D conversion is then performed for ANIn channels selected by the ADANSA0 register, starting from the channel with the smallest number n.
- (3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (4) When A/D conversion of all the selected channels is completed, an INTAD interrupt request is generated if the ADCSR.ADIE bit is 1 (INTAD interrupt upon scanning completion enabled). At the same time, the 12-bit A/D converter starts A/D conversion for self-diagnosis and then starts A/D conversion on ANIn channels selected by the ADANSAO register, starting from the channel with the smallest number n.
- (5) The ADCSR.ADST bit is not automatically cleared and steps 2 to 4 are repeated as long as the bit remains 1. When the ADCSR.ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the 12-bit A/D converter enters a wait state.
- (6) When the ADCSR.ADST bit is later set to 1 (A/D conversion start), the A/D conversion for self-diagnosis is started again.

Figure 12 - 21 Example of Operation in Continuous Scan Mode (Basic Operation; ANI01 and ANI02 Selected + Self-Diagnosis)



Note 1.

√ indicates the instruction is executed by software.

Note 2. The converted data of A/D conversion 3 is ignored.

12.3.4 Analog input sampling time and scan conversion time

Scan conversion can be activated either by software, synchronous trigger, or asynchronous trigger input. After the start-of-scanning-delay time (tD) has elapsed, processing of conversion for self-diagnosis proceed, and this is followed by processing for A/D conversion.

Figure 12 - 22 shows the timing of scan conversion in response to a software trigger or synchronous trigger. Figure 12 - 23 shows the timing of scan conversion in response to an asynchronous trigger. The scan conversion time (tscan) includes the start-of-scanning-delay time (tD), self-diagnosis A/D conversion processing time (tDIAG) Note 1, A/D conversion processing time (tCONV), and end-of-scanning-delay time (tED).

The A/D conversion processing time (tCONV) consists of sampling time (tSPL) and time for conversion by successive approximation (tSAM). The sampling time (tSPL) is used to charge sample-and-hold circuits in the A/D converter. If there is not sufficient sampling time due to the high impedance of an analog input signal source^{Note 3}, or if the A/D conversion clock (ADCLK) is slow, sampling time can be adjusted using the ADSSTRn register.

The time for conversion by successive approximation (tSAM) is at 32 ADCLK states during high-speed conversion operation, and 41 ADCLK states during normal conversion operation. Table 12 - 8 shows the scan conversion time.

The scan conversion time (tscan) in single scan mode for which the number of selected channels is n can be determined as follows:

 $tSCAN = tD + tDIAG + (tCONV \times n)^{Note 2} + tED$

The scan conversion time for the first cycle in continuous scan mode is tSCAN for single scan minus tED. The scan conversion time for the second and subsequent cycles in continuous scan mode is fixed to tDIAG + tDSD + $(tCONV \times n)$ Note 2.

- **Note 1.** When the self-diagnosis function is not used, tDIAG = 0, tDSD = 0.
- **Note 2.** tCONV x n when the sampling time (tSPL) of selected channels is the same, but it is the total of the sampling time of each channel and time for conversion by successive approximation (tSAM).
- Note 3. See 12.8 Allowable Impedance of Signal Source.



Table 12 - 8 Times for Conversion during Scanning (in Numbers of Cycles of ADCLK and PCLK)

					<u> </u>				
			Type/Conditions						
	Item				Synchronous Trigger Note 4	Asynchronous Trigger	Unit		
Scan start processing time Notes 1, 2	A/D conversion when self-diagnosis is enabled	A/D conversion for self- diagnosis is to be started.	tD		2 PCLK + 6 ADCLK	4 PCLK + 6 ADCLK	6 ADCLK	Cycle	
	Other than above				2 PCLK + 4 ADCLK	4 PCLK + 4 ADCLK	4 ADCLK		
Self-diagnosis	Sampling time		tDIAG	tSPL	The setting of ADSST	R0 (initial value = 0Dh) × ADCLK Note 3		
conversion processing	Time for conversion	12-bit conversion		tsam	32 ADCLK (during hig	h-speed conversion or	peration)		
time Note 1	by successive approximation	accuracy			41 ADCLK (during no	tion)			
	Normal A/D conversion completion of self-dia	on is to be started after gnosis conversion.		tDED 2 ADCLK					
	A/D conversion for se started after completi continuous scan on the	•		tDSD	2 ADCLK				
A/D conversion	Sampling time		tCONV	tSPL	The setting of ADSST 0Dh) × ADCLK Note 3	Rn (n = 0 to 14, T, O) (initial value =		
processing time Note 1	Time for conversion	12-bit conversion		tsam	32 ADCLK (during hig	32 ADCLK (during high-speed conversion operation)			
uille	by successive approximation	accuracy			41 ADCLK (during no	rmal conversion operat	tion)		
Scan end proce	essing time Note 1		tED	•	1 PCLK + 3 ADCLK				

- Note 1. For tD, tDIAG, tCONV, and tED, see Figures 12 22 and 12 23.
- Note 2. This is the maximum time required from software writing or trigger input to A/D conversion start.
- Note 3. The required sampling time (μs) is specified according to the voltage conditions. See 35.6.1 A/D converter characteristics.

Regarding A/D conversion of the temperature sensor output or internal reference voltage, see note 1 in **Table 12 - 7**. Regarding A/D conversion of 1/2 AVDD, see note 3 in **Table 12 - 7**.

Note 4. This does not include the time consumed in the path from external event output to trigger input.

Software trigger Synchronous trigger

ADST bit

A/D converter

(a) Single scan

t_{SCAN}

t_D

t_{DIAG}

t_{DIAG}

t_{DIAG}

tonversion

A/D conversion

A/D conversion

A/D conversion

Figure 12 - 22 Scan Conversion Timing (Activated by Software or Synchronous Trigger)






Figure 12 - 23 Scan Conversion Timing (Activated by Asynchronous Trigger)





12.3.5 Usage example of A/D data register automatic clearing function

Setting the ADCER.ACE bit to 1 automatically clears the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR) to 0000h when the A/D data registers are read by the CPU or DTC.

This function enables detection of update failures of the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR). The following describes the examples in which the function to automatically clear the ADDRy register is enabled and disabled.

In a case where the ADCER.ACE bit is 0 (automatic clearing disabled), if the A/D conversion result (0222h) is not written to the ADDRy register for some reason, the old data (0111h) will be the ADDRy value. Furthermore, if this ADDRy value is read into a general register using an A/D scan end interrupt, the old data (0111h) can be saved in the general register. When checking whether there is an update failure, it is necessary to frequently save the old data in the RAM or a general register.

In a case where the ADCER.ACE bit is 1 (automatic clearing enabled), when ADDRy = 0111h is read by the CPU or DTC, ADDRy is automatically cleared to 0000h. After that, if the A/D conversion result 0222h cannot be transferred to ADDRy for some reason, the cleared data (0000h) remains as the ADDRy value. If this ADDRy value is read into a general register using an A/D scan end interrupt at this point, 0000h will be saved in the general register.

Occurrence of an ADDRy update failure can be determined by simply checking that the read data value is 0000h.

12.3.6 A/D-converted value addition/average mode

In A/D-converted value addition mode, the same channel is A/D-converted 2, 3, 4, or 16 consecutive times and the sum of the converted values is stored in the data register. In A/D-converted value average mode, the same channel is A/D-converted two or four consecutive times and the mean of the converted values is stored in the data register. Using an average can improve the accuracy of A/D conversion, depending on the types of noise components that are present. This function, however, cannot always guarantee an improvement in A/D conversion accuracy.

The A/D-converted value addition/average mode can be specified when A/D conversion of the channel select analog input, temperature sensor output, or internal reference voltage is selected.



12.3.7 Starting A/D conversion with asynchronous trigger

The A/D conversion can be started by the input of an asynchronous trigger. To start up the A/D converter by an asynchronous trigger, the A/D conversion start trigger select bits (ADSTRGR.TRSA[5:0]) should be set to 000000b, and a high-level signal should be input to the asynchronous trigger (ADTRG pin). Then, the ADCSR.TRGE and ADCSR.EXTRG bits should be set to 1. Figure 12 - 24 shows a timing of the asynchronous trigger input.

For the time from when the ADCSR.ADST bit is set to 1 until conversion starts, refer to **12.9.4 A/D conversion** restarting timing and termination timing.




Figure 12 - 24 Timing of Sampling Asynchronous Trigger

12.3.8 Starting A/D conversion with synchronous trigger from peripheral function

The A/D conversion can be started by a synchronous trigger from the event link controller. To start the A/D conversion by a synchronous trigger, the ADCSR.TRGE bit should be set to 1, the ADCSR.EXTRG bit should be cleared to 0, and the relevant sources should be selected by the ADSTRGR.TRSA[5:0] bits.

12.4 Interrupt Sources and DTC Transfer Requests

12.4.1 Interrupt requests

The 12-bit A/D converter can send scan end interrupt requests INTAD to the CPU.

Setting the ADCSR.ADIE bit to 1 and 0 enables and disables an INTAD interrupt, respectively.

In addition, the DTC can be activated when an INTAD interrupt is generated. Using an INTAD interrupt to allow the DTC to read the converted data enables continuous conversion without burden on software. For details on DTC settings, see **CHAPTER 20 DATA TRANSFER CONTROLLER (DTC)**.

12.5 Event Link Function

12.5.1 12-bit A/D converter operation by event from the ELC

The 12-bit A/D converter can be started by the predetermined event by setting ELSELRn of the ELC.

12.5.2 Note on 12-bit A/D converter when an event is input from the ELC

If an event occurs during A/D conversion, the event is disabled.

12.6 Selecting Reference Voltage

The high-potential reference voltage of the A/D converter can be selected from among the external pin input (AVREFP), voltage reference voltage output (VREFOUT), analog reference voltage (AVDD), and internal reference voltage (VBGR). The low-potential reference voltage can be selected as either the external pin input (AVREFM) or the analog reference voltage (AVSS). Make the settings before starting A/D conversion. For details of this setting, see 12.2.12 A/D high-potential/low-potential reference voltage control register (ADHVREFCNT).



12.7 Procedure for A/D Conversion when the Internal Reference Voltage is Selected as the High-potential Reference Voltage

The procedure for A/D conversion while the internal reference voltage is selected as the high-potential reference voltage is shown below.

Only the channels ANI00 to ANI13 and ANI14 (dedicated for internal 1/2 AVDD) are available for A/D conversion of this voltage. The A/D conversion of the internal reference voltage and temperature sensor output is disabled for these channels.

- (1) Set ADHVREFCNT.HVSEL[1:0] to 11b to discharge the high-potential reference voltage route in the A/D converter.
- (2) Use software to set up a wait of 1 µs for discharge.
- (3) Set ADHVREFCNT.HVSEL[1:0] to 10b to select the internal reference voltage as the high-potential reference voltage.

Caution The 12-bit A/D converter has a protection function. When AVREFP or VREFOUT

(ADHVREFCNT.HVSEL[1:0] = 01b) or AVDD (ADHVREFCNT.HVSEL[1:0] = 00b) is selected, VBGR

(ADHVREFCNT.HVSEL[1:0] = 10b) cannot be selected without discharge


(ADHVREFCNT.HVSEL[1:0] = 11b). When VBGR is selected without discharge,

ADHVREFCNT.HVSEL[1:0] is forcibly set to 11b. After 1 µs has elapsed, select VBGR again.

(4) Only proceed with A/D conversion after a wait of 5 μs for the internal reference voltage to become stable.

Figure 12 - 25 shows the timing of A/D conversion when the internal reference voltage is selected as the high-potential reference voltage.

Figure 12 - 25 Timing of A/D Conversion when the Internal Reference Voltage is Selected as the High-potential Reference Voltage



12.8 Allowable Impedance of Signal Source

To achieve high-speed conversion of 3 μ s, the analog input pins of this MCU are designed so that the conversion accuracy is guaranteed if the impedance of the input signal source is 0.5 k Ω or less. Also, since the load of the input pins creates an equivalent low-pass filter, the tracking of analog signals with large differential coefficients may become impossible. Accordingly, insert a low-impedance buffer in cases of the conversion of high-speed analog signals or of multiple signals in scan mode and so on. Furthermore, if conversion of the signal on a single pin is to proceed in single-scan mode, even in the case that an external capacitor with a large value is provided, switching of the analog multiplexer from input signal to input signal will affect the current.

Figure 12 - 26 shows an equivalent circuit of an analog input pin and an external sensor.

To perform A/D conversion accurately, charging of the internal capacitor C shown in Figure 12 - 26 must be completed within the specified period of time. This specified period is referred to as sampling time.





Figure 12 - 26 Equivalent Circuit of Analog Input Pin and External Sensor



12.9 Usage Notes


12.9.1 Notes on reading data registers

The A/D data registers, A/D temperature sensor data register, A/D internal reference voltage data register, and A/D self-diagnosis data register should be read in word units.

12.9.2 Procedure for stopping A/D conversion

To stop A/D conversion when an asynchronous trigger or a synchronous trigger has been selected as the condition for starting A/D conversion, follow the procedure in Figure 12 - 27.

Figure 12 - 27 Procedure for Clear Operation by Software through the ADCSR.ADST Bit



Note From software clearing to stopping of scanning takes two clock cycles of ADCLK.

Accordingly, wait for at least two clock cycles of ADCLK before making any of the following settings after software clearing.

- Enabling the scan end interrupt
- Selecting operation of peripheral function 1 to link
- Using software to starting A/D conversion
- Enabling trigger input

Remark n = 00 to 21

12.9.3 Point for Caution on Mode and Status Bits

Initialize or re-set the voltage state for self-diagnosis as necessary.

• Set ADCER.DIAGLD to 1 and select the voltage state for self-diagnosis by using ADCER.DIAGVAL[1:0] to reset the voltage state for self-diagnosis.



12.9.4 A/D conversion restarting timing and termination timing

It takes a maximum of six ADCLK cycles for the idle analog unit of the 12-bit A/D converter to be restarted by setting the ADCSR.ADST bit to 1. It takes a maximum of three ADCLK cycles for the operating analog unit of the 12-bit A/D converter to be terminated by setting the ADCSR.ADST bit to 0.

12.9.5 Point for Caution on Processing for Two Consecutive Scan End Interrupts

When scanning the same analog input twice using any trigger, the first A/D-converted data is overwritten with the second A/D-converted data in the case that the CPU does not complete reading the A/D-converted data by the time the A/D conversion of the first analog input for the second scan ends after the first scan end interrupt is generated.

12.9.6 Clock supply stop function setting

Operation of the 12-bit A/D converter can be disabled or enabled by setting peripheral enable register 0 (PER0). The initial setting is for operation of the 12-bit A/D converter to be halted. Register access is enabled by releasing the clock supply stop state.

After the clock supply stop state is released, wait for 1 µs to start A/D conversion.

12.9.7 Notes on entering low power consumption states

Be sure to stop A/D conversion before stopping supply of the clock signals or placing the chip in STOP mode. Here, set the ADCSR.ADST bit to 0, and secure certain period of time until the analog unit of the 12-bit A/D converter is stopped. Follow the procedure given below to secure this time.

Follow the procedure for clear operation by software through the ADCSR.ADST bit, shown in Figure 12 - 27. After that, wait for three clock cycles of ADCLK before stopping supply of the clock signals or placing the chip in STOP mode.

12.9.8 Notes on canceling STOP mode

After STOP mode is canceled, wait until the crystal oscillation stabilization time elapses, and then wait for 1 μ s before starting A/D conversion.

12.9.9 ADHSC bit rewriting procedure

Before rewriting the A/D conversion select bit (ADCSR.ADHSC) from 0 to 1 or from 1 to 0, the 12-bit A/D converter must be in the standby state. Carry out steps 1 to 3 below to modify the ADCSR.ADHSC bit. After the sleep bit (ADHVREFCNT.ADSLP) is cleared to 0, wait for at least 1 µs and then start A/D conversion.

ADHSC Bit Rewriting Procedure:

- 1. Set the sleep bit (ADHVREFCNT.ADSLP) to 1.
- 2. Wait for at least 0.2 μs, and then modify the A/D conversion select bit (ADCSR.ADHSC).
- 3. Wait for at least 4.8 µs, and then clear the sleep bit (ADHVREFCNT.ADSLP) to 0.
- Caution 1. Only set the ADHVREFCNT.ADSLP bit to 1 when the value of the ADCSR.ADHSC bit is to be changed. In other cases, setting the ADSLP bit to 1 is prohibited.
- Caution 2. Do not reset the sleep bit (ADHVREFCNT.ADSLP) while the A/D conversion select bit (ADCSR.ADHSC) is 1. After the A/D conversion select bit (ADCSR.ADHSC) is cleared to 0 or the operating mode is transitioned to clock supply stop mode, reset the sleep bit according to the ADHVREFCNT.ADSLP bit rewriting procedure.



12.9.10 Voltage range of analog power supply pins

If this MCU is used with the voltages outside the following ranges, the reliability of the MCU may be affected.

- Analog input voltage range
 Voltage applied to analog input pins ANIn: AVREFM ≤ VAI2 ≤ AVREFP
 Reference voltage range applied to the AVREFP pin: AVREFP ≤ AVDD
 Voltage applied to analog input pins ANIn (n = 00 to 13): AVSS ≤ VAI2 ≤ AVDD
- Relationship between power supply pin pairs (AVDD AVSS, AVREFP AVREFM, VDD VSS)
 The following condition should be satisfied: AVSS = VSS. When performing A/D conversion of analog input pin ANIn (n = 00 to 13), the following condition should be satisfied: AVDD = VDD. A 0.1-µF capacitor should be connected between each pair of power supply pins to create a closed loop with the shortest route possible as shown in Figure 12 28, and connection should be made so that the following conditions are satisfied at the supply side.

AVREFM = AVSS = VSS

When the 12-bit A/D converter is not used, the following conditions should be satisfied.

AVREFP = AVDD = VDD and AVREFM = AVSS = VSS




Figure 12 - 28 Power Supply Pin Connection Example

12.9.11 Notes on board design


The board should be designed so that digital circuits and analog circuits are separated from each other as far as possible. In addition, digital circuit signal lines and analog circuit signal lines should not intersect or placed near each other. If these rules are not followed, noise will be produced on analog signals and A/D conversion accuracy will be affected. The analog input pins (ANI00 to ANI13), reference power supply pin (AVREFP/VREFOUT), reference ground pin (AVREFM), and analog power supply (AVDD) should be separated from digital circuits using the analog ground (AVSS). The analog ground (AVSS) should be connected to a stable digital ground (VSS) on the board (single-point ground plane connection).




12.9.12 Notes on noise prevention

- (i) To prevent the analog input pins (ANI00 to ANI13) from being destroyed by abnormal voltage such as excessive surge, a capacitor should be inserted between AVDD and AVSS and between AVREFP/VREFOUT and AVREFM, and a protection circuit should be connected to protect the analog input pins (ANI00 to ANI13) as shown in Figure 12 - 29.
- (ii) Do not switch these pins with other pins during conversion.
- (iii) The accuracy is improved if the HALT mode is set immediately after the start of conversion.
- (IV) When A/D conversion of the signal on any channel (ANI0 to ANI13) is selected, do not change the levels output on P20 to P27, P100 to P107, P140 to P147, and P150 to P157 during conversion, since doing so may decrease the accuracy.
- (V) When a pin adjacent to a pin on which A/D conversion is in progress is used as a digital I/O port pin, the result of A/D conversion may differ from the accurate value due to noise coupling. Take care to avoid pulses which change dramatically, like digital signals, being input or output through adjacent pins during A/D conversion.

Figure 12 - 29 Sample Protection Circuit for Analog Inputs



Note 1. The values shown here are reference values.



Note 2. Rin: Signal source impedance

CHAPTER 13 12-BIT D/A CONVERTER

In this chapter, "PCLK" is used to refer to CPU/peripheral hardware clock (fclk).

13.1 Overview


This MCU includes two channels of 12-bit D/A converter.

Table 13 - 1 lists the specifications of the 12-bit D/A converter and Figure 13 - 1 shows a block diagram of the 12-bit D/A converter.

Item Specifications Resolution 12 bits Output channels Two channels Measure against interference between D/A and A/D conversion Countermeasure against mutual interference between analog modules D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable input signal from the 12-bit A/D converter. Therefore, degradation of the accuracy of A/D conversion by mutual interference is reduced by using the enable signal to control the timing of inrush current generation by the 12-bit D/A converter. Low power consumption function Clock supply stop state can be set. Event link function (input) D/A conversion can be started when event signals are input.

Table 13 - 1 Specifications of 12-Bit D/A Converter

Figure 13 - 1 Block Diagram of 12-Bit D/A Converter



DADRO: D/A data register 0
DADR1: D/A data register 1
DACR: D/A control register

DADPR: DADRm format select register

DAADSCR: D/A A/D synchronous start control register

DAVREFCR: D/A VREF control register



Table 13 - 2 lists the pin configuration of the 12-bit D/A converter.

Table 13 - 2 Pin Configuration of 12-Bit D/A Converter

Pin Name	I/O	Function
AVDD	_	Analog voltage supply pin for the 12-bit A/D converter and 12-bit D/A converter.
AVss	_	Analog ground pin for the 12-bit A/D converter and 12-bit D/A converter.
AVREFP/VREFOUT	Input/output	Analog reference voltage supply pin for the 12-bit D/A converter.
AVREFM	Input	Analog reference ground pin for the 12-bit D/A converter.
ANO0	Output	Channel 0 analog output pin
ANO1	Output	Channel 1 analog output pin

13.2 Register Descriptions

Table 13 - 3 Registers of 12-bit D/A Converter

Pin Name	Function			
Peripheral enable register 1	PER1			
D/A data register m (m = 0, 1)	DADRm			
D/A control register	DACR			
DADRm format select register	DADPR			
D/A A/D synchronous start control register	DAADSCR			
D/A VREF control register	DAVREFCR			

13.2.1 Peripheral enable registers 1 (PER1)

Figure 13 - 2 Format of Peripheral enable register 1 (PER1)

Address:	F007AH	After reset: 00l	H R/W					
Symbol	<7>	6	<5>	4	<3>	2	<1>	<0>
PER1	TMKAEN	0	CMPEN	0	DTCEN	0	MUXEN	DACEN

DACEN	Control of D/A converter input clock supply
0	Stops input clock supply. • SFR used by the D/A converter cannot be written. • The D/A converter is in the reset status.
1	Enables input clock supply. SFR used by the D/A converter can be read and written.

13.2.2 D/A data register m (DADRm) (m = 0, 1)

DADRm registers are 16-bit readable/writable registers, which store data to which D/A conversion is to be performed. Whenever an analog output is enabled, the values in DADRm are converted and output to the analog output pins.

12-bit data can be relocated by setting the DADPR.DPSEL bit. Bits "—" are read as 0. The write value should be 0

Figure 13 - 3 Format of D/A Data Register m (DADRm) (m = 0, 1)

Address: DADR0 FFF70H, DADR1 FFF72H After reset: 0000h

• DADPR.DPSEL bit = 0 (data is flush with the right end of the register)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DADRm0	_	_	_	_												

• DADPR.DPSEL bit = 1 (data is flush with the left end of the register)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DADRm0													_	_	_	_

13.2.3 D/A control register (DACR)

This register should be set when the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled) while the 12-bit A/D converter is halted (the ADCSR.ADST bit is 0). At that time, the software trigger should be selected for the 12-bit A/D converter trigger to securely stop the 12-bit A/D converter.

Figure 13 - 4 Format of D/A Control Register (DACR)

Address: F	FF74H	After reset: 1Fh	R/W					
Symbol	7	6	5	4	3	2	1	0
DACR	DAOE1	DAOE0		_	_	_	_	_

DAOE1	D/A output enable 1 bit						
0	Analog output of channel 1 (ANO1) is disabled.						
1	D/A conversion of channel 1 is enabled. Analog output of channel 1 (ANO1) is enabled.						

The DAOE1 bit controls the D/A conversion and analog output.

The event link function can be used to set the DAOE1 bit to 1. The DAOE1 bit becomes 1 when the event specified by setting the ELSELRn (n=0 to 21) registers of the ELC occurs, and output of the D/A conversion results starts.

DAOE0	D/A output enable 0 bit							
0	0 Analog output of channel 0 (ANO0) is disabled.							
1	D/A conversion of channel 0 is enabled. Analog output of channel 0 (ANO0) is enabled.							

The DAOE0 bit controls the D/A conversion and analog output.

The event link function can be used to set the DAOE0 bit to 1. The DAOE0 bit becomes 1 when the event specified by setting the ELSELRn (n=0 to 21) registers of the ELC occurs, and output of the D/A conversion results starts.



13.2.4 DADRm format select register (DADPR)

The DADPR register is used to select the format of data in D/A data register m (DADRm).

Figure 13 - 5 Format of DADRm Format Select Register (DADPR)

Address: F	FF75H	After reset: 00h	R/W					
Symbol	7	6	5	4	3	2	1	0
DADPR	DPSEL	_	_	_	_	_	_	_

DPSEL	DADRm format select bit							
0	Data is flush with the right end of the D/A data register.							
1	Data is flush with the left end of the D/A data register.							

13.2.5 D/A A/D synchronous start control register (DAADSCR)

As a measure against interference between D/A and A/D conversion, the DAADSCR register selects whether or not the timing for starting 12-bit D/A conversion is synchronized with the 12-bit A/D converter synchronous D/A conversion enable input signal from the 12-bit A/D converter.

This register should be set while the 12-bit A/D converter is halted (while the ADCSR.ADST bit is 0 after selecting software trigger as the 12-bit A/D converter trigger).

Figure 13 - 6 Format of D/A A/D Synchronous Start Control Register (DAADSCR)

Address: FFF76H		After reset: 00h	R/W						
Symbol	7	6	5	4	3	2	1	0	
DAADSCR	DAADST	_	_	_	_	_	_	_	1

DAADST	D/A A/D synchronous conversion bit
0	12-bit D/A converter operation does not synchronize with 12-bit A/D converter operation. (measure against interference between D/A and A/D conversion is disabled)
1	12-bit D/A converter operation synchronizes with 12-bit A/D converter operation. (measure against interference between D/A and A/D conversion is enabled)

Setting the DAADST bit to 0 allows the DADRm register value to be converted into analog data at any time. Setting the DAADST bit to 1 allows synchronous D/A conversion with the 12-bit A/D converter synchronous D/A conversion enable input signal from the 12-bit A/D converter. Therefore, even if the DADRm register value is modified, D/A conversion does not start until the 12-bit A/D converter completes A/D conversion.

Set this bit while the ADCSR.ADST bit is set to 0. At this time, the software trigger should be selected for the 12-bit A/D converter trigger to securely stop the 12-bit A/D converter.

The event link function cannot be used when the DAADST bit is set to 1. Stop the DA0, DA1 output enable functions for event link destination. The setting of the DAADST bit is common to channels 0 and 1 of the 12-bit D/A converter.

13.2.6 D/A VREF control register (DAVREFCR)

The DAVREFCR register selects the reference voltage of the 12-bit D/A converter.

Figure 13 - 7 Format of D/A VREF Control Register (DAVREFCR)

 Address: FFF77H
 After reset: 00h
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 DAVREFCR
 —
 —
 —
 —
 REF[2:0]

REF[2:0]	D/A reference voltage select bit
000	Not selected
001	AVDD/AVSS
110	AVREFP or VREFOUTNote, AVREFM
Other than above	Setting prohibited

The REF[2:0] bits select the reference voltage of the 12-bit D/A converter 0 and 1. When changing the value of these bits, write 000h to the DAVREFCR.REF[2:0] bits in advance. Read the REF[2:0] bits after changing their value, and confirm that it has been changed. Do not rewrite this register during A/D conversion using the 12-bit A/D converter. If this register is rewritten, the accuracy of A/D conversion is not guaranteed.

Note VREFOUT is selected when the voltage reference is operating. AVREFP is selected in other cases. See 15.4 Voltage Reference Operations for the procedure of starting voltage reference operation.

Caution 1. When the voltage reference output voltage (VREFOUT) is selected (REF = 110b and VREFEN = 1), discharge the voltage reference output path by setting REF = 000b and DADR0, DADR1registers to 0000H in advance.

Start D/A conversion by setting REF = 110b after discharge period (1 μ s).

The discharge period is not required after reset release, because it is discharged state.

Caution 2. When the reference output voltage (VREFOUT) is selected as the reference voltage for the D/A converter, set the reference ground pin (P154/AVREFM) for the analog pin function and input the voltage to AVREFM = VSS = AVSS.

13.3 Operation

The 12-bit D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When the DAOEn bit (n = 0, 1) in DACR is set to 1, D/A converter is enabled and the conversion result is output.

An operation example of D/A conversion on channel 0 is shown below. Figure 13 - 8 shows the timing of this operation.

- 1. Set the data for D/A conversion in the DADPR.DPSEL bit and the DADR0 register.
- 2. Set the DACR.DAOE0 bit to 1 to start D/A conversion. The conversion result is output from the analog output pin ANO0 after the conversion time tDCONV has elapsed. The conversion result continues to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The output value (reference) is expressed by the following formula:

- 3. If DADR0 is written to again, the conversion is started. The conversion result is output after the conversion time tDCONV has elapsed.
 - When the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled), it takes a maximum of one A/D conversion time for D/A conversion to start.
- 4. If the DAOE0 bit is set to 0, analog output is disabled.




Figure 13 - 8 Example of 12-Bit D/A Converter Operation

tDCONV: D/A conversion time

13.3.1 Measure against interference between D/A and A/D conversion

When D/A conversion starts, the 12-bit D/A converter generates inrush current. Since the same analog power supply is shared by the 12-bit D/A converter and 12-bit A/D converter, the generated inrush current may interfere with 12-bit A/D converter operation.

With the DAADSCR.DAADST bit being 1, even if the DADRm register data is modified during 12-bit A/D converter operation, D/A conversion does not start immediately but starts synchronously with A/D conversion completion. It takes a maximum of one A/D conversion time for the DADRm register data update to be reflected as the D/A conversion circuit input. Before reflection, the DADRm register value does not correspond to the analog output value.

When this function is enabled, it is impossible to check by any software means whether the DADRm register value has been D/A converted or not.


Even with DAADSCR.DAADST being 1, when the DADRm register data is modified while the 12-bit A/D converter is halted, D/A conversion starts in one PCLK cycle.

Figure 13 - 9 shows an example of channel 0 D/A conversion, in which the 12-bit D/A converter operates synchronously with the 12-bit A/D converter.

- <1> Confirm that the 12-bit A/D converter is halted. Set the DAADSCR.DAADST bit to 1.
- <2> Confirm that the 12-bit A/D converter is halted. Set the DACR.DAOE0 bit to 1.
- <3> Set the DADR0 register.
 - If the 12-bit A/D conversion is halted (ADCSR.ADST bit = 0) when the DADR0 register is modified, D/A conversion starts in one PCLK cycle.
 - If the 12-bit A/D conversion is in progress (ADCSR.ADST bit = 1) when the DADR0 register is modified, D/A conversion starts upon A/D conversion completion. If the DADR0 register is modified twice during A/D conversion, the first update may not be converted.

Figure 13 - 9 Example of Conversion When the 12-Bit D/A Converter is Synchronized with the 12-Bit A/D

Converter



13.4 Event Link Operation Setting Procedure

The event link operation procedure is described below.

- 1. Set the DADPR.DPSEL bit and set the data for D/A conversion in the DADRn (n = 0, 1) registers.
- 2. The trigger signal used for D/A output mode is set by Event output destination select register n (ELSELRn (n = 00 to 21))
- 3. Set the event output source peripheral function to activate the event link. After the event is output from the peripheral function, the DACR.DAOEn (n = 0, 1) bits become 1, and D/A conversion on channels 0, 1 starts.
- 4. Set to disable the D/A output mode with ELSELRn (n = 00 to 21) to stop event link operation of 12-bit D/A converter channels 0, 1. All event link operation is stopped by this setting.

13.5 Usage Notes on Event Link Operation

- 1. When the event specified by the ELSELRn (n = 00 to 21) registers are generated while the write cycle is performed to the DACR.DAOEn (n = 0, 1) bits, the write cycle is stopped, and the setting to 1 by the generated event takes precedence.
- 2. Use of the event link function is prohibited when the DAADSCR.DAADST bit is set to 1 as the countermeasure against an interfere between D/A and A/D conversions.
- 3. When the event link function is used, set to disable the function to enter STOP mode in advance.



13.6 Usage Notes

13.6.1 Clock supply stop function setting

Operation of the 12-bit D/A converter can be disabled or enabled using the peripheral enable register 1 (PER1). The initial setting is for operation of the 12-bit D/A converter to be stopped. Restoring supply of the clock signal to the D/A converter enables access to registers.

13.6.2 Note on Usage When Measure against Interference between D/A and A/D Conversion is Enabled

When the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled), do not place the 12-bit A/D converter into the clock supply stop state. It may halt D/A conversion in addition to A/D conversion.



CHAPTER 14 OPERATIONAL AMPLIFIER AND ANALOG SWITCH

The number of operational amplifier input and output pins is as follows.

Unit	I/O Pin	80-Pin	100-Pin
Unit 0	AMP0+, AMP0- (input)	V	V
(Operational amplifier 0)	AMP0O (output)	V	V
Unit 1	AMP1+, AMP1- (input)	V	√
(Operational amplifier 1)	AMP1O (output)	V	√
Unit 2	AMP2+, AMP2- (input)	V	V
(Operational amplifier 2)	AMP2O (output)	V	V

The number of analog switch input and output pins is as follows.

Unit	I/O Pin	100-Pin	
Unit 0	MUX00 (input/output)	√	V
	MUX01 (input/output)	√	V
	MUX02 (input/output)	_	V
	MUX03 (input/output)	_	V
Unit 1	MUX10 (input/output)	√	V
	MUX11 (input/output)	√	V
	MUX12 (input/output)	_	V
	MUX13 (input/output)	_	V
Channel 0	AMP0OPD (input)	√	V
Channel 1	AMP1OPD (input)	V	V
Channel 2	AMP2OPD (input)	√	V

14.1 Functions of Operational Amplifier

Operational amplifiers can be used to amplify small analog input voltages and output the amplified voltages. This MCU has a total of three differential operational amplifier units with two input pins and one output pin.

The operational amplifiers have the following functions.

- Units 0 and 1 are rail-to-rail operational amplifiers and unit 2 is a general-purpose operational amplifier.
- The output signals from units 0 and 1 can be used for the input signals to the A/D converter.
- High-speed mode (high-current consumption) and low-power mode (slow-speed response) are supported and either mode can be selected based on trade-offs between the response speed and current consumption.
- Operation can be started by each trigger from the ELC, and operation can also be started by an ELC trigger even in STOP mode.
- Operation can be stopped by an A/D conversion end trigger.



14.2 Functions of Analog Switch

This MCU has four analog switches for the output channels of operational amplifiers 0 and 1 to support up to four additional pins (100-pin MCU: four pins; 80-pin MCU: two pins) for output signals from operational amplifiers 0 and 1. The analog switches can be turned on or off through register settings.

To ensure the characteristics of the on-resistance, signals boosted through on-chip charge pumps are used to control the analog switches.

In addition, this MCU has three low-resistance switches. The switches can be turned on or off through register settings. When a switch is turned on, the corresponding pin is connected to the analog ground of this MCU through a low resistor.

To ensure the characteristics of the on-resistance, signals boosted through on-chip charge pumps are used to control the low-resistance switches.



14.3 Configuration of Operational Amplifier

Figure 14 - 1 shows a Block Diagram of Operational Amplifier.

Operational amplifier control block Internal bus Operational amplifier trigger mode control register (AMPTRM) Operational amplifier mode control register (AMPMC) AMPSP AMPSPH A/D conversion end trigger Operational amplifier 0 activation/stop control Operational amplifier ELC trigger 0 Operational amplifier ELC trigger 1 Operational amplifier 1 activation/stop control ELC trigger Operational amplifier Operational amplifier 2 activation/stop control Operational amplifier control register (AMPC) IREFE IREFHE AMPE2 AMPE1 AMPE0 AMPTRS1 Operational amplifier ELC Internal bus Operational amplifier block circuit for operational P23/AMP0- AMP00 P21/ANI09/AMP0+ (O-MUX To A/D converte P103/AMP1-AMP10 P101/ANI00/AMP1+ (O-MUX → To A/D converter rrent circuit fo operational amplifier 2 P152/AMP2- AMP20 P150/AMP2+ 🔘-

Figure 14 - 1 Block Diagram of Operational Amplifier

14.4 Configuration of Analog Multiplexers and Low-Resistance Switches

Figure 14 - 2 shows a block diagram of the analog multiplexers and low-resistance switches.

Switch (MUX00 to MUX03) 0 P27/ANI13/MUX00 ANCHCR registe To A/D converter 0 P26/ANI12/MUX01 AMP00 To A/D converter - P25/ANI11/MUX02 DSDIV4 DSDIV3 DSDIV2 DSDIV1 DSDIV0 To A/D converter 0 P24/ANI10/MUX03 To A/D converter Switch (MUX10 to MUX13) FCLK (1 MHz to 24 MHz) Clock Charge frequency divider 0 Internal bus pump 0 0 P107/ANI04/MUX10 To A/D converter PUPSCR register 0 P106/ANI03/MUX11 AMP10 PUPSTPS1 PUPSTPS0 To A/D converter Clock Charge 0 P105/ANI02/MUX12 frequency divider 1 To A/D converter 0 P104/ANI01/MUX13 To A/D converter Switch controlle ò P81/AMP0OPD/(TxD2) /(SO20)/SEG43 Low-resistance switch 0 Switch controlle P80/AMP1OPD/(RxD2) (SI20)/(SDA20)/SEG44 7 Low-resistance switch 1 AVss Switch controlle 0 P153/AMP2OPD Low-resistance switch 2

Figure 14 - 2 Block Diagram of Analog Multiplexers and Low-Resistance Switches

14.5 Registers Controlling Operational Amplifier

Table 14 - 1 lists the Registers Used to Control the Operational Amplifiers.

Table 14 - 1 Registers Used to Control the Operational Amplifiers

Item	Configuration			
Control registers	Operational amplifier mode control register (AMPMC)			
	Operational amplifier trigger mode control register (AMPTRM)			
	Operational amplifier ELC trigger select register (AMPTRS)			
	Operational amplifier control register (AMPC)			
	Operational amplifier monitor register (AMPMON)			
	Port mode registers 2, 8, 10, 15 (PM2, PM8, PM10, PM15)			
	Port mode control registers 2, 8, 10, 15 (PMC2, PMC8, PMC10, PMC15)			
	LCD port function registers 5 (PFSEG5)			
	Peripheral enable register 1 (PER1)			
	Analog multiplexer channel select register (MUXSWSR)			
	Charge pump operation clock division ratio select register (PUPCKS)			
	Charge pump clock control register (PUPSCR)			
	Low-resistance switch channel select and charge pump control register (ANCHCR)			

14.5.1 Operational amplifier mode control register (AMPMC)

The AMPMC register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 3 Format of Operational amplifier mode control register (AMPMC)

Address:	Address: F0348H After reset: 00H		H R/W					
Symbol	<7>	<6>	5	4	3	2	1	0
AMPMC	AMPSP	AMPSPH	0	0	0	0	0	0

AMPSP	Operation mode selection (unit 2 (general-purpose operational amplifier))
0	Low-power mode (low-speed)
1	High-speed mode

AMPSPH	Operation mode selection (unit 0, 1 (Rail-to-rail operational amplifier))
0	Low-power mode (low-speed)
1	High-speed mode

Caution 1. Set AMPSP and AMPSPH bits while the value of the AMPC register is 00H (operational amplifier and reference current generator are stopped).

Caution 2. Be sure to set bits that are not used in this register to the initial value.

14.5.2 Operational amplifier trigger mode control register (AMPTRM)

The AMPTRM register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 4 Format of Operational amplifier trigger mode control register (AMPTRM)

Address: F0349H		After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
AMPTRM	0	0	AMPTRM21	AMPTRM20	AMPTRM11	AMPTRM10	AMPTRM01	AMPTRM00

AMPTRMn1	AMPTRMn0	Operational amplifier function activation/stop trigger control Note 3
0	0	Software trigger mode The operational amplifier can be activated/stopped by setting the AMPC register The operational amplifier cannot be activated by an ELC trigger The operational amplifier cannot be controlled by an A/D conversion end trigger
0	1	 ELC trigger mode The operational amplifier can be set to wait for an ELC trigger or stopped by setting the AMPC register The operational amplifier can be activated by an ELC trigger Note 1 The operational amplifier cannot be controlled by an A/D conversion end trigger
1	0	Setting prohibited
1	1	 ELC and A/D trigger mode The operational amplifier can be set to wait for an ELC trigger or stopped by setting the AMPC register The operational amplifier can be activated by an ELC trigger Note 1 The operational amplifier can be stopped by an A/D conversion end trigger Note 2

- **Note 1.** When using an ELC trigger to activate the operational amplifier, first specify various settings related to the event link controller (ELC), set the AMPTRS register, and then use the AMPC register to set the operation control bit of the operational amplifier to be activated to 1 (operational amplifier wait state is enabled).
- Note 2. An A/D conversion end trigger is always generated at the end of A/D conversion.
- **Note 3.** When changing the set values of AMPTRMn1 and AMPTRMn0, make sure that the AMPEn bit in the AMPC register is 0 (operational amplifier is stopped).

Remark n: Unit number (n = 0, 1, 2)

14.5.3 Operational amplifier ELC trigger select register (AMPTRS)

The AMPTRS register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 5 Format of Operational amplifier ELC trigger select register (AMPTRS)

Address: F034AH After reset: 00H		H R/W						
Symbol	7	6	5	4	3	2	1	0
AMPTRS	0	0	0	0	0	0	AMPTRS1	AMPTRS0

AMPTRS1	AMPTRS0	ELC trigger selection Note
0	0	Operational amplifier 0: Operational amplifier ELC trigger 0 Operational amplifier 1: Operational amplifier ELC trigger 1 Operational amplifier 2: Operational amplifier ELC trigger 2
0	1	Operational amplifier 0: Operational amplifier ELC trigger 0 Operational amplifier 1: Operational amplifier ELC trigger 0 Operational amplifier 2: Operational amplifier ELC trigger 1
1	0	Setting prohibited
1	1	Operational amplifier 0: Operational amplifier ELC trigger 0 Operational amplifier 1: Operational amplifier ELC trigger 0 Operational amplifier 2: Operational amplifier ELC trigger 0

Note Do not change the value of the AMPTRS register after setting the AMPTRM register.

Caution Be sure to set bits that are not used in this register to the initial value.

14.5.4 Operational amplifier control register (AMPC)

The AMPC register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 6 Format of Operational amplifier control register (AMPC)

Address: F034BH After reset: 00H R/W Symbol <6> 3 <0> <7> 5 4 <2> <1> AMPC IREFE IREFHE 0 0 0 AMPE2 AMPE1 AMPE0

IREFE	Operation control of operational amplifier 2 reference current circuit						
0	Operational amplifier reference current circuit is stopped						
1	Operation of operational amplifier reference current circuit is enabled						

IREFHE	Operation control of operational amplifier 0, 1 reference current circuit						
0	Operational amplifier reference current circuit is stopped						
1	Operation of operational amplifier reference current circuit is enabled						

AMPEn	Operation control of operational amplifier
0	The operational amplifier is stopped (the output pin of the operational amplifier is in the high-impedance state).
1	Software trigger mode: Operation of operational amplifier is enabled Note ELC trigger mode or ELC and A/D trigger mode: Wait for ELC is enabled

Note

Operation of the operational amplifier reference current circuit is also enabled regardless of the setting of the IREFE and IREFHE bits.

Be sure to set the bits to 0 for a unit that is not to be used.

Caution Be sure to set bits that are not used in this register to the initial value.

Remark n: Unit number (n = 0, 1, 2)

14.5.5 Operational amplifier monitor register (AMPMON)

The AMPMON register can be read by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 7 Format of Operational amplifier monitor register (AMPMON)

Address	: F034CH	After reset: 00	H R					
Symbol	7	6	5	4	3	2	1	0
AMPMON	0	0	0	0	0	AMPMON2	AMPMON1	AMPMON0

AMPMONn	Operational amplifier status				
0	perational amplifier n is stopped				
1	perational amplifier n is operating				

Caution 1. This register is used to asynchronously reflect whether each operational amplifier is operating/stopped. To determine the operational amplifier state, read this register continuously and confirm that the bit state has changed. After that, read this register again for confirmation and determine whether the operational amplifier state has changed.

When an ELC trigger or A/D conversion end trigger synchronized with the clock or a software trigger in the other interrupt routine is used to control the operational amplifier, the timing to operate/stop the operational amplifier can be estimated, such as for checking normal operation. In this case, read this register after one CPU/peripheral clock cycle when the corresponding trigger or interrupt affecting the operational amplifier state has occurred.

Caution 2. Be sure to set bits that are not used in this register to the initial value.

Remark n: Unit number (n = 0, 1, 2)

14.5.6 Peripheral enable register 1 (PER1)

The PER1 register can be set by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 8 Format of Peripheral Enable Register 1 (PER1)

Address:	F007AH	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
PER1	TMKAEN	0	CMPEN	0	DTCEN	0	MUXEN	DACEN

MUXEN	Control of clock supply to analog multiplexers
0	 Supply of the operation clock for the analog multiplexers and low-resistance switches is stopped. The analog multiplexers and low-resistance switches are in the reset state. Supply of the operating clock for the charge pumps is stopped.
1	 Operation clock is supplied to the analog multiplexers and low-resistance switches. Operation of the analog multiplexers and low-resistance switches is enabled. Operation of the charge pumps is enabled.

14.5.7 Analog multiplexer channel select register (MUXSWSR)

The MUXSWSR register can be set by 8-bit memory manipulation instructions.

Figure 14 - 9 Format of Analog Multiplexer Channel Select Register (MUXSWSR)

Address:	F0075H	After reset: 00H	I R/W					
Symbol	7	6	5	4	3	2	1	0
MUXSWSR	SWON13	SWON12	SWON11	SWON10	SWON03	SWON02	SWON01	SWON00
SWON1n MUX1n analog channel operation						_		

SWON1n	MUX1n analog channel operation				
0	Analog channel OFF				
1	Analog channel ON				

SWON0n	MUX0n analog channel operation
0	Analog channel OFF
1	Analog channel ON

Caution Be sure to enable the operation of the corresponding charge pump before turning on a channel using this register. For details, refer to Figure 14 - 2 Block Diagram of Analog Multiplexers and Low-Resistance Switches.

Remark n: Multiplexer channel number (n = 0 to 3)

14.5.8 Charge pump operation clock division ratio select register (PUPCKS)

The PUPCKS register can be set by 8-bit memory manipulation instructions.

Figure 14 - 10 Format of Charge Pump Operation Clock Division Ratio Select Register (PUPCKS)

Address	: F00F1H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
MUXSWSR	0	0	0			DSDIV[4:0]		

DSDIV[4:0])]		Operation clock for charge pump
0	0	0	0	0	CPU/peripheral hardware clock frequency (fclk) divided by 2
0	0	0	0	1	CPU/peripheral hardware clock frequency (fclk) divided by 4
0	0	0	1	0	CPU/peripheral hardware clock frequency (fclk) divided by 6
0	0	0	1	1	CPU/peripheral hardware clock frequency (fclk) divided by 8
0	0	1	0	0	CPU/peripheral hardware clock frequency (fclk) divided by 10
		N			CPU/peripheral hardware clock frequency (fcLk) divided by (2 x (N + 1))

Caution Specify an appropriate value so that the frequency of the charge pump operation clock is set within a range of 0.5 MHz to 1 MHz. A frequency outside this range is prohibited.

The following table shows the recommended frequencies of the charge pump operation clock.

Table 14 - 2 Charge Pump Operation Clock Selection

Main System Clock (fMAIN)	CPU/Peripheral Hardware Clock (fcLk)	DSDIV[4:0] Setting	Charge Pump Operation Clock (Recommended)
24 MHz	24 MHz	10111B	500 kHz
20 MHz	20 MHz	10011B	500 kHz
16 MHz	16 MHz	01111B	500 kHz
12 MHz	12 MHz	01011B	500 kHz
10 MHz	10 MHz	00111B	500 kHz
8 MHz	8 MHz	00101B	500 kHz
6 MHz	6 MHz	00111B	500 kHz
4 MHz	4 MHz	00011B	500 kHz
3 MHz	3 MHz	00010B	500 kHz
2 MHz	2 MHz	00001B	500 kHz
1 MHz	1 MHz	00000B	500 kHz
1 to 24 MHz	32.768 kHz	Setting prohibited	Cannot operate. (Characteristics are not guaranteed)

14.5.9 Charge pump clock operation control register (PUPSCR)

The PUPSCR register can be set by 8-bit memory manipulation instructions.

While a charge pump is operating, noise may be produced between analog power lines. This noise may affect analog channel sampling in the A/D converter.

Setting this register stops the supply of the charge pump operation clock during analog channel sampling in the A/D converter to prevent generation of such noise.

Figure 14 - 11 Format of Charge Pump Clock Operation Control Register (PUPSCR)

Address: F00F2H After reset: 00H		H R/W						
Symbol	7	6	6	4	3	2	1	0
ANCHCR	0	0	0	0	0	0	PUPSTPS1	PUPSTPS0

PUPSTPSn	Control of clock operation for charge pump n during A/D sampling time
0	Operation clock is supplied to the charge pump regardless of the A/D converter operation.
1	Supply of the operation clock for the charge pump is stopped during analog channel sampling in the A/D converter.

Caution

When the charge pump operation clock stops, the output voltage from the charge pump will fluctuate and may be outside the range guaranteed by design. In this case, the resistance values of the analog multiplexer and low-resistance switches may also be outside the range guaranteed by design. Use this clock stop function only after thorough evaluation.

Remark n: Unit number (n = 0 or 1)

14.5.10 Low-resistance switch channel select and charge pump control register (ANCHCR)

The ANCHCR register can be read by 1-bit or 8-bit memory manipulation instructions.

Figure 14 - 12 Format of Low-Resistance Switch Channel Select and Charge Pump Control Register (ANCHCR)

Address:	F007DH	After reset: 00h	H R/W					
Symbol	7	6	5	4	3	2	1	0
ANCHCR	0	CBSW2ON	CBSW1ON	CBSW0ON	0	PUMP1EN	PUMP0EN	0

CBSWnON	Low-resistance switch control				
0	Disables low-resistance switch operation				
1	1 Enables low-resistance switch operation				

PUMPmEN	Charge pump operation control			
0	Disables charge pump operation			
1	Enables charge pump operation			

Remark

m: Unit number of the charge pump (m = 0, 1)

n: Unit number of the low-resistance switch (n = 0, 1, 2)

Procedures for Turning Analog Switches (Analog Multiplexers and Low-Resistance Switches) on and off

Procedure for turning on a switch:

- (1) Set the MUXEN bit in peripheral enable register 1 (PER1) to enable the clock supply to the charge pump, analog multiplexer, and low-resistance switch circuits; access to the MUXSWSR, PUPCKS, PUPSCR, and ANCHCR registers is enabled.
- (2) Set up the PUPSCR register. (Thorough evaluation is necessary before using the operational amplifier with the PUPSTPSn bit set to 1.)
- (3) Set up the PUPCKS register. (The frequency of the charge pump operation clock should be set to 500 kHz.)
- (4) Modify the PUMPmEN bit from 0 to 1 to activate charge pump m.
- (5) Wait for the necessary stabilization time for charge pump m. (Stabilization time: 10 ms min.)
- (6) Set the SWONmp and CBSWnON bits to turn on the corresponding analog switch.

Procedure for turning off a switch:

- (1) Clear the SWONmp and CBSWnON bits to turn off the corresponding analog switch.
- (2) Modify the corresponding PUMPmEN bit from 1 to 0 to stop the operation clock for charge pump m.
- (3) Clear the MUXEN bit to 0 to stop the clock supply to the charge pump, analog multiplexer, and low-resistance switch circuits; the MUXSWSR, PUPCKS, PUPSCR, and ANCHCR registers are placed in the reset state.

Remark m = 0 or 1, p = 0 to 3, n = 0 to 2

For the correspondence between charge pumps and analog switches, refer to **Figure 14 - 2 Block Diagram** of Analog Multiplexers and Low-Resistance Switches.

For the register bits where no function is assigned, be sure to write the initial values.



14.5.11 Registers that control port functions of analog input pins

To use the AMP0+, AMP0-, AMP1+, AMP1-, AMP2+, and AMP2- pins as analog input of the operational amplifier, set the corresponding bits in port mode registers 2, 10, and 15 (PM2, PM10, PM15) and port mode control registers 2, 10, and 15 (PMC2, PMC10, PMC15) to 1.

To use the MUX00 to MUX03 and MUX10 to MUX13 pins as the analog multiplexer pins, set the corresponding bits in port mode register 2 or 10 (PM2 or PM10) and port mode control register 2 or 10 (PMC2 or PMC10) to 1.

To use the AMP0OPD, AMP1OPD, and AMP2OPD pins as the low-resistance switch pins, set the corresponding bits in port mode register 8 or 15 (PM8 or PM15) and port mode control register 8 or 15 (PMC8 or PMC15) to 1, and clear the corresponding bit in LCD port function register 5 (PFSEG5) to 0.

For details, refer to 4.3.1 Port mode registers (PMxx), 4.3.6 Port mode control registers (PMCxx) and 4.3.8 LCD port function registers 0 to 5 (PFSEG0 to PFSEG5).




14.6 Operation

14.6.1 State Transitions


Figure 14 - 13 shows state transitions when the operational amplifier and reference current circuit are activated or stopped using the operational amplifier control circuit.

Figure 14 - 13 Operational Amplifier State Transitions


• State transitions in activating and stopping the reference current circuit and operational amplifiers by software




• State transitions in activating and stopping the reference current circuit and operational amplifiers by the ELC



• State transitions in activating and stopping the reference current circuit and operational amplifiers simultaneously by software



• State transitions in activating and stopping the reference current circuit and operational amplifiers simultaneously by the ELC



Note Set the AMPSP and AMPSPH bits in the AMPMC register and the AMPTRS and AMPTRM registers in status 1.

Caution State transitions other than those shown in Figure 14 - 13 are prohibited in activating and stopping the operational amplifiers and reference current circuit.

Remark 1. A stabilization wait time is necessary after supply of the reference current and operation of the operational amplifier are set before each operation actually starts. For details on the stabilization wait time, refer to CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C).


Remark 2. An ELC trigger and end of A/D conversion can be used to activate/stop only the operational amplifier that is preset to be used by setting the AMPTRM register.



14.6.2 Operational Amplifier Control Operation

Figures 14 - 14 to 14 - 17 show operational amplifier control operation.

Figure 14 - 14 Operational Amplifier Control Operation (Software trigger mode is used for control) (When the reference current circuit and operational amplifier are activated/stopped by software trigger mode)




Note When operating/stopping the operational amplifier continuously, set the IREFE/IREFHE and AMPEN bits again as in the first setting after the operational amplifier is stopped.

Remark n: Unit number (n = 0, 1, 2)

m: ELC trigger used to control operational amplifier unit n selected by the AMPTRS register

Figure 14 - 15 Operational Amplifier Control Operation (ELC trigger mode is used for activation) (When the reference current circuit and operational amplifier are activated by an ELC trigger and stopped by setting the SFR)




Note When operating/stopping the operational amplifier continuously, use the AMPEN bit again as in the first setting, and set the operational amplifier to wait for an ELC trigger after it is stopped.

Remark n: Unit number (n = 0, 1, 2)

m: ELC trigger used to control operational amplifier unit n selected by the AMPTRS register
Set the function used for ELC event generation and the peripheral function to be linked (the ELSELR register) in advance.

Figure 14 - 16 Operational Amplifier Control Operation (ELC and A/D trigger mode (1))
(When the reference current circuit and operational amplifier are activated by an ELC trigger and stopped by an A/D conversion end (trigger))



Note When operating/stopping the operational amplifier continuously, it is not necessary to set the registers again because the operational amplifier waits for an ELC trigger after it is stopped.


Remark n: Unit number (n = 0, 1, 2)

m: ELC trigger used to control operational amplifier unit n selected by the AMPTRS register
Set the function used for ELC event generation and the peripheral function to be linked (the ELSELR register) in advance.



Figure 14 - 17 Operational Amplifier Control Operation (ELC and A/D trigger mode (2))

(When the reference current circuit and operational amplifier are stopped by setting the SFR under the setting that they can be activated by an ELC trigger and stopped by an A/D conversion end (trigger))



Note When operating/stopping the operational amplifier continuously, use the AMPEN bit again as in the first setting, and set the operational amplifier to wait for an ELC trigger after it is stopped.


Remark n: Unit number (n = 0, 1, 2)

m: ELC trigger used to control operational amplifier unit n selected by the AMPTRS register
Set the function used for ELC event generation and the peripheral function to be linked (the ELSELR register) in advance.



14.6.3 Software trigger mode

The following flowchart shows the procedure to operate and stop the operational amplifier using a software trigger with examples of register settings.



- **Note 1.** Set AMPSP/AMPSPH bit while the value of the AMPC register is 00H (operational amplifier and reference current generator are stopped).
- Note 2. If setting IREFE/IREFHE = 1 is skipped, the stabilization wait time after setting AMPEn =1 becomes longer. For details on the stabilization wait time, refer to **CHAPTER 35 ELECTRICAL SPECIFICATIONS**.
- **Note 3.** IREFE/IREFHE = 0 and AMPEn = 0 can be set at the same time.


Caution For details on the stabilization wait time, refer to CHAPTER 35 ELECTRICAL SPECIFICATIONS.



14.6.4 ELC trigger mode

The following flowchart shows the procedure to operate the operational amplifier using an ELC trigger with examples of register settings.

This is an example of processing when the operational amplifier is activated by an ELC trigger and stopped by software repeatedly.




- **Note 1.** Set AMPSP/AMPSPH bit while the value of the AMPC register is 00H (operational amplifier and reference current generator are stopped).
- Note 2. Set these bits while the AMPEn bit in the AMPC register is 0.
- **Note 3.** To operate the reference current generator of the operational amplifier continuously, set the IREFE/IREFHE bit in the AMPC register to 1 at this timing.



14.6.5 ELC and A/D Trigger Mode

The following flowchart shows the procedure to activate the operational amplifier using an ELC trigger and to stop the operational amplifier using an A/D conversion end trigger with examples of register settings. This is an example of processing when the operational amplifier is activated by an ELC trigger and stopped by an A/D conversion end trigger repeatedly.



Note 1. Set AMPSP/AMPSPH bit while the value of the AMPC register is 00H (operational amplifier and reference current generator are stopped).

Note 2. Set these bits while the AMPEn bit in the AMPC register is 0.

- **Note 3.** Set this bit while the peripheral function used for ELC trigger event generation and the A/D converter are stopped. To operate the reference current generator of the operational amplifier continuously, set the IREFE/IREFHE bit in the AMPC register to 1 at this timing.
- Note 4. To stop wait operation for a trigger, set the AMPEn bit in the AMPC register to 0.

 To forcibly stop the operational amplifier after it is activated by an ELC trigger, also set the AMPEn bit in the AMPC register to 0.

14.7 Usage Notes on Operational Amplifier and Analog Switch

- (1) When using the operational amplifier function, set the used operational amplifier I/O pins to input pins using the port mode registers (PM2, PM10, PM15) and analog pins using the port mode control registers (PMC2, PMC10, PMC15).
- (2) When connecting bypass capacitors to the AVDD and AVSs pins that are the power supply pins for the operational amplifier function, place them as close to the chip as possible (to keep the wiring short) and prevent noise from the device, board, and peripheral components.
- (3) In addition to software trigger, the operational amplifier function can be activated by an ELC trigger and stopped at the end of A/D conversion. The reference current circuit can be stopped at the end of A/D conversion. Therefore, design applications (circuits and programs) conforming to the operation flows in order to prevent these asynchronous triggers from causing conflicts between activation/stop control (conflicting control).
- (4) For the pins multiplexed with positive and negative input for the operational amplifier function and analog input for the A/D converter, while they are used as operational amplifier positive and negative pins, do not perform A/D conversion on the analog input pins multiplexed these pins.
- (5) Set the charge pump operation clock within the range of 500 kHz to 1000 kHz (500 kHz is recommended). When a frequency outside this range is specified, the characteristics are not guaranteed.



CHAPTER 15 VOLTAGE REFERENCE

15.1 Function of Voltage Reference

The voltage reference has the following function.

• Reference voltage output function

A reference voltage is output from the VREFOUT pin. Furthermore, the generated reference voltage is supplied to the internal A/D and D/A converters. 1.5 V (TYP.), 1.8 V (TYP.), 2.048 V (TYP.), or 2.5 V (TYP.) can be selected as the output voltage.

15.2 Configuration of Voltage Reference

The voltage reference consists of the following hardware.

Table 15 - 1 Configuration of Voltage Reference

Item	Configuration
Reference voltage output	VREFOUT pin
Control registers	Peripheral enable register 0 (PER0) Analog reference voltage control register (VREFCR)

Figure 15 - 1 Block Diagram of Voltage Reference

Positive reference voltage of A/D converter and D/A converter

VREFOUT/AVREFP

Voltage reference circuit

IREFEN VREFEN VREFSEL1 VREFSEL0

Analog reference voltage control register (VREFCR)

Internal bus

15.3 Amplifier Registers Used in Voltage Reference

The voltage reference uses the following registers.

- Peripheral enable register 0 (PER0)
- Analog reference voltage control register (VREFCR)

15.3.1 Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the voltage reference is used, be sure to set bit 5 (ADCEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 15 - 2 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H		After reset: 00I	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

ADCEN	Control of A/D converter and voltage reference input clock
0	Stops input clock supply SFR used bye the A/D converter and voltage reference cannot be written. The A/D converter and voltage reference is in the reset status.
1	Supplies input clock. • SFR used by A/D converter and voltage reference can be read and written.

Caution 1. When setting voltage reference, be sure to set ADCEN to 1 first.

When ADCEN = 0, the control register of the voltage reference is initialized and writing to the register is ignored.

Caution 2. Be sure to clear bits 1 and 6 to "0".

15.3.2 Analog reference voltage control register (VREFCR)

This register is used to control operation of the 1/2 AVDD voltage output and of the voltage reference (VR).

VREFCR can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 04H.

Figure 15 - 3 Format of Analog Reference Control Register (VREFCR)

Address:	ddress: F0072H After reset: 04H		l R/W					
Symbol	7	6	5	4	3	2	<1>	<0>
VREFCR	AVDDON	0	0	0	VREFSEL1	VREFSEL0	IREFEN	VREFEN

AVDDON	1/2 AVDD voltage output operation stop/enable
0	Stops operation
1	Enables operation

VREFSEL1	VREFSEL0	VREFOUT pin output level selection
0	0	1.5 V
0	1	1.8 V (default)
1	0	2.048 V
1	1	2.5 V

IREFEN	Reference current source operation control					
0	Stops operation					
1	Enables operation					

VREFEN	VREF gain control			
0	Stops operation			
1	Enables operation			

- Caution 1. During voltage reference operation, be sure to connect a tantalum capacitor (capacitance: 10 $\mu\text{F}\pm30\%$, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 $\mu\text{F}\pm30\%$, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT/AVREFP pin for stabilizing the reference voltage. Furthermore, do not apply a voltage from the VREFOUT/AVREFP pin during voltage reference operation.
- Caution 2. To use voltage reference output (VREFOUT) as the positive reference voltage (AVREFP) of the A/D converter or D/A converter, be sure to set VREFEN to 1 after setting IREFEN to 1.
- Caution 3. Do not change the output voltage of the reference voltage by using VREFSEL1 and VREFSEL0 during the voltage reference operation (VREFEN = 1).

15.4 Voltage Reference Operations

15.4.1 Reference voltage output function

The procedure for starting operation is described below.

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the voltage reference.
- <2> Set the value of the reference voltage by bits 2 and 3 (VREFSEL0 and VREFSEL1) of VREFCR.
- <3> Set bit 1 (IREFEN) of the analog reference voltage control register (VREFCR) to 1. This starts the operation of the reference current source.
- <4> Enable voltage reference operation by setting bit 0 (VREFEN) of VREFCR to 1.
- <5> Use software to wait until the voltage reference operation stabilizes (settling time: 50 ms (max.)).

15.5 Cautions for Voltage Reference

Observe the following cautions when using the voltage reference.

- The VREFOUT output voltage can be used as the positive reference voltage of the internal A/D and D/A converters of the microcontroller. Connect a tantalum capacitor (capacitance: 10 μ F±30%, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μ F±30%, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT pin for stabilizing the reference voltage.
- When the VREFOUT output voltage is to be supplied to the external circuit, its load current must be limited to a maximum value specified in the electrical characteristics table. For details, see **CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: Ta = -40 to +85°C)**.



CHAPTER 16 COMPARATOR

Table 16 - 1 lists the Comparator Pin Configuration.

Table 16 - 1 Comparator Pin Configuration

	100-pin products	80-pin products
VCOUT0, IVCMP0, IVREF0	$\sqrt{}$	$\sqrt{}$

16.1 Functions of Comparator

The comparator has the following functions.

- Comparator high-speed mode, comparator low-speed mode, or comparator window mode can be selected.
- The external reference voltage input or internal reference voltage can be selected as the reference voltage.
- The canceling width of the noise canceling digital filter can be selected.
- An interrupt signal can be generated by detecting an active edge of the comparator output.
- An event link controller (ELC) event signal can be output by detecting an active edge of the comparator output.

16.2 Configuration of Comparator

This product only has comparator 0.

Figure 16 - 1 shows the Comparator Block Diagram.

COMON COVRF COWDE COENB Comparator mode setting register (COMPMDR) COEDG COEPO COFCK1 COFCKO Comparator filter control register (COMPFIR) Comparator 0 Sampling fclk/8 clock Digital filter (match 3 times) detection COMP0 Event signal to ELC IVCMP0 ⊚-IVREF0 (O)→ INTCMP0 (Comparator detection 0 interrupt) -⊚∨COUT0 Internal reference voltage (1.45 V) SPDMD CnOP CnOE CnIE Comparator output control register (COMPOCR)

Figure 16 - 1 Comparator Block Diagram

Note When setting the C0WDE bit to 1, this switch is turned ON, and the division resistor to generate the comparison voltage becomes enabled.

Remark 1. n = 0

Remark 2. VTW+/VTW-: High- and low-voltage judgment voltages in window mode

16.3 Registers

Table 16 - 2 lists the Comparator Register Configuration.

Table 16 - 2 Comparator Register Configuration

Register Name	Symbol
Peripheral enable register 1	PER1
Comparator mode setting register	COMPMDR
Comparator filter control register	COMPFIR
Comparator output control register	COMPOCR
Port mode control register 4	PMC4
Port mode register 3	PM3
Port mode register 4	PM4
Port register 3	P3
Port register 4	P4

16.3.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the Comparator is used, be sure to set bit 5 (CMPEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 16 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F007AH		After reset: 00	H R/W					
Symbol	<7>	6	<5>	4	<3>	2	<1>	<0>
PER1	TMKAEN	0	CMPEN	0	DTCEN	0	MUXEN	DACEN

CMPEN	Control of comparator input clock
0	Stops input clock supply. • SFR used by the comparator cannot be written. • The Comparator is in the reset status.
1	Supplies input clock. • SFR used by the comparator can be read/written.

Caution 1. When setting the comparator, be sure to set the CMPEN bit to 1 first.

If CMPEN = 0, writing to a control register of the comparator is ignored, and all read values are default values (except for port mode registers 3, 4 (PM3, PM4), port registers 3, 4 (P3, P4), and port mode control register 4 (PMC4)).

Caution 2. Be sure to clear bits 6, 4, and 2 to 0.



16.3.2 Comparator mode setting register (COMPMDR)

Figure 16 - 3 Format of Comparator Mode Setting Register (COMPMDR)

Address: F0340H		After reset: 00	H R/W No	R/W Note 1					
Symbol	7	6	5	4	<3>	2	1	<0>	
COMPMDR	0	0	0	0	COMON	C0VRF	COWDE	C0ENB	

COMON	Comparator 0 monitor flag Notes 1, 4
0	In standard mode: IVCMP0 < comparator 0 reference voltage or comparator 0 stopped In window mode: IVCMP0 < low-voltage reference or IVCMP0 > high-voltage reference
1	In standard mode: IVCMP0 > comparator 0 reference voltage In window mode: Low-voltage reference < IVCMP0 < high-voltage reference

C0VRF	Comparator 0 reference voltage selection Notes 2, 5, 6, 7					
0	Comparator 0 reference voltage is IVREF0 input					
1	Comparator 0 reference voltage is internal reference voltage (1.45 V)					

COWDE	Comparator 0 window mode selection Note 3			
0	Comparator 0 standard mode			
1	Comparator 0 window mode			

	C0ENB	Comparator 0 operation enable			
	0	Comparator 0 operation disabled			
ĺ	1	Comparator 0 operation enabled			

- **Note 1.** Bit 3 is read-only. The value written to this bit is ignored.
- **Note 2.** Valid only when standard mode is selected. In window mode, the reference voltage in the comparator is selected regardless of the setting of this bit.
- **Note 3.** Window mode cannot be set when low-speed mode is selected (the SPDMD bit in the COMPOCR register is 0).
- **Note 4.** The initial value is 0 immediately after a reset is released. However, the value is undefined when C0ENB is set to 0 after operation of the comparator is enabled once.
- **Note 5.** The internal reference voltage (1.45 V) can be selected in HS (high-speed main) mode. When the internal reference voltage (1.45 V) is selected in HS (high-speed main) mode, the temperature sensor output voltage cannot be A/D converted by the A/D converter.
- **Note 6.** Do not select the internal reference voltage in STOP mode.
- Note 7. Do not select the internal reference voltage when the subsystem clock (fSUB) is selected as the CPU clock and the high-speed system clock (fMX) and the high-speed on-chip oscillator clock (fHCO) are both stopped.



16.3.3 Comparator filter control register (COMPFIR)

Figure 16 - 4 Format of Comparator Filter Control Register (COMPFIR)

Address: F0341H		After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
COMPFIR	0	0	0	0	C0EDG	C0EPO	C0FCK1	C0FCK0

C0EDG	Comparator 0 edge detection selection Note					
0	Interrupt request by comparator 0 one-edge detection					
1	Interrupt request by comparator 0 both-edge detection					

C0EPO	Comparator 0 edge polarity switching Note					
0	nterrupt request at comparator 0 rising edge					
1	Interrupt request at comparator 0 falling edge					

C0FCK1	C0FCK0	Comparator 0 filter selection Note				
0	0	comparator 0 filter				
0	1	omparator 0 filter enabled, sampling at fCLK				
1	0	omparator 0 filter enabled, sampling at fCLK/8				
1	1	Comparator 0 filter enabled, sampling at fCLK/32				

Note

If bits C0FCK1 to C0FCK0, C0EPO, and C0EDG are changed, a comparator 0 interrupt request and an event signal to the ELC may be generated. Change these bits only after setting the ELSELR 21 register for the ELC to 0 (not linked to comparator 0 output). In addition, clear bit 6 (CPMIF0) in interrupt request flag register 2L (IF2L) to 0.

If bits C0FCK1 to C0FCK0 are changed from 00B (no comparator 0 filter) to a value other than 00B (comparator 0 filter enabled), allow the time for sampling four times to elapse until the filter output is updated, and then use the comparator 0 interrupt request or the event signal to the ELC.

16.3.4 Comparator output control register (COMPOCR)

Figure 16 - 5 Format of Comparator Output Control Register (COMPOCR)

Address:	F0342H	After reset: 00h	H R/W					
Symbol	<7>	6	5	4	3	<2>	<1>	<0>
COMPOCR	SPDMD	0	0	0	0	C0OP	C00E	COIE

SPDMD	Comparator speed selection Note 1
0	Comparator low-speed mode
1	Comparator high-speed mode

C0OP	VCOUT0 output polarity selection					
0	Comparator 0 output is output to VCOUT0					
1	Inverted comparator 0 output is output to VCOUT0					

C0OE	VCOUT0 pin output enable						
0	Comparator 0 VCOUT0 pin output disabled						
1	Comparator 0 VCOUT0 pin output enabled						

COIE	Comparator 0 interrupt request enable Note 2					
0	Comparator 0 interrupt request disabled					
1	Comparator 0 interrupt request enabled					

- Note 1. When rewriting the SPDMD bit, be sure to set the CiENB bit (i = 0) in the COMPMDR register to 0 in advance
- Note 2. If C0IE is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 6 (CPMIF0) in interrupt request flag register 2L (IF2L) may set to 1 (interrupt requested), clear bit 6 (CPMIF0) in interrupt request flag register 2L (IF2L) to 0 before using an interrupt.

16.3.5 Port mode control register 4 (PMC4)

This register specifies digital I/O or analog I/O mode for P43 and P44 in 1-bit units.

The PMC4 register can be set by a 1-bit or 8-bit manipulation instruction.

Reset signal generation resets this register to 00H.

Figure 16 - 6 Format of Port Mode Control Register 4 (PMC4)

Address: F0064H		After reset: 00H	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMC4	0	0	0	PMC44	PMC43	0	0	0

PMC4n	P4n pin digital I/O and analog I/O selection (n = 3, 4)
0	Digital I/O (multiplexed function other than analog I/O)
1	Analog I/O

16.3.6 Port mode registers 3, 4 (PM3, PM4)

These registers specify I/O mode for port 1 in 1-bit units.

When using the VCOUT0/P35 or VCOUT0/P42 pins for the comparator output function, set the PM35 and PM42 bits and the output latches of P35 and P42 to 0.

When using the IVCMP0/P43 and IVREF0/P44 pins as analog input ports, set bits PM43 and PM44 to 1. At this time, the output latches of P43 and P44 may be 0 or 1.

If bits PM43 and PM44 are set to 0, these pins cannot be used as analog input ports.

The PM3 and PM4 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Caution If a pin is set as an analog input port, not the pin level but 0 is always read.

Figure 16 - 7 Format of Port Mode Registers 3, 4 (PM3, PM4)

Address: FFF23H		After reset: FFH	l R/W					
Symbol	7	6	5	4	3	2	1	0
PM3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30
	PM3n			P3n pin I/O	mode selection	(n = 0 to 7)		
	0	Output mode (d	output buffer o	n)				
	1	Input mode (ou	tput buffer off))				
Address	: FFF24H	After reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PM4	0	0	0	PM44	PM43	PM42	PM41	PM40
PM4n P4n pin I/O mode selection (n = 0 to 4)								
	0 Output mode (output buffer on)							
	1	Input mode (ou	tput buffer off)					

16.4 Operation

Table 16 - 3 lists the Procedure for Setting Comparator Associated Registers.

Table 16 - 3 Procedure for Setting Comparator Associated Registers

Register	Bit	Setting Value						
PER1	CMPEN	1 (input clock supply)						
PMC4	PMC4n	Select the function of pins IV	Select the function of pins IVCMPi and IVREFi.					
PM4	PM4n	Set the PMC4n bit to 1 (analog input). Set the PM4n bit to 1 (input mode). Refer to 16.3.5 Port mode control register 4 (PMC4) and 16.3.6 Port mode regist 3, 4 (PM3, PM4).						
COMPOCR	SPDMD	Select the comparator respon	nse speed (0: Low-speed mode	e/1: High-speed mode).				
	CiWDE	0 (standa	ard mode)	1 (window mode) Note 1				
COMPMDR	CiVRF	0 (Reference = IVREFi input)	1 (Reference = internal reference voltage (1.45 V)) Note 3	Window comparator operation (reference = VTW+/VTW-)				
	CiENB	iENB 1 (operation enabled)						
Wait for comp	parator stabilization tir	me (max. 100 μs).						
	CiFCK1 - CiFCK0	Select whether the digital filter is used or not and the sampling clock.						
COMPFIR	CiEOP, CiEDG	Select the edge detection coredges).	ndition for an interrupt request (an interrupt request (rising edge/falling edge/both				
COMPOCE	CiOP, CiOE	Set the VCOUTi output (select the polarity and set output enabled or disabled). Refer to 16.4.4 Comparator i output (i = 0).						
COMPOCK	CilE							
PR2L Note 4	CMPPR0i, CMPPR1i	When using an interrupt: Select the interrupt priority level.						
MK2L Note 4	СМРМКі	When using an interrupt: Select the interrupt masking.						
IF2L Note 4	CMPIFi	When using an interrupt: 0 (n	o interrupt requested: initializa	tion) Note 2				
	PER1 PMC4 PM4 COMPOCR COMPMDR Wait for comp COMPFIR COMPOCR PR2L Note 4 MK2L Note 4	PER1 CMPEN PMC4 PMC4n PM4 PM4n COMPOCR SPDMD CiWDE COMPMDR CiVRF CiENB Wait for comparator stabilization tire COMPFIR CIFCK1 - CIFCK0 CIEOP, CIEDG COMPOCR CIOP, CIOE CIIE PR2L Note 4 CMPPR0i, CMPPR1i MK2L Note 4 CMPMKi	PER1 CMPEN 1 (input clock supply) PMC4 PMC4n Select the function of pins IV Set the PMC4n bit to 1 (input Refer to 16.3.5 Port mode of 3, 4 (PM3, PM4). COMPOCR SPDMD Select the comparator responsion of CiVRF 0 (Reference = IVREFi input) CiENB 0 (Reference = IVREFi input) CiENB Select whether the digital filter of CiEOP, CiEDG Select the edge detection coredges). COMPOCR CiOP, CiOE Set the VCOUTi output (select Refer to 16.4.4 Comparator Set the interrupt request output Refer to 16.4.4 Comparator CMPPR1i When using an interrupt: Select MK2L Note 4 CMPMKi When using an interrupt Select MK2L Note 4 CMPMKi When using an interrupt Select MK2L Note 4 CMPMKi When using an interrupt Select MK2L Note 4 CMPMKi When using an interrupt Select MK2L Note 4 CMPMKi When	PER1 CMPEN 1 (input clock supply) PMC4 PMC4n Select the function of pins IVCMPi and IVREFi. PM4 PMC4n Select the function of pins IVCMPi and IVREFi. Set the PMC4n bit to 1 (input mode). Refer to 16.3.5 Port mode control register 4 (PMC4) and 3, 4 (PM3, PM4). COMPOCR SPDMD Select the comparator response speed (0: Low-speed mode) COMPMDR CiWDE 0 (standard mode) COMPMDR CiVRF 1 (Reference = internal reference voltage (1.45 V)) CiENB 1 (operation enabled) Wait for comparator stabilization time (max. 100 μs). CiFCK1 - CiFCK0 Select whether the digital filter is used or not and the sampled edges). COMPFIR CiEOP, CiEDG Select the edge detection condition for an interrupt request (edges). COMPOCR CiOP, CiOE Set the VCOUTi output (select the polarity and set output engets to the interrupt request output enabled or disabled. Refer to 16.4.4 Comparator i output (i = 0). PR2L Note 4 CMPPR0i, CMPPR1i When using an interrupt: Select the interrupt priority level. MK2L Note 4 CMPMKi When using an interrupt: Select the interrupt masking.				

Note 1. Can be set in high-speed mode (SPDMD = 1).

Remark i = 0, n = 3, 4

Note 2. After the setting of the comparator, an unnecessary interrupt may occur until operation becomes stable, so initialize the interrupt flag.

Note 3. Can be set in HS (high-speed main) mode.

Note 4. PR2L, MK2L, and IF2L are the interrupt control registers for comparator i.


Figures 16 - 8 and 16 - 9 show comparator i (i = 0) operation examples. In standard mode, the CiMON bit in the COMPMDR register is set to 1 when the analog input voltage is higher than the reference input voltage, and the CiMON bit is set to 0 when the analog input voltage is lower than the reference input voltage.

In window mode, the CiMON bit in the COMPMDR register is set to 1 when the analog input voltage meets the following condition, and the CiMON bit is set to 0 when the analog input voltage does not meet the following condition:

"Low-voltage reference voltage < analog input voltage < high-voltage reference voltage"

When using the comparator i interrupt, set CilE in the COMPOCR register to 1 (interrupt request output enabled). If the comparison result changes at this time, a comparator i interrupt request is generated. For details on interrupt requests, refer to 16.4.2 Comparator i (i = 0) interrupts.


Figure 16 - 8 Comparator i (i = 0) Operation Example in Standard Mode



Caution The above diagram applies when CiFCK1 - CiFCK0 in the COMPFIR register = 00B (no filter) and CiEDG = 1 (both edges). When CiEDG = 0 and CiEOP = 0 (rising edge), CMPIFi changes as shown by (A) only. When CiEDG = 0 and CiEOP = 1 (falling edge), CMPIFi changes as shown by (B) only.

Figure 16 - 9 Comparator i (i = 0) Operation Example in Window Mode

• Operation example in window mode



Caution The above diagram applies when CiFCK1 to CiFCK0 in the COMPFIR register = 00B (no filter) and CiEDG = 1 (both edges). When CiEDG = 0 and CiEOP = 0 (rising edge), CMPIFi changes as shown by (A) only. When CiEDG = 0 and CiEOP = 1 (falling edge), CMPIFi changes as shown by (B) only.

16.4.1 Comparator i digital filter (i = 0)

Comparator i contains a digital filter. The sampling clock can be selected by bits CiFCK1 to CiFCK0 in the COMPFIR register. The comparator i output signal is sampled every sampling clock, and when the level matches three times, that value is determined as the digital filter output at the next sampling clock.

Figure 16 - 10 shows the Comparator i (i = 0) Digital Filter and Interrupt Operation Example.




Figure 16 - 10 Comparator i (i = 0) Digital Filter and Interrupt Operation Example

Caution The above operation example applies when bits CiFCK1 to CiFCK0 in the COMPFIR register is 01B, 10B, or 11B (digital filter enabled).

16.4.2 Comparator i (i = 0) interrupts

The comparator generates one interrupt request. The comparator i interrupt each uses a priority level specification flag, an interrupt mask flag, an interrupt request flag, and a single vector.

When using the comparator i interrupt, set the CilE bit in the COMPOCR register to 1 (interrupt request output enabled). The condition for interrupt request generation can be set by the COMPFIR register. The comparator outputs can also be passed through the digital filter. Three different sampling clocks can be selected for the digital filter.

For details on the register setting and interrupt request generation, refer to 16.3.3 Comparator filter control register (COMPFIR) and 16.3.4 Comparator output control register (COMPOCR).

16.4.3 Event signal output to event link controller (ELC)

An event signal to the ELC is generated by detecting the edge for the digital filter output set by the COMPFIR register, which is the same as the condition for interrupt request generation. However, unlike interrupt requests, ELC events are always output regardless of the CilE bit in the COMPOCR register. Set register ELSELR 21 for the ELC to select the event output destination and to stop linking events.




Figure 16 - 11 Digital Filter and Interrupt Request/Event Signal Output to the ELC Operation

Note When the CilE bit (i = 0) is 1, the same waveform is generated for an interrupt request and an ELC event. When the CilE bit (i = 0) is 0, the value is fixed at 0 for an interrupt request only.

The waveforms of (A), (B), and (C) are shown for an operation example when the CiFCK bits (i = 0) in the COMPFIR register are 00B (no digital filter). The waveforms (D), (E), and (F) are shown for an operation example when the CiFCK bits (i = 0) in the COMPFIR register are 01B, 10B, or 11B (digital filter enabled).

(A) and (D) apply when the CiEDG bit is set to 1 (both edges), (B) and (E) when the CiEDG bit is 0 and the CiEPO bit is 0 (rising edge), and (C) and (F) when the CiEDG bit is 0 and the CiEPO bit is 1 (falling edge).

16.4.4 Comparator i output (i = 0)

The comparison result from the comparator can be output to external pins. Bits CiOP and CiOE in the COMPOCR register can be used to set the output polarity (non-inverted output or inverted output) and output enabled or disabled. For the correspondence between the register setting and the comparator output, refer to 16.3.4 Comparator output control register (COMPOCR).

To output the comparator comparison result to the VCOUTi output pin, use the following procedure to set the ports. Note that the ports are set to input after reset.

- <1> Set the mode for the comparator (Steps 1 to 4 as listed in Table 16 3 Procedure for Setting Comparator Associated Registers).
- <2> Set the VCOUTi output for the comparator (set the COMPOCR register to select the polarity and enable the output).
- <3> Set the corresponding port register bit for the VCOUTi output pin to 0.
- <4> Set the corresponding port mode register for the VCOUTi output pin to output (start outputting from the pin).

16.4.5 Stopping or supplying comparator clock

To stop the comparator clock by setting peripheral enable register 1 (PER1), use the following procedure:

- <1> Set the CiENB bit in the COMPMDR register to 0 (stop the comparator).
- <2> Set the CMPIFi bit in registers IF2L and IF2H to 0 (clear any unnecessary interrupt before stopping the comparator).
- <3> Set the CMPEN bit in the PER1 register to 0.

When the clock is stopped by setting PER1, all the internal registers in the comparator are initialized. To use the comparator again, follow the procedure in Table 16 - 3 to set the registers.

- Caution 1. The temperature sensor output voltage cannot be A/D converted by the A/D converter while the comparator n reference voltage select bit (CnVRF) in the comparator mode setting register (COMPMDR) is 1 (comparator n reference voltage is internal reference voltage (1.45 V)). (n = 0)
- Caution 2. When DTC activation is enabled under either of the following conditions, a DTC transfer is started \cdot (n = 0)
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the rising edge for the comparator, and IVCMP > IVREF (or internal reference voltage: 1.45 V)
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the falling edge for the comparator, and IVCMP < IVREF (or internal reference voltage: 1.45 V)
- Caution 3. When a comparator interrupt is enabled under either of the following conditions, a comparator interrupt is generated.
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the rising edge for the comparator (CnEPO = 0), and IVCMP > IVREF (or internal reference voltage: 1.45 V)
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the falling edge for the comparator (CnEPO = 1), and IVCMP < IVREF (or internal reference voltage: 1.45 V)
- Caution 4. When a comparator interrupt is enabled under either of the following conditions, a comparator interrupt is generated.



- The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the rising edge for the comparator (CnEPO = 0), and IVCMP > IVREF (or internal reference voltage: 1.45 V)
- The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the falling edge for the comparator (CnEPO = 1), and IVCMP < IVREF (or internal reference voltage: 1.45 V)



CHAPTER 17 SERIAL ARRAY UNIT

Serial array unit has up to four serial channels. Each channel can achieve Simplified SPI (CSI^{Note}), UART, and simplified I²C communication.

Function assignment of each channel supported by the RL78/L1A is as shown below.

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

• 80-pin and 100-pin products

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C	
0	0	CSI00 (supporting slave select input function)	UART0 (supporting LIN-bus)	IIC00	
	1	_		_	
	2	CSI10	UART1	IIC10	
	3	_		_	
1	0	CSI20	UART2	IIC20	
	1	_		_	
	2	CSI30	UART3	IIC30	
	3	_		_	

When "UART0" is used for channels 0 and 1 of the unit 0, CSI00 and IIC00 cannot be used, but CSI10, UART1, or IIC10 can be used for channels 2 and 3.

Caution Most of the following descriptions in this chapter use the units and channels of the 100-pin products as an example.

17.1 Functions of Serial Array Unit

Each serial interface supported by the RL78/L1A has the following features.

17.1.1 Simplified SPI (CSI00, CSI10, CSI20, CSI30)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel. Simplified SPI communication is clocked communication performed by using three communication lines: one for the serial clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see 17.5 Operation of Simplified SPI (CSI00, CSI10, CSI20, CSI30) Communication.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate Note

During master communication: Max. fcLk/2 (CSI00 only)

Max. fcLk/4

During slave communication: Max. fMCK/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

In addition, CSI00 and CSI20 support the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only CSI00 and CSI20 can be specified for asynchronous reception.

CSI00 support the slave select function.

Note Use the clocks within a range satisfying the SCK cycle time (tkcY) characteristics. For details, see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C).



17.1.2 UART (UART0 to UART3)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using timer array unit with an external interrupt (INTP0).

For details about the settings, see 17.7 Operation of UART (UART0 to UART3) Communication.

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- · Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UART0 and UART2 reception support the SNOOZE mode. When RxD input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only UART0, UART2 can be specified for asynchronous reception.

The LIN-bus is accepted in UART0 (0 and 1 channels of unit 0).

[LIN-bus functions]

- · Wakeup signal detection
- · Break field (BF) detection
- Sync field measurement, baud rate calculation

Using the external interrupt (INTP0) and timer array unit

Note Only UART0, UART2 can be specified for the 9-bit data length.

17.1.3 Simplified I²C (IIC00, IIC10, IIC20, IIC30)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

For details about the settings, see 17.9 Operation of Simplified I²C (IIC00, IIC10, IIC20, IIC30) Communication.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function Note and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition [Interrupt function]
- Transfer end interrupt

[Error detection flag]

- ACK error, or overrun error
- * [Functions not supported by simplified I²C]
- Slave transmission, slave reception
- Arbitration loss detection function
- Clock stretch detection functions

Note When receiving the last data, ACK will not be output if 0 is written to the SOEmn bit (serial output enable register m (SOEm)) and serial communication data output is stopped. See the processing flow in **17.9.3 (2)** for details.

Remark 1. To use an I²C bus of full function, see CHAPTER 18 SERIAL INTERFACE IICA.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12



17.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

Table 17 - 1 Configuration of Serial Array Unit

Item	Configuration
Shift register	8 bits or 9 bits Note 1
Buffer register	Lower 8 bits or 9 bits of serial data register mn (SDRmn) Notes 1, 2
Serial clock I/O	SCK00, SCK10, SCK20, SCK30 pins (for simplified SPI), SCL00, SCL10, SCL20, SCL30 pins (for simplified I ² C)
Serial data input	SI00, SI10, SI20, SI30 pins (for simplified SPI), RxD1 to RxD3 pins (for UART), RXD0 pin (for UART supporting LIN-bus)
Serial data output	SO00, SO10, SO20, SO30 pins (for simplified SPI), TxD1 to TxD3 pins (for UART), TXD0 pin (for UART supporting LIN-bus)
Serial data I/O	SDA00, SDA10, SDA20, SDA30 pins (for simplified I ² C)
Slave select input	SSI00 pin (for slave select input function)
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Serial clock select register m (SPSm) Serial channel enable status register m (SEm) Serial channel start register m (SSm) Serial channel stop register m (STm) Serial output enable register m (SOEm) Serial output register m (SOEm) Serial output level register m (SOLm) Serial output level register m (SOCm) Serial standby control register m (SSCm) Input switch control register (ISC) Noise filter enable register 0 (NFEN0) <registers channel="" each="" of=""> Serial data register mn (SDRmn) Serial mode register mn (SDRmn) Serial status register mn (SSRmn) Serial status register mn (SSRmn) Serial flag clear trigger register mn (SIRmn) Port input mode registers 0, 1, 3, 4, 8 (PIM0, PIM1, PIM3, PIM4, PIM8) Port output mode registers 0, 1, 3, 4, 8 (POM0, POM1, POM3, POM4, POM8) Port mode registers 0, 1, 3, 4, 8 (PM0, PM1, PM3, PM4, PM8) Port registers 0, 1, 3, 4, 8 (PO, P1, P3, P4, P8)</registers></registers>

(Notes and Remark are listed on the next page.)

- Note 1. The number of bits used as the shift register and buffer register differs depending on the unit and channel.
 - mn = 00, 01, 10, 11: lower 9 bits
 - Other than above: lower 8 bits
- **Note 2.** The lower 8 bits of serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.
 - CSIp communication SIOp (CSIp data register)
 - UARTq reception.....RXDq (UARTq receive data register)
 - UARTq transmission TXDq (UARTq transmit data register)
 - IICr communication SIOr (IICr data register)
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 10, 20, 30), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10, 20, 30)

Figure 17 - 1 shows the Block Diagram of Serial Array Unit 0.




Figure 17 - 1 Block Diagram of Serial Array Unit 0

Figure 17 - 2 shows the Block Diagram of Serial Array Unit 1 (100-pin products).

Noise filter enable register 0 (NFEN0) 1 CKO10 0 0 0 0 SO12 SNFENSNFEN 30 20 | SE13 | SE12 | SE11 | SE10 | Serial channel enable status register 1 (SE1) | SE13 | SS12 | SS11 | SS10 | Serial channel status register 1 (SS1) | Serial channel status register 1 (SS1) | SERIAL REGIS SAU1EN SSEC1 SWC1 ST13 ST12 ST11 ST10 Serial channel stop register 1 (ST1) 0 SOE12 0 SOE10 Serial output enable register 1 (SOE1) Prescaler 0 SOL12 0 SOL10 Serial output level register 1 (SOL1) ter 10 (SDR10) Output latch (P11 or P12 or P80 or P81) PM11 or PM12 or PM80 or PM81 Channel 0 CK1 (Buffer register block) Serial data output pin (when CSI20: SO20) (when IIC20: SDA20) (when UART2: TxD2) ŢŢ Shift register Output controller Serial clock I/O pin (when CSI20: SCK20) (when IIC20: SCL20) Interrupt controller interrupt (when CSI20: INTCSI20) (when IIC20: INTIIC20) (when UART2: INTST2) Serial data input pin (when CSI20: SI20) (when IIC20: SDA20) (when UART2: RxD2) CKS10 CCS10 MD102 MD101
 EOC
 PTC
 PTC
 DIR
 SLC
 SLC

 10
 101
 100
 10
 101
 100
 TSF 10 PEF 10 BFF 10 Serial status register 10 (SSR10) CK11 CK10 Channel 1 Serial transfer end nterrupt (when UART2: INTSR2) Error controll Serial transfer error nterrupt (INTSRE2) CK11 CK10 Serial clock I/O pin when CSI30: SCK30) (when IIC30: SCL30) Channel 2 Serial data input pin (when CSI30: SI30) (when IIC30: SDA30) (when UART3: RxD3) CK11 CK10 When UART3 Channel 3 Serial transfer end interrupt (when UART3: INTSR3) Mode select UART3 (for reception Edge/level detection Serial transfer error interrupt (INTSRE3)

Figure 17 - 2 Block Diagram of Serial Array Unit 1 (100-pin products)

17.2.1 Shift register

This is a 9-bit register that converts parallel data into serial data or vice versa.


In case of the UART communication of nine bits of data, nine bits (bits 0 to 8) are used Note 1.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8/9 bits of serial data register mn (SDRmn).



17.2.2 Lower 8/9 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) Note 1 or bits 7 to 0 (lower 8 bits) function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (fMCK).

When data is received, parallel data converted by the shift register is stored in the lower 8/9 bits. When data is to be transmitted, set transmit data to be transferred to the shift register to the lower 8/9 bits.

The data stored in the lower 8/9 bits of this register is as follows, depending on the setting of bits 0 and 1 (DLSmn0, DLSmn1) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of SDRmn register)
- 9-bit data length (stored in bits 0 to 8 of SDRmn register) Note 1

The SDRmn register can be read or written in 16-bit units.

The lower 8/9 bits of the SDRmn register can be read or written Note 2 as the following SFR, depending on the communication mode.

- CSIp communication...... SIOp (CSIp data register)
- UARTq reception RXDq (UARTq receive data register)
- UARTq transmission TXDq (UARTq transmit data register)
- IICr communication SIOr (IICr data register)

Reset signal generation clears the SDRmn register to 0000H.

- Note 1. Only UART0, UART2 can be specified for the 9-bit data length.
- **Note 2.** Writing in 8-bit units is prohibited when the operation is stopped (SEmn = 0).


Remark 1. After data is received, "0" is stored in bits 0 to 8 in bit portions that exceed the data length.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 10, 20, 30), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10, 20, 30)



Figure 17 - 3 Format of Serial data register mn (SDRmn) (mn = 00, 01, 10, 11)


Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01) After reset: 0000H R/W FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11)



Remark For the function of the higher 7 bits of the SDRmn register, see 17.3 Registers Controlling Serial Array Unit.

Figure 17 - 4 Format of Serial data register mn (SDRmn) (mn = 02, 03, 12, 13)

Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03), After reset: 0000H R/W FFF14H, FFF15H (SDR12), FFF16H, FFF17H (SDR13)



Caution Be sure to clear bit 8 to "0".

Remark For the function of the higher 7 bits of the SDRmn register, see 17.3 Registers Controlling Serial Array Unit.

17.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial standby control register m (SSCm)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1, 3, 4, 8 (PIM0, PIM1, PIM3, PIM4, PIM8)
- Port output mode registers 0, 1, 3, 4, 8 (POM0, POM1, POM3, POM4, POM8)
- Port mode registers 0, 1, 3, 4, 8 (PM0, PM1, PM3, PM4, PM8)
- Port registers 0, 1, 3, 4, 8 (P0, P1, P3, P4, P8)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)



17.3.1 Peripheral enable register 0 (PER0)

PER0 is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

When serial array unit 1 is used, be sure to set bit 3 (SAU1EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PER0 register to 00H.

Figure 17 - 5 Format of Peripheral enable register 0 (PER0)

Address:	F00F0H	After reset: 00l	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

SAUmEN	Control of serial array unit m input clock supply
0	Stops supply of input clock. • SFR used by serial array unit m cannot be written. • Serial array unit m is in the reset status.
1	Enables input clock supply. SFR used by serial array unit m can be read/written.

Caution 1. When setting serial array unit m, be sure to first set the following registers with the SAUMEN bit set to 1. If SAUMEN = 0, control registers of serial array unit m become default values and writing to them is ignored (except for the input switch control register (ISC), noise filter enable register 0 (NFEN0), port input mode registers 0, 1, 3, 4, 8 (PIM0, PIM1, PIM3, PIM4, PIM8), port output mode registers 0, 1, 3, 4, 8 (POM0, POM1, POM3, POM4, POM8), port mode registers 0, 1, 3, 4, 8 (PM0, PM1, PM3, PM4, PM8), and port registers 0, 1, 3, 4, 8 (P0, P1, P3, P4, P8)).

- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial standby control register m (SSCm)

Caution 2. Be sure to clear bits 1 and 6 to 0.

17.3.2 Serial clock select register m (SPSm)

The SPSm register is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register, and CKm0 is selected by bits 3 to 0.

Rewriting the SPSm register is prohibited when the register is in operation (when SEmn = 1).

The SPSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL. Reset signal generation clears the SPSm register to 0000H.

Figure 17 - 6 Format of Serial clock select register m (SPSm)

Address:	F0126	H, F012	27H (SF	'S0), F0	166H, F	F0167H	(SPS1))	Afte	r reset:	0000H	F	R/W			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPSm	0	0	0	0	0	0	0	0	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00

PRS	PRS	PRS	PRS		Sec	tion of operation	n clock (CKmk)	Note	
mk3	mk2	mk1	mk0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	fclk/23	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	fclk/24	125 kHz	313 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	fCLK/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	750 kHz
0	1	1	0	fCLK/26	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz
0	1	1	1	fclk/27	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	187.5 kHz
1	0	0	0	fclk/28	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz
1	0	0	1	fclk/29	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	46.9 kHz
1	0	1	0	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	23.4 kHz
1	0	1	1	fclk/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	11.7 kHz
1	1	0	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
1	1	0	1	fclk/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	1	1	0	fcLK/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz
1	1	1	1	fCLK/2 ¹⁵	61 Hz	153 Hz	305 Hz	610 Hz	732 Hz

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Caution Be sure to clear bits 15 to 8 to "0".

Remark 1. fclk: CPU/peripheral hardware clock frequency

Remark 2. m: Unit number (m = 0, 1)

Remark 3. k = 0, 1



17.3.3 Serial mode register mn (SMRmn)

The SMRmn register is a register that sets an operation mode of channel n. It is also used to select an operation clock (fMCK), specify whether the serial clock (fSCK) may be input or not, set a start trigger, an operation mode (Simplified SPI (CSI), UART, or simplified I²C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMRmn register is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

The SMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SMRmn register to 0020H.

Figure 17 - 7 Format of Serial mode register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10) to F0156H, F0157H (SMR13) Symbol 15 14 13 12 11 10 8 6 5 4 3 2 1 0 STS SIS CKS CCS MD MD MD SMRmn 0 0 0 0 mn0 0 0 0 0 mn 1 mn mn mn2 mn1 mn0 Note Note

CKS mn	Selection of operation clock (fMCK) of channel n					
0	Operation clock CKm0 set by the SPSm register					
1	Operation clock CKm1 set by the SPSm register					
Opera	Operation clock (fuce) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the					

Operation clock (fMCK) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (fTCLK) is generated.

CCS mn	Selection of transfer clock (fTCLK) of channel n			
0	Divided operation clock fMCK specified by the CKSmn bit			
1	Clock input fSCK from the SCKp pin (slave transfer in Simplified SPI (CSI) mode)			

Transfer clock fTCLK is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCSmn = 0, the division ratio of operation clock (fMCK) is set by the higher 7 bits of the SDRmn register.

STS mn Note	Selection of start trigger source			
0	Only software trigger is valid (selected for Simplified SPI (CSI), UART transmission, and simplified I ² C).			
1	Valid edge of the RxDq pin (selected for UART reception)			
Transf	Transfer is started when the above source is satisfied after 1 is set to the SSm register.			

Note The SMR01, SMR03, SMR11, and SMR13 registers only.

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, SMR10, or SMR12 register) to "0". Be sure to set bit 5 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 10, 20, 30), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10, 20, 30)



Figure 17 - 8 Format of Serial mode register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10) to F0156H, F0157H (SMR13) 14 11 8 7 6 1 0 Symbol 15 13 12 10 9 4 3 2 STS SIS CKS CCS MD MD MD **SMRmn** 0 0 0 mn0 0 mn mn mn mn2 mn1 mn0

SIS mn0 Note	Controls inversion of level of receive data of channel n in UART mode
0	Falling edge is detected as the start bit. The input communication data is captured as is.
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.

M	1D	MD	Satting of apparation mode of channel n						
m	n2	mn1	Setting of operation mode of channel n						
(0	0	Simplified SPI (CSI) mode						
(0	1	UART mode						
•	1	0	Simplified I ² C mode						
ŕ	1	1	Setting prohibited						

MD mn0	Selection of interrupt source of channel n
0	Transfer end interrupt
1	Buffer empty interrupt (Occurs when data is transferred from the SDRmn register to the shift register.)
For su	ccessive transmission, the next transmit data is written by setting the MDmn0 bit to 1 when SDRmn data has run

Note The SMR01, SMR03, SMR11, and SMR13 registers only.

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, SMR10, or SMR12 register) to "0". Be sure to set bit 5 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 10, 20, 30), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10, 20, 30)

17.3.4 Serial communication operation setting register mn (SCRmn)

The SCRmn register is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCRmn register is prohibited when the register is in operation (when SEmn = 1).

The SCRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SCRmn register to 0087H.



Figure 17 - 9 Format of Serial communication operation setting register mn (SCRmn) (1/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10) to F015EH, F015FH (SCR13) 7 Symbol 14 12 11 10 9 8 6 5 4 1 0 15 13 3 2 SLCm DLSm RXE DAP EOC PTC PTC SLC DLS TXE CKP DIR **SCRmn** n1 0 1 n1 mn mn mn mn mn mn1 mn0 mn mn0 mn0 Note 2

TXE	RXE	Setting of operation mode of channel n								
mn	mn	Setting of operation mode of charmern								
0	0	Disable communication.								
0	1	Reception only								
1	0	Transmission only								
1	1	Transmission/reception								

DAP mn	CKP mn	Selection of data and clock phase in Simplified SPI (CSI) mode	Туре
0	0	SCKp	1
0	1	SCKp	2
1	0	SCKp	3
1	1	SCKp	4

EOC mn	Mask control of error interrupt signal (INTSREx (x = 0 to 3))							
0	Disables generation of error interrupt INTSREx (INTSRx is generated).							
1	Enables generation of error interrupt INTSREx (INTSRx is not generated if an error occurs).							
Set E0	Set EOCmn = 0 in the simplified SPI (CSI) mode, simplified I ² C mode, and during UART transmission Note 3.							

- Note 1. The SCR00, SCR02, SCR10, and SCR12 registers only.
- Note 2. The SCR00, SCR01, SCR10 and SCR11 registers only. Others are fixed to 1.
- **Note 3.** When using CSImn not with EOCmn = 0, error interrupt INTSREn may be generated.

Caution Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01, SCR03, SCR11, or SCR13 register to 0). Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 10, 20, 30)

Figure 17 - 10 Format of Serial communication operation setting register mn (SCRmn) (2/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03),

After reset: 0087H R/W

F0158H, F0159H (SCR10) to F015EH, F015FH (SCR13)

12 11 10 8 14 9 7 6 2 Symbol 15 13 3 0

SCRmn

ٳ	TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLCm n1	SLC	0	1	DLSm n1	DLS
	mn	mn	mn	mn	U	mn	mn1	mn0	mn	0	Note 1	mn0	0	'	Note 2	mn0

PTC mn1	PTC mn0	Setting of parity bit in UART mode							
	1 10 11110	Transmission	Reception						
0	0	Does not output the parity bit.	Receives without parity						
0	1	Outputs 0 parity Note 3.	No parity judgment						
1	0	Outputs even parity.	Judged as even parity.						
1	1	Outputs odd parity.	Judges as odd parity.						
Be sure to set PTCmn1, PTCmn0 = 0, 0 in the Simplified SPI (CSI) mode and simplified I ² C mode.									

DIR mn	Selection of data transfer sequence in Simplified SPI (CSI) and UART modes						
0	Inputs/outputs data with MSB first.						
1	nputs/outputs data with LSB first.						
Be sure to clear DIRmn = 0 in the simplified I ² C mode.							

SLCmn1 Note 1	SLC mn0	Setting of stop bit in UART mode
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits (mn = 00, 02, 10, 12 only)
1	1	Setting prohibited

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception and in the simplified I²C mode.

Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the Simplified SPI (CSI) mode.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) or 2 bits (SLCmn1, SLCmn0 = 1, 0) during UART transmission.

DLSmn1 Note 2	DLS mn0	Setting of data length in Simplified SPI (CSI) and UART modes							
0	1	9-bit data length (stored in bits 0 to 8 of the SDRmn register) (settable in UART mode only)							
1	0	7-bit data length (stored in bits 0 to 6 of the SDRmn register)							
1	1	8-bit data length (stored in bits 0 to 7 of the SDRmn register)							
Other tha	Other than above Setting prohibited								
Be sure to set DLSmn1, DLSmn0 = 1, 1 in the simplified I ² C mode.									

Note 1. The SCR00, SCR02, and SCR10 registers only.

Note 2. The SCR00, SCR01, SCR10 and SCR11 registers only. Others are fixed to 1.

Note 3. 0 is always added regardless of the data contents.

Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01, SCR03, SCR11, or SCR13 Caution register to 0). Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 10, 20, 30)



17.3.5 Serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) of SDR00, SDR01, SDR10, SDR11 or bits 7 to 0 (lower 8 bits) of SDR02, SDR03, SDR12 and SDR13 function as a transmit/receive buffer register, and bits 15 to 9 (higher 7 bits) are used as a register that sets the division ratio of the operation clock (fMCK).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operation clock by bits 15 to 9 (higher 7 bits) of the SDRmn register is used as the transfer clock.

If the CCSmn bit of serial mode register mn (SMRmn) is set to 1, set bits 15 to 9 (upper 7 bits) of SDR00, SDR01, SDR10, and SDR11 to 0000000B. The input clock fscκ (slave transfer in Simplified SPI (CSI) mode) from the SCKp pin is used as the transfer clock.

The lower 8/9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 8/9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 8/9 bits.

The SDRmn register can be read or written in 16-bit units.

However, the higher 7 bits can only be written or read when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8/9 bits of the SDRmn register. When the SDRmn register is read during operation, the higher 7 bits are always read as 0.

Reset signal generation clears the SDRmn register to 0000H.



Figure 17 - 11 Format of Serial data register mn (SDRmn)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01) After reset: 0000H R/W FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11) FFF10H (SDR00) FFF11H (SDR00) Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **SDRmn** Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03) After reset: 0000H R/W FFF14H, FFF15H (SDR12), FFF16H, FFF17H (SDR13) FFF45H (SDR02) FFF44H (SDR02) Symbol 14 11 10 9 8 7 6 5 3 2 1 0 15 13 12 **SDRmn** 0 SDRmn[15:9] Transfer clock set by dividing the operating clock

0	0	0	0	0	0	0	fMCK/2
0	0	0	0	0	0	1	fmck/4
0	0	0	0	0	1	0	fmck/6
0	0	0	0	0	1	1	fMCK/8
1	1	1	1	1	1	0	fmck/254
1	1	1	1	1	1	1	fmck/256

- Caution 1. Be sure to clear bit 8 of the SDR02, SDR03, SDR12, and SDR13 registers to "0".
- Caution 2. Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART is used.
- Caution 3. Setting SDRmn[15:9] = 0000000B is prohibited when simplified I²C is used. Set SDRmn[15:9] to 0000001B or greater.
- Caution 4. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).

Remark 1. For the function of the lower 8/9 bits of the SDRmn register, see 17.2 Configuration of Serial Array Unit.

17.3.6 Serial flag clear trigger register mn (SIRmn)

The SIRmn register is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because the SIRmn register is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.

The SIRmn register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL. Reset signal generation clears the SIRmn register to 0000H.

Figure 17 - 12 Format of Serial flag clear trigger register mn (SIRmn)

Address	Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03), F0148H, F0149H (SIR10) to F014EH, F014FH (SIR13)								Afte	After reset: 0000H R/W						
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRmn	0	0	0	0	0	0	0	0	0	0	0	0	0	FEC Tmn Note	PEC Tmn	OVC Tmn
	FEC Tmn Note		Clear trigger of framing error flag of channel n													
	0	Not cle	ared													
	1	Clears	the FE	Fmn bit	of the S	SRmn	register	to 0.								
	PEC Tmn					Cle	ar trigg	er of pa	rity erro	r flag of	f channe	el n				
	0	Not cle	ared													
	1	Clears	the PE	Fmn bit	of the S	SRmn	register	to 0.								
	OVC Tmn		Clear trigger of overrun error flag of channel n													
	0	Not cle	ared													
	1	Clears	the OV	Fmn bit	of the S	3SRmn	registe	r to 0.	•		•	•	•			

Note The SIR01, SIR03, SIR11, and SIR13 registers only.

Caution Be sure to clear bits 15 to 3 (or bits 15 to 2 for the SIR00, SIR02, SIR10, or SIR12 register) to "0".

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

 $\textbf{Remark 2.} \ \ \text{When the SIRmn register is read, 0000H is always read.}$



17.3.7 Serial status register mn (SSRmn)

The SSRmn register is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

The SSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSRmn register can be set with an 8-bit memory manipulation instruction with SSRmnL. Reset signal generation clears the SSRmn register to 0000H.

Figure 17 - 13 Format of Serial status register mn (SSRmn) (1/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H F0140H, F0141H (SSR10) to F0146H, F0147H (SSR13) Symbol 8 6 5 2 0 15 14 13 12 11 10 4 3 TSF BFF FEF PEF **OVF** SSRmn 0 0 0 0 0 0 0 0 0 mn 0 mn mn Note 1 Note 1

TSF mn Note 1	Communication status indication flag of channel n					
0	Communication is stopped or suspended.					
1	Communication is in progress.					

<Clear conditions>

- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is suspended).
- Communication ends.
- <Set condition>
- · Communication starts.

BFF									
mn	Buffer register status indication flag of channel n								
Note 1									
0	Valid data is not stored in the SDRmn register.								
1	Valid data is stored in the SDRmn register.								

<Clear conditions>

- Transferring transmit data from the SDRmn register to the shift register ends during transmission.
- \bullet Reading receive data from the SDRmn register ends during reception.
- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is enabled).

<Set conditions>

- Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 (transmission or transmission and reception mode in each communication mode).
- Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).
- A reception error occurs.

Note 1. The SSR00, SSR02, SSR10, and SSR12 registers only.

Note 2. The SSR01, SSR03, SSR11, and SSR13 registers only.

Caution When the simplified SPI (CSI) is handling reception operations in the SNOOZE mode (SWCm = 1), the BFFmn flag will not change.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)



Figure 17 - 14 Format of Serial status register mn (SSRmn) (2/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H F0140H, F0141H (SSR10) to F0146H, F0147H (SSR13) 15 8 7 1 0 Symbol 14 13 12 11 10 9 6 5 4 3 2 **TSF** BFF FEF

PEF **OVF** SSRmn 0 0 0 0 0 0 mn mn 0 mn mn mn Note 1 Note 1 Note 2

Framing error detection flag of channel n
No error occurs.
An error occurs (during UART reception).
Ļ

<Clear condition>

- 1 is written to the FECTmn bit of the SIRmn register.
- <Set condition>
- A stop bit is not detected when UART reception ends.

	PEF mn	Parity/ACK error detection flag of channel n								
ŀ	0	No error occurs.								
	1	Parity error occurs (during UART reception) or ACK is not detected (during I ² C transmission).								

<Clear condition>

- 1 is written to the PECTmn bit of the SIRmn register.
- <Set condition>
- The parity of the transmit data and the parity bit do not match when UART reception ends (parity error).
- No ACK signal is returned from the slave channel at the ACK reception timing during I²C transmission (ACK is not detected).

OVF mn	Overrun error detection flag of channel n
0	No error occurs.
1	An error occurs

<Clear condition>

• 1 is written to the OVCTmn bit of the SIRmn register.

<Set condition>

- Even though receive data is stored in the SDRmn register, that data is not read and transmit data or the next receive data is written while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).
- Transmit data is not ready for slave transmission or transmission and reception in Simplified SPI (CSI) mode.
- Note 1. The SSR00, SSR02, SSR10, and SSR12 registers only.
- **Note 2.** The SSR01, SSR03, SSR11, and SSR13 registers only.
- Caution 1. If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVEmn = 1) is detected.
- Caution 2. When the simplified SPI (CSI) is handling reception operations in the SNOOZE mode (SWCm = 1), the OVFmn flag will not change.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)



17.3.8 Serial channel start register m (SSm)

The SSm register is a trigger register that is used to enable starting communication/count by each channel.

When 1 is written a bit of this register (SSmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1 (Operation is enabled). Because the SSmn bit is a trigger bit, it is cleared immediately when SEmn = 1.

The SSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSm register can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL. Reset signal generation clears the SSm register to 0000H.

Figure 17 - 15 Format of Serial channel start register m (SSm)

Address:	F0122	H, F012	23H (SS	80)	After reset: 0000H R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03	SS02	SS01	SS00
Address: F0162H, F0163H (SS1) After reset: 0000H R/W																
Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2											1	0				
SS1	0	0	0	0	0	0	0	0	0	0	0	0	SS13	SS12	SS11	SS10
SSm Operation start trigger of channel n																
0 No trigger operation																
1 Sets the SEmn bit to 1 and enters the communication wait status Note.																

Note

If set the SSmn = 1 to during a communication operation, will wait status to stop the communication. At this time, holding status value of control register and shift register, SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

- Caution 1. Be sure to clear bits 15 to 4 of the SS0 register and bits 15 to 4 of the SS1 register to "0".
- Caution 2. For the UART reception, set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fMCK clocks have elapsed.
- Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)
- Remark 2. When the SSm register is read, 0000H is always read.

17.3.9 Serial channel stop register m (STm)

The STm register is a trigger register that is used to enable stopping communication/count by each channel.

When 1 is written a bit of this register (STmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is cleared to 0 (operation is stopped). Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

The STm register can set written by a 16-bit memory manipulation instruction.

The lower 8 bits of the STm register can be set with a 1-bit or 8-bit memory manipulation instruction with STmL. Reset signal generation clears the STm register to 0000H.

Figure 17 - 16 Format of Serial channel stop register m (STm)

Address	: F0124	H, F012	25H (ST	0)	After reset: 0000H R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST0	0	0	0	0	0	0	0	0	0	0	0	0	ST03	ST02	ST01	ST00
Address: F0164H, F0165H (ST1) After reset: 0000H R/W																
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1	0	0	0	0	0	0	0	0	0	0	0	0	ST13	ST12	ST11	ST10
STm Operation stop trigger of channel n																
0 No trigger operation																
	Clears the SEmn bit to 0 and stops the communication operation Note.															

Note Holding status value of the control register and shift register, the SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

Caution Be sure to clear bits 15 to 4 of the ST0 register and bits 15 to 4 of the ST1 register to "0".

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. When the STm register is read, 0000H is always read.

17.3.10 Serial channel enable status register m (SEm)

The SEm register indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written a bit of serial channel start register m (SSm), the corresponding bit of this register is set to 1. When 1 is written a bit of serial channel stop register m (STm), the corresponding bit is cleared to 0.

Channel n that is enabled to operate cannot rewrite by software the value of the CKOmn bit (serial clock output of channel n) of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial clock pin.

Channel n that stops operation can set the value of the CKOmn bit of the SOm register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SEmL. Reset signal generation clears the SEm register to 0000H.

Figure 17 - 17 Format of Serial channel enable status register m (SEm)

Address	: F0120	H, F012	21H (SE	[0)	After reset: 0000H R											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE0	0	0	0	0	0	0	0	0	0	0	0	0	SE03	SE02	SE01	SE00
Address: F0160H, F0161H (SE1) After reset: 0000H R																
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE1	0	0	0	0	0	0	0	0	0	0	0	0	SE13	SE12	SE11	SE10
SEm Indication of operation enable/stop status of channel n																
0 Operation stops																
1 Operation is enabled.																

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

17.3.11 Serial output enable register m (SOEm)

The SOEm register is a register that is used to enable or stop output of the serial communication operation of each channel.

Channel n that enables serial output cannot rewrite by software the value of the SOmn bit of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial data output pin.

For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

The SOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SOEmL.

Reset signal generation clears the SOEm register to 0000H.

Figure 17 - 18 Format of Serial output enable register m (SOEm)

Address	: F012A	\Н, F012	2BH (S0	DE0)		Afte	r reset:	0000H	R/W							
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE 02	0	SOE 00
Address: F016AH, F016BH (SOE1) After reset: 0000H R/W																
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE1	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE 12	0	SOE 10
SOE Serial output enable/stop of channel n																
0 Stops output by serial communication operation.																
1 Enables output by serial communication operation.																

Caution Be sure to clear bits 15 to 3 and 1 of the SOEm register to "0".

17.3.12 Serial output register m (SOm)

The SOm register is a buffer register for serial output of each channel.

The value of the SOmn bit of this register is output from the serial data output pin of channel n.

The value of the CKOmn bit of this register is output from the serial clock output pin of channel n.

The SOmn bit of this register can be rewritten by software only when serial output is disabled (SOEmn = 0).

When serial output is enabled (SOEmn = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

The CKOmn bit of this register can be rewritten by software only when the channel operation is stopped (SEmn = 0). While channel operation is enabled (SEmn = 1), rewriting by software is ignored, and the value of the CKOmn bit can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKOmn and SOmn bits to "1".

The SOm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears the SOm register to 0F0FH.

Figure 17 - 19 Format of Serial output register m (SOm)

Address	F0128	H, F012	29H (SC	00)	After reset: 0F0FH R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	CKO 02	1	CKO 00	0	0	0	0	1	SO 02	1	SO 00
Address	: F0168	H, F016	9H (SC)1)		Afte	r reset:	0F0FH	R/W							
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO1	0	0	0	0	1	CKO 12	1	CKO 10	0	0	0	0	1	SO 12	1	SO 10
	CKO mn						Seri	al clock	output	of chan	nel n					
	0	Serial	clock ou	utput val	lue is "C)".										
	1	Serial	clock ou	utput val	lue is "1	".										
SO Serial data output of channel n																
	0	Serial	data ou	tput valu	ue is "0'											
1 Serial data output value is "1".																

Caution Be sure to clear bits 15 to 12 and 7 to 4 of the SO0 register to "0". And be sure to set bits 11, 9, 3 and 1 to "1".

Be sure to clear bits 15 to 12 and 7 to 4 of the SO1 register to "0". And be sure to set bits 11, 9, 3 and 1 to "1".

17.3.13 Serial output level register m (SOLm)

The SOLm register is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0 for corresponding bit in the Simplified SPI (CSI) mode and simplifies I²C mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn = 1). When serial output is disabled (SOEmn = 0), the value of the SOmn bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEmn = 1).

The SOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL.

Reset signal generation clears the SOLm register to 0000H.

Figure 17 - 20 Format of Serial output level register m (SOLm)


Address	: F0134	H, F013	85H (SC	DLO)	After reset: 0000H R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL 02	0	SOL 00
Address: F0174H, F0175H (SOL1) After reset: 0000H R/W																
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL1	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL 12	0	SOL 10
SOL Selects inversion of the level of the transmit data of channel n in UART mode																
0 Communication data is output as is.																
1 Communication data is inverted and output.																

Caution Be sure to clear bits 15 to 3, and 1 of the SOLm register to "0".


Figure 17 - 21 shows examples in which the level of transmit data is reversed during UART transmission.

Figure 17 - 21 Examples of Reverse Transmit Data

(a) Non-reverse Output (SOLmn = 0)



(b) Reverse Output (SOLmn = 1)



17.3.14 Serial standby control register m (SSCm)

The SSC0 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI00 or UART0 serial data.

The SSC1 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI20 and UART2 serial data.

The SSCm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSCm register can be set with an 8-bit memory manipulation instruction with SSCmL. Reset signal generation clears the SSCm register to 0000H.

Caution The maximum transfer rate in the SNOOZE mode is as follows.

When using CSI00, CSI20: Up to 1 Mbps
 When using UART0, UART2: 4800 bps only

Figure 17 - 22 Format of Serial standby control register m (SSCm)

Address: F0138H (SSC0), F0178H (SSC1) After reset: 0000H Symbol 15 14 13 12 11 10 9 8 7 5 3 2 0 SSEC SWC SSCm 0 0 0 0 0 0 0 0 0 0 0 0 0 0 m

SSECm	Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode
0	Enable the generation of error interrupts (INTSRE0/INTSRE2).
1	Stop the generation of error interrupts (INTSRE0/INTSRE2).

- The SSECm bit can be set to 1 or 0 only when both the SWCm and EOCmn bits are set to 1 during UART reception in the SNOOZE mode. In other cases, clear the SSECm bit to 0.
- Setting SSECm, SWCm = 1, 0 is prohibited.

SWCm	Setting of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.

- When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and simplified SPI (CSI) or UART reception is performed without operating the CPU (the SNOOZE mode).
- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fCLK). If any other clock is selected, specifying this mode is prohibited.
- Even when using SNOOZE mode, be sure to set the SWCm bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode.

Also, be sure to change the SWCm bit to 0 after returning from STOP mode to normal operation mode.

Caution Setting SSECm, SWCm = 1, 0 is prohibited.



No interrupt is generated.

EOCmn Bit SSECm Bit Reception Ended Successfully Reception Ended in an Error 0 0 INTSRx is generated. INTSRx is generated. 0 1 INTSRx is generated. INTSRx is generated. 1 INTSRx is generated. INTSREx is generated. 0

Figure 17 - 23 Interrupt in UART Reception Operation in SNOOZE Mode

17.3.15 Input switch control register (ISC)

1

The ISC1 and ISC0 bits of the ISC register are used to realize a LIN-bus communication operation by UART0 in coordination with an external interrupt and the timer array unit.

INTSRx is generated.

When bit 0 is set to 1, the input signal of the serial data input (RXD0) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RXD0) pin is selected as a timer input, so that wake up signal can be detected, the low width of the break field, and the pulse width of the sync field can be measured by the timer.

The SSIE00 bit controls the SSI00 pin input of channel 0 during CSI00 communication and in slave mode. While a high level is being input to the SSI00 pin, no transmission/reception operation is performed even if a serial clock is input. While a low level is being input to the SSI00 pin, a transmission/reception operation is performed according to each mode setting if a serial clock is input.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

1

Reset signal generation clears the ISC register to 00H.

Figure 17 - 24 Format of Input switch control register (ISC)

Address:	F0073H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	SSIE00	0	0	0	0	0	ISC1	ISC0

SSIE00	Channel 0 SSI00 input setting in CSI00 communication and slave mode	
0	Disables SSI00 pin input.	
1	Enables SSI00 pin input.	

ISC1	Switching channel 7 input of timer array unit
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of the RxD0 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (wakeup signal detection).

Caution Be sure to clear bits 6 to 2 to "0".



17.3.16 Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for simplified SPI (CSI) or simplified I²C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to

When the noise filter is enabled, after synchronization is performed with the operation clock (fMCK) of the target channel, 2-clock match detection is performed. When the noise filter is disabled, only synchronization is performed with the operation clock (fMCK) of the target channel.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the NFEN0 register to 00H.

Figure 17 - 25 Format of Noise filter enable register 0 (NFEN0)

Address: F0070H		After reset: 00h	H R/W					
Symbol	7	6	5	4	3	2	1	0
NFEN0	0	SNFEN30	0	SNFEN20	0	SNFEN10	0	SNFEN00

SNFEN30	Use of noise filter of RxD3 pin	
0	Noise filter OFF	
1	Noise filter ON	
Set SNFEN30 to 1 to use the RxD3 pin.		
Clear SNFEN30 to 0 to use the other than RxD3 pin.		

SNFEN20	Use of noise filter of RxD2 pin	
0	Noise filter OFF	
1	Noise filter ON	
Set SNFEN20 to 1 to use the RxD2 pin.		
Clear SNFEN20 to 0 to use the other than RxD2 pin.		

SNFEN10	Use of noise filter of RxD1 pin			
0	Noise filter OFF			
1	Noise filter ON			
Set the SNFEN10 bit to 1 to use the RxD1 pin.				
Clear the SNFEN10 bit to 0 to use the other than RxD1 pin.				

SNFEN00	Use of noise filter of RxD0 pin	
0	Noise filter OFF	
1 Noise filter ON		
Set the SNFEN00 bit to 1 to use the RxD0 pin.		
Clear the SNFEN00 bit to 0 to use the other than RxD0 pin.		

Caution Be sure to clear bits 7, 5, 3, and 1 to "0".



17.3.17 Registers that control port functions of serial input/output pins

Using the serial array unit requires setting of the registers that control the port functions for the port pins with which the serial array unit pin functions for the target channel are multiplexed (port mode register (PMxx), port register (Pxx), port input mode register (PIMxx), port output mode register (POMxx)).

For details, see 4.3.1 Port mode registers (PMxx), 4.3.2 Port registers (Pxx), 4.3.4 Port input mode registers (PIMxx), and 4.3.5 Port output mode registers (POMxx).

Using a port pin which is multiplexed with a serial data output or serial clock output pin function (e.g. P02/SO30/TxD3/(PCLBUZ0)/SEG35) for serial data output or serial clock output requires setting the corresponding bits in the LCD port function register (PFSEGx) and port mode register (PMxx) to 0, and the corresponding bit in the port register (Pxx) to 1.

Using a port pin in N-ch open-drain output (VDD tolerance) mode requires setting the corresponding bit in the port output mode register (POMxx) to 1. When connecting an external device operating at a different voltage (1.8 V or 2.5 V), see **4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers**.

Example When P02/SO30/TxD3/(PCLBUZ0)/SEG35 is to be used for serial data output

Set the PFSEG35 bit of LCD port function register 4 to 0.

Set the PM02 bit of port mode register 0 to 0.

Set the P02 bit of port register 0 to 1.

Using a port pin which is multiplexed with a serial data input or serial clock input pin function (e.g. P01/SI30/RxD3/SDA30/SEG34) for serial data input or serial clock input requires setting the corresponding bits in the LCD port function register (PFSEGx) and port mode register (PMxx) to 1. At this time, the value of the corresponding bit in the port register (Pxx) may be 0 or 1.

Using a TTL input buffer requires setting the corresponding bit in the port input mode register (PIMxx) to 1. When connecting an external device operating at a different voltage (1.8 V or 2.5 V), see **4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers**.

Example When P01/SI10/RxD1/SDA10/SEG49 is to be used for serial data input

Set the PFSEG34 bit of LCD port function register 4 to 0.

Set the PM01 bit of port mode register 0 to 1.

Set the P01 bit of port register 0 to 0 or 1.



17.4 **Operation Stop Mode**

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the pin for serial interface can be used as port function pins in this mode.

17.4.1 Stopping the operation by units

The stopping of the operation by units is set by using peripheral enable register 0 (PER0).


The PER0 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit 0, set bit 2 (SAU0EN) to 0.

To stop the operation of serial array unit 1, set bit 3 (SAU1EN) to 0.

Figure 17 - 26 Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

Peripheral enable register 0 (PER0)... Set only the bit of SAUm to be stopped to 0.



0: Stops supply of input clock

1: Supplies input clock

Caution 1. If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read Note that this does not apply to the following registers.

- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1, 3, 4, 8 (PIM0, PIM1, PIM3, PIM4, PIM8)
- Port output mode registers 0, 1, 3, 4, 8 (POM0, POM1, POM3, POM4, POM8)
- Port mode registers 0, 1, 3, 4, 8 (PM0, PM1, PM3, PM4, PM8)
- Port registers 0, 1, 3, 4, 8 (P0, P1, P3, P4, P8)

Caution 2. Be sure to clear bits 1 and 6 to "0".

Remark x: Bits not used with serial array units (depending on the settings of other peripheral functions)


0/1: Set to 0 or 1 depending on the usage of the user

17.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.

Figure 17 - 27 Each Register Setting When Stopping the Operation by Channels

(a) Serial channel stop register m (STm)... This register is a trigger register that is used to enable stopping communication/count by each channel.



^{*} Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

(b) Serial Channel Enable Status Register m (SEm)... This register indicates whether data transmission/ reception operation of each channel is enabled or stopped.



^{*} The SEm register is a read-only status register, whose operation is stopped by using the STm register.


With a channel whose operation is stopped, the value of the CKOmn bit of the SOm register can be set by software.

(c) Serial output enable register m (SOEm)... This register is a register that is used to enable or stop output of the serial communication operation of each channel.



^{*} For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software.

(d) Serial output register m (SOm)... This register is a buffer register for serial output of each channel.



^{*} When using pins corresponding to each channel as port function pins, set the corresponding CKOmn, SOmn bits to "1".

Note Serial array unit 0 only.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. : Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user

17.5 Operation of Simplified SPI (CSI00, CSI10, CSI20, CSI30) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate Note

During master communication: Max. fclk/2 (CSI00 only)

Max. fcLk/4

During slave communication: Max. fMCK/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

• Overrun error

In addition, CSI00 and CSI20 support the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible.

CSI00 support the slave select function. For details, refer to 17.6 Clock Synchronous Serial Communication with Slave Select Input Function.

Note Use the clocks within a range satisfying the SCK cycle time (tKCY) characteristics. For details, see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C).



The channels supporting simplified SPI (CSI00, CSI10, CSI20, CSI30) are channels 0 and 2 of SAU0, and channels 0 and 2 of SAU1

• 80-pin and 100-pin products

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00 (supporting slave select input function)	UART0 (supporting LIN-bus)	IIC00
	1	_		_
2		CSI10	UART1	IIC10
	3	_		_
1	0	CSI20	UART2	IIC20
	1	_		_
2		CSI30	UART3	IIC30
	3	_		_

Simplified SPI (CSI00, CSI10, CSI20, CSI30) performs the following seven types of communication operations.

 Master transmission 	(See 17.5.1.)
Master reception	(See 17.5.2.)
 Master transmission/reception 	(See 17.5.3.)
Slave transmission	(See 17.5.4.)
Slave reception	(See 17.5.5.)
Slave transmission/reception	(See 17.5.6.)
SNOOZE mode function	(See 17.5.7.)

17.5.1 Master transmission

Master transmission is that the RL78 microcontroller outputs a transfer clock and transmits data to another device.


Simplified SPI	CSI00	CSI10	CSI20	CSI30	
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1	
Pins used	SCK00, SO00	SCK10, SO10	SCK20, SO20	SCK30, SO30	
Interrupt	INTCSI00	INTCSI10	INTCSI20	INTCSI30	
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode can be selected.				
Error detection flag	None				
Transfer data length	7 or 8 bits				
Transfer rate Note	Max. fclk/2 [Hz] (CSI00 only), fclk/4 [Hz]				
	Min. fcLk/(2 \times 2 ¹⁵ \times 128) [Hz] fcLk: System clock frequency				
Data phase	Selectable by the DAPmn bit of the SCRmn register				
	• DAPmn = 0: Data output starts from the start of the operation of the serial clock.				
	DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.				
Clock phase	Selectable by the CKPmn bit of the SCRmn register				
CKPmn = 0: Non-reverseCKPmn = 1: Reverse					
Data direction	MSB or LSB first				

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 28 Example of Contents of Registers for Master Transmission of Simplified SPI (CSI00, CSI10, CSI20, CSI30)



0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 29 Initial Setting Procedure for Master Transmission





Figure 17 - 30 Procedure for Stopping Master Transmission



Wait until stop the communication target (slave) or No communication operation completed. (Essential) Slave ready? Yes Disable data output and clock output of the target (Essential) Port manipulation channel by setting a port register and a port mode register. Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register Re-set the register to change the transfer baud (Selective) Changing setting of the SDRmn register rate setting (setting the transfer clock by dividing the operation clock (fMCK)). Re-set the register to change serial mode register Changing setting of the SMRmn register (Selective) mn (SMRmn) setting. Re-set the register to change serial (Selective) Changing setting of the SCRmn register communication operation setting register mn (SCRmn) setting. Set the SOEmn bit to 0 to stop output from the (Selective) Changing setting of the SOEm register target channel. Set the initial output level of the serial clock (Selective) Changing setting of the SOm register (CKOmn) and serial data (SOmn). Set the SOEmn bit to 1 and enable output from (Selective) Changing setting of the SOEm register the target channel. Enable data output and clock output of the target channel by setting a port register and a port mode (Essential) Port manipulation register. Set the SSmn bit of the target channel to 1 (Essential) Writing to the SSm register (SEmn = 1: to enable operation). Setting is completed Completing resumption Sets transmit data to the SIOp register (bits setting 7 to 0 of the SDRmn register) and start communication.


Figure 17 - 31 Procedure for Resuming Master Transmission

Starting setting for resumption

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 17 - 32 Timing Chart of Master Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)




Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 29. SAU default setting (Select Transfer end interrupt) Set data for transmission and the number of data. Clear communication end flag Setting transmit data (Storage area, Transmission data pointer, Number of communication data and Main routine Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI). Read transmit data from storage area and write it Writing transmit data to to SIOp. Update transmit data pointer. SIOp (= SDRmn [7:0]) Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmit completes When Transfer end interrupt is generated, it moves to interrupt processing routine Transfer end interrupt Interrupt processing routine No Transmitting next data? Yes Read transmit data, if any, from storage area and Sets communication Writing transmit data to write it to SIOp. Update transmit data pointer. SIOp (= SDRmn [7:0]) completion flag If not, set transmit end flag **RETI** No Check completion of transmission by Transmission completed? verifying transmit end flag Yes Disable interrupt (MASK) Main routine Write STmn bit to 1 Clear SAUmEN bit of the PER0 register to 0. End of communication

Figure 17 - 33 Flowchart of Master Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 17 - 34 Timing Chart of Master Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Starting setting <1> For the initial setting, refer to Figure 17 - 29. SAU default setting (Select buffer empty interrupt) Set data for transmission and the number of data. Clear communication end flag Main routine Setting transmit data (Storage area, Transmission data pointer, Number of communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI). Read transmit data from storage area and write it <2> Writing transmit data to to SIOp. Update transmit data pointer. Writing to SIOp makes SOp SIOp (= SDRmn [7:0]) and SCKp signals out (communication starts) Wait for transmit completes <3><5> When transfer end interrupt is generated, it moves to interrupt processing routine. Buffer empty/transfer end interrupt If transmit data is left, read them from storage Number of No Interrupt processing routine area then write into SIOp, and update transmit communication data > 02 data pointer and number of transmit data. If no more transmit data, clear MDmn0 bit if it's Yes set. If not, finish. Writing transmit data to SIOp (= SDRmn [7:0]) No MDmn0 = 1? Yes Sets communication Subtract -1 from number of Clear MDmn0 bit to 0 completion interrupt flag transmit data RETI No Check completion of transmission by Transmission completed? verifying transmit end flag Yes Write MDmn0 bit to 1 Main routine Communication continued? No Disable interrupt (MASK) Write STmn bit to 1 <6> End of communication

Figure 17 - 35 Flowchart of Master Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 17 - 34 Timing Chart of Master Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

17.5.2 Master reception

Master reception is that the RL78 microcontroller outputs a transfer clock and receives data from other device.


Simplified SPI	CSI00	CSI10	CSI20	CSI30	
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1	
Pins used	SCK00, SI00	SCK10, SI10	SCK20, SI20	SCK30, SI30	
Interrupt	INTCSI00	INTCSI10	INTCSI20	INTCSI30	
	Transfer end interrupt (i can be selected.	n single-transfer mode) o	r buffer empty interrupt (in	continuous transfer mode)	
Error detection flag	Overrun error detection	flag (OVFmn) only			
Transfer data length	7 or 8 bits				
Transfer rate Note	Max. fcLk/2 [Hz] (CSI00 only), fcLk/4 [Hz]				
	Min. fcLK/(2 \times 2 ¹⁵ \times 128) [Hz] fcLK: System clock frequency				
Data phase	Selectable by the DAPmn bit of the SCRmn register				
	• DAPmn = 0: Data input starts from the start of the operation of the serial clock.				
	DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.				
Clock phase	Selectable by the CKPmn bit of the SCRmn register				
• CKPmn = 0: Non-reverse					
	• CKPmn = 1: Reverse				
Data direction	MSB or LSB first				

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 36 Example of Contents of Registers for Master Reception of simplified SPI (CSI00, CSI10, CSI20, CSI30)



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), p: CSI number (p = 00, 10, 20, 30), mn = 00, 02, 10, 12

: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 37 Initial Setting Procedure for Master Reception





Figure 17 - 38 Procedure for Stopping Master Reception



Starting setting for resumption Wait until stop the communication target (slave) or No communication operation completed. (Essential) Completing slave preparations? Yes Disable clock output of the target channel by (Essential) Port manipulation setting a port register and a port mode register. Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register setting. Re-set the register to change the transfer baud (Selective) Changing setting of the SDRmn register rate setting (setting the transfer clock by dividing the operation clock (fMCK)). Re-set the register to change serial mode register (Selective) Changing setting of the SMRmn register mn (SMRmn) setting. Re-set the register to change serial communication (Selective) Changing setting of the SCRmn register operation setting register mn (SCRmn) setting. Set the initial output level of the serial clock (Selective) Changing setting of the SOm register (CKOmn). If the OVF flag remains set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Enable clock output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Set the SSmn bit of the target channel to 1 (Essential) Writing to the SSm register (SEmn bit = 1: to enable operation). Setting is completed. Completing resumption Sets dummy data to the SIOp register (bits 7 to 0 of the SDRmn register) and setting start communication.


Figure 17 - 39 Procedure for Resuming Master Reception

Remark

If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-reception mode)

Figure 17 - 40 Timing Chart of Master Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 37. SAU default setting (Select Transfer end interrupt) Setting storage area of the receive data, number of communication data Main routine Setting receive data (Storage area, Reception data pointer, Number of communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI) Writing dummy data to Writing to SIOp makes SCKp signals out SIOp (= SDRmn [7:0]) (communication starts) Wait for receive completes When transfer end interrupt is generated, it moves to interrupt processing routine Interrupt processing routine Transfer end interrupt generated? Read receive data then writes to storage area. Reading receive data to Update receive data pointer and number of SIOp (= SDRmn [7:0]) communication data. RETI No All reception completed? Check the number of communication data Yes Disable interrupt (MASK) Main routine Write STmn bit to 1 Clear SAUmEN bit of the PER0 register to 0. End of communication

Figure 17 - 41 Flowchart of Master Reception (in Single-Reception Mode)

(4) Processing flow (in continuous reception mode)

Figure 17 - 42 Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 17 - 43 Flowchart of Master Reception (in Continuous Reception Mode).

Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 37. SAU default setting (Select buffer empty interrupt) Setting storage area of the receive data, number of communication data Setting receive data (Storage area, Reception data pointer, and Number of communication data are optionally set on the internal RAM Main routine by the software) Clear interrupt request flag (XXIF), reset interrupt mask Enables interrupt (XXMK) and set interrupt enable (EI) Writing to SIOp makes SCKp Writing dummy data to <2> SIOp (= SDRmn [7:0]) signals out (communication starts) Wait for receive completes When interrupt is generated, it moves to <3> <6> interrupt processing routine Buffer empty/transfer end interrupt No BFFmn = 1? Reading receive data to SIOp Interrupt processing routine Read receive data, if any, then write them to (= SDRmn [7:0]) storage area, and update receive data pointer <7> (also subtract -1 from number of transmit data) Subtract -1 from number of transmit data Number of communication data? Writing dummy data to Clear MDmn0 bit to 0 SIOp (= SDRmn [7:0]) RETI Number of communication When number of communication data data = 0? becomes 0, receive completes Yes Write MDmn0 bit to 1 Main routine Yes Communication continued? No Disable interrupt (MASK) <8> Write STmn bit to 1 End of communication

Figure 17 - 43 Flowchart of Master Reception (in Continuous Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 17 - 42 Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

17.5.3 Master transmission/reception

Master transmission/reception is that the RL78 microcontroller outputs a transfer clock and transmits/receives data to/from other device.


Simplified SPI	CSI00	CSI10	CSI20	CSI30	
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1	
Pins used	SCK00, SI00, SO00	SCK10, SI10, SO10	SCK20, SI20, SO20	SCK30, SI30, SO30	
Interrupt	INTCSI00	INTCSI10	INTCSI20	INTCSI30	
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.				
Error detection flag	Overrun error detection	flag (OVFmn) only			
Transfer data length	7 or 8 bits				
Transfer rate Note	Max. fclk/2 [Hz] (CSI00 only), fclk/4 [Hz] Min. fclk/(2 × 2 ¹⁵ × 128) [Hz] fclk: System clock frequency				
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data I/O starts at the start of the operation of the serial clock. • DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.				
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse				
Data direction	MSB or LSB first				

Note

Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

(1) Register setting

Figure 17 - 44 Example of Contents of Registers for Master Transmission/Reception of simplified SPI (CSI00, CSI10, CSI20, CSI30)



0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 45 Initial Setting Procedure for Master Transmission/Reception





Figure 17 - 46 Procedure for Stopping Master Transmission/Reception



Wait until stop the communication target (slave) or No Completing slave preparations? communication operation completed. (Essential) Yes Disable data output and clock output of the target (Essential) Port manipulation channel by setting a port register and a port mode Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register setting. Re-set the register to change the transfer baud (Selective) Changing setting of the SDRmn register rate setting (setting the transfer clock by dividing the operation clock (fMCK)). Re-set the register to change serial mode register (Selective) Changing setting of the SMRmn register mn (SMRmn) setting. Re-set the register to change serial communication operation setting register mn (Selective) Changing setting of the SCRmn register (SCRmn) setting. If the OVF flag remains set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Set the SOEmn bit to 0 to stop output from the (Selective) Changing setting of the SOEm register target channel. Set the initial output level of the serial clock (Selective) Changing setting of the SOm register (CKOmn) and serial data (SOmn). Set the SOEmn bit to 1 and enable output from (Selective) Changing setting of the SOEm register the target channel. Enable data output and clock output of the target (Essential) Port manipulation channel by setting a port register and a port mode register. Set the SSmn bit of the target channel to 1 and (Essential) Writing to the SSm register set the SEmn bit to 1 (to enable operation). Completing resumption setting

Figure 17 - 47 Procedure for Resuming Master Transmission/Reception

Starting setting for resumption



(3) Processing flow (in single-transmission/reception mode)

Figure 17 - 48 Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)






Figure 17 - 49 Flowchart of Master Transmission/Reception (in Single- Transmission/Reception Mode)



(4) Processing flow (in continuous transmission/reception mode)

Figure 17 - 50 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



- **Note 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
- **Note 2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 17 51 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
- Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), p: CSI number (p = 00, 10, 20, 30), mn = 00, 02, 10, 12

Starting setting For the initial setting, refer to Figure 17 - 45. SAU default setting (Select buffer empty interrupt) <1> Setting storage data and number of data for transmission/reception Setting (Storage area, Transmission data pointer, Reception data pointer, transmission/reception data Main routine and Number of communication data are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask Enables interrupt (XXMK) and set interrupt enable (EI) Read transmit data from storage area and write it to SIOp. Writing transmission data to Update transmit data pointer. <2> SIOp (= SDRmn [7:0]) Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmission/ reception completes When buffer empty/transfer end interrupt is <3> <6> generated, it moves to interrupt processing Buffer empty/transfer end interrupt No BFFmn = 1? Yes <4> Except for initial interrupt, read data received Reading reception data to then write them to storage area, and update SIOp (= SDRmn [7:0]) receive data pointer Interrupt processing routine Subtract -1 from number of If transmit data is left (number of communication transmit data data is equal or grater than 2), read them from storage area then write into SIOp, and update Number of transmit data pointer. If it's waiting for the last data to receive (number of communication data? communication data is equal to 1), change interrupt timing to communication end Writing transmit data to Clear MDmn0 bit to 0 SIOp (= SDRmn [7:0]) RETI No Number of communication data = 0? Yes Write MDmn0 bit to 1 Yes Continuing Communication? Main routine Nο Disable interrupt (MASK) Write STmn bit to 1 <8>

Figure 17 - 51 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 17 - 50 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

End of communication

17.5.4 Slave transmission

Slave transmission is that the RL78 microcontroller transmits data to another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00	CSI10	CSI20	CSI30
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1
Pins used	SCK00, SO00	SCK10, SO10	SCK20, SO20	SCK30, SO30
Interrupt	INTCSI00	INTCSI10	INTCSI20	INTCSI30
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.			
Error detection flag	Overrun error detection fl	lag (OVFmn) only		
Transfer data length	7 or 8 bits			
Transfer rate	Max. fмcк/6 [Hz] Notes 1, 2.			
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data output starts from the start of the operation of the serial clock. • DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.			
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse			
Data direction	MSB or LSB first			


- Note 1. Because the external serial clock input to the SCK00, SCK10, SCK20, and SCK30 pins is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- Remark 1. fMCK: Operation clock frequency of target channel

fsck: Serial clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 52 Example of Contents of Registers for Slave Transmission of simplified SPI (CSI00, CSI10, CSI20, CSI30)



Remark 2.
: Setting is fixed in the simplified SPI (CSI) slave transmission mode,

: Setting disabled (set to the initial value)

 \times : Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 53 Initial Setting Procedure for Slave Transmission





Figure 17 - 54 Procedure for Stopping Slave Transmission







Figure 17 - 55 Procedure for Resuming Slave Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 17 - 56 Timing Chart of Slave Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)




Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 53. SAU default setting (Select transfer end interrupt) Set storage area and the number of data for transmit data (Storage area, Transmission data pointer, and Number of Setting transmit data communication data are optionally set on the internal RAM by the Main routine Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) Enables interrupt and set interrupt enable (EI). Read transmit data from storage area and write it to SIOp. Writing transmit data to Update transmit data pointer. SIOp (= SDRmn [7:0]) Start communication when master start providing the clock Wait for transmit completes When transmit end, interrupt is generated Transfer end interrupt RETI Clear the interrupt request flag (xxIF). Determine if it completes by counting number of communication Transmitting next data? No Yes Main routine Continuing transmit? No Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 17 - 57 Flowchart of Slave Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

Figure 17 - 58 Timing Chart of Slave Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

Starting setting For the initial setting, refer to Figure 17 - 53. SAU default setting (Select buffer empty interrupt) <1> Set storage area and the number of data for transmit data (Storage area, Transmission data pointer, and Number of Setting transmit data Main routine communication data are optionally set on the internal RAM Clear interrupt request flag (XXIF), reset interrupt mask **Enables interrupt** (XXMK) and set interrupt enable (EI) Read transmit data from buffer and write it to SIOp. Writing transmit data to <2> Update transmit data pointer SIOp (=SDRmn[7:0]) Start communication when master start providing the clock Wait for transmit completes When buffer empty/transfer end interrupt <3> <5> is generated, it moves to interrupt processing routine Buffer empty/transfer end interrupt f transmit data is left, read them from storage area Number of transmit No then write into SIOp, and update transmit data pointer. Interrupt processing routine data > 1? If not, change the interrupt to transmission complete Yes Reading transmit data Writing transmit data to Clear MDmn0 bit to 0 <4> SIOp (= SDRmn [7:0]) It is determined as follows depending on the Subtract -1 from number of number of communication data. transmit data +1: Transmit data completion 0: During the last data received RETI -1: All data received completion Number of communication Yes Write MDmn0 bit to 1 Main routine Yes Communication continued? No Disable interrupt (MASK) <6> Write STmn bit to 1 End of communication

Figure 17 - 59 Flowchart of Slave Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 17 - 58 Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

17.5.5 Slave reception

Slave reception is that the RL78 microcontroller receives data from another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00	CSI10	CSI20	CSI30	
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1	
Pins used	SCK00, SI00	SCK10, SI10	SCK20, SI20	SCK30, SI30	
Interrupt	INTCSI00	INTCSI10	INTCSI20	INTCSI30	
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)				
Error detection flag	Overrun error detection f	Overrun error detection flag (OVFmn) only			
Transfer data length	7 or 8 bits				
Transfer rate	Max. fmck/6 [Hz] Notes 1, 2				
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data input starts from the start of the operation of the serial clock. • DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.				
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse				
Data direction	MSB or LSB first				


- **Note 1.** Because the external serial clock input to the SCK00 and SCK10 pins is sampled internally and used, the fastest transfer rate is fMcK/6 [Hz].
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- Remark 1. fMCK: Operation clock frequency of target channel

fsck: Serial clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 60 Example of Contents of Registers for Slave Reception of simplified SPI (CSI00, CSI10, CSI20, CSI30)



: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 61 Initial Setting Procedure for Slave Reception





Figure 17 - 62 Procedure for Stopping Slave Reception



Starting setting for resumption Wait until stop the communication target (master) No Completing maste or operation completed. (Essential) Yes Disable clock output of the target channel by (Essential) Port manipulation setting a port register and a port mode register. Re-set the register to change the operation clock Changing setting of the SPSm register (Selective) setting. Re-set the register to change serial mode register (Selective) Changing setting of the SMRmn register mn (SMRmn) setting. Re-set the register to change serial communication (Selective) Changing setting of the SCRmn register operation setting register mn (SCRmn) setting. If the OVF flag remains set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Enable clock output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Set the SSmn bit of the target channel to 1 (Essential) Writing to the SSm register (SEmn bit = 1: to enable operation). Wait for a clock from the master. Completing resumption setting


Figure 17 - 63 Procedure for Resuming Slave Reception

Remark

If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-reception mode)

Figure 17 - 64 Timing Chart of Slave Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), p: CSI number (p = 00, 10, 20, 30), mn = 00, 02, 10, 12

Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 61. SAU default setting (Select transfer end interrupt) Clear storage area setting and the number of receive data Main routine (Storage area, Reception data pointer, Number of communication Ready for reception data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) **Enables interrupt** and set interrupt enable (EI). Wait for receive completes Start communication when master start providing the clock When transmit end, interrupt is generated Interrupt processing routine Transfer end interrupt Read receive data then writes to storage area, and counts Reading receive data to up the number of receive data. SIOp (= SDRmn [7:0]) Update receive data pointer. RETI No Reception completed? Check completion of number of receive data Yes Disable interrupt (MASK) Main routine Write STmn bit to 1 Clear SAUmEN bit of the PER0 register to 0 End of communication

Figure 17 - 65 Flowchart of Slave Reception (in Single-Reception Mode)



17.5.6 Slave transmission/reception

Slave transmission/reception is that the RL78 microcontroller transmits/receives data to/from another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00	CSI10	CSI20	CSI30				
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1				
Pins used	SCK00, SI00, SO00	SCK10, SI10, SO10	SCK20, SI20, SO20	SCK30, SI30, SO30				
Interrupt	INTCSI00	INTCSI10	INTCSI20	INTCSI30				
	Transfer end interrupt (in can be selected.	single-transfer mode) or b	ouffer empty interrupt (in co	ontinuous transfer mode)				
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits							
Transfer rate	Max. fMCK/6 [Hz] Notes 1,	² .						
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data I/O starts from the start of the operation of the serial clock. • DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							


- Note 1. Because the external serial clock input to the SCK00, SCK10, SCK20, and SCK30 pins is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- Remark 1. fMCK: Operation clock frequency of target channel

fclk: Serial clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 66 Example of Contents of Registers for Slave Transmission/Reception of simplified SPI (CSI00, CSI10, CSI20, CSI30)



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), p: CSI number (p = 00, 10, 20, 30), mn = 00, 02, 10, 12

Remark 2. : Setting is fixed in the simplified SPI (CSI) slave transmission/reception mode


: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 17 - 67 Initial Setting Procedure for Slave Transmission/Reception



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Figure 17 - 68 Procedure for Stopping Slave Transmission/Reception



Wait until stop the communication target (master) No Completing maste or operation completed. (Essential) preparations? Yes Disable data output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Re-set the register to change the operation clock Changing setting of the SPSm register (Selective) Re-set the register to change serial mode register (Selective) Changing setting of the SMRmn register mn (SMRmn) setting. Re-set the register to change serial communication (Selective) Changing setting of the SCRmn register operation setting register mn (SCRmn) setting. If the OVF flag remains set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Set the SOEmn bit to 0 to stop output from the (Selective) Changing setting of the SOEm register target channel. Set the initial output level of the serial data (Selective) Changing setting of the SOm register (SOmn). Set the SOEmn bit to 1 and enable output from the (Selective) Changing setting of the SOEm register target channel. Enable data output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Set the SSmn bit of the target channel to 1 Writing to the SSm register (Essential) (SEmn = 1 : to enable operation). Sets transmit data to the SIOp register (bits 7 to 0 (Essential) Starting communication of the SDRmn register) and wait for a clock from the master. Completing resumption setting

Figure 17 - 69 Procedure for Resuming Slave Transmission/Reception


Starting setting for resumption

Caution 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.

Caution 2. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-transmission/reception mode)

Figure 17 - 70 Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), p: CSI number (p = 00, 10, 20, 30), mn = 00, 02, 10, 12


Figure 17 - 71 Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

(4) Processing flow (in continuous transmission/reception mode)

Figure 17 - 72 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



- **Note 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
- **Note 2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 17 73 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
- Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), p: CSI number (p = 00, 10, 20, 30), mn = 00, 02, 10, 12

Starting setting For the initial setting, refer to Figure 17 - 67. (Select buffer empty interrupt) <1> SAU default setting Setting storage area and number of data for transmission/reception Main routine Setting (Storage area, Transmission/reception data pointer, Number of transmission/reception data communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask Enables interrupt (XXMK) and set interrupt enable (EI) Start communication when master start providing the clock Wait for transmission completes When buffer empty/transfer end is <3><6> generated, it moves interrupt processing routine Buffer empty/transfer end interrupt Nο BFFmn = 1? Yes <4> Interrupt processing routine Read receive data to SIOp Other than the first interrupt, read reception data (= SDRmn [7:0]) <7> then writes to storage area, update receive data pointer Subtract -1 from number of transmit data If transmit data is remained, read it from storage area = 0= 1 Number of communication and write it to SIOp. Update storage pointer.

If transmit completion (number of communication data = 1), Change the transmission completion interrupt data? Yes |≥2 Writing transmit data to Clear MDmn0 bit to 0 SIOp (= SDRmn [7:0]) RETI No Number of communication data = 0? Write MDmn0 bit to 1 Main routine Yes Communication continued? No Disable interrupt (MASK) <8> Write STmn bit to 1 End of communication

Figure 17 - 73 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 17 - 72 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

17.5.7 SNOOZE mode function

SNOOZE mode makes simplified SPI (CSI) operate reception by SCKp pin input detection while the STOP mode. Normally simplified SPI (CSI) stops communication in the STOP mode. But, using the SNOOZE mode makes reception simplified SPI (CSI) operate unless the CPU operation by detecting SCKp pin input. Only CSI00 and CSI20 can be set to the SNOOZE mode.


When using the simplified SPI (CSI) in SNOOZE mode, make the following setting before switching to the STOP mode (see Figure 17 - 75 Flowchart of SNOOZE Mode Operation (once startup) and Figure 17 - 77 Flowchart of SNOOZE Mode Operation (continuous startup)).

- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has been completed, set the SSm0 bit of serial channel start register m (SSm) to 1.
- The CPU shifts to the SNOOZE mode on detecting the valid edge of the SCKp signal following a transition to the STOP mode. A CSIp starts reception on detecting input of the serial clock on the SCKp pin.
- Caution 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fclk.

Caution 2. The maximum transfer rate when using CSIp in the SNOOZE mode is 1 Mbps.

(1) SNOOZE mode operation (once startup)

Figure 17 - 74 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next edge of the SCKp pin input is detected.

Caution 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).

Caution 2. When SWCm = 1, the BFFm1 and OVFm1 flags will not change.

Remark 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 17 - 75 Flowchart of SNOOZE Mode Operation (once startup).







Figure 17 - 75 Flowchart of SNOOZE Mode Operation (once startup)

Remark 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 17 - 74 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0).

(2) SNOOZE mode operation (continuous startup)

Figure 17 - 76 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next edge of the SCKp pin input is detected.

Caution 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE release).

Caution 2. When SWCm = 1, the BFFm1 and OVFm1 flags will not change.

Remark 1. <1> to <10> in the figure correspond to <1> to <10> in Figure 17 - 77 Flowchart of SNOOZE Mode Operation (continuous startup).




Figure 17 - 77 Flowchart of SNOOZE Mode Operation (continuous startup)

Remark 1. <1> to <10> in the figure correspond to <1> to <10> in Figure 17 - 76 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0).

17.5.8 Calculating transfer clock frequency

The transfer clock frequency for simplified SPI (CSI00, CSI10) communication can be calculated by the following expressions.

(1) Master

(Transfer clock frequency) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [Hz]

(2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master} Note [Hz]

Note The permissible maximum transfer clock frequency is fMCK/6.

Remark The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 11111111B) and therefore is 0 to 127.

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 17 - 2 Selection of Operation Clock For Simplified SPI

SMRmn Register				SPSm I		Operation Clock (fMCK) Note				
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 24 MHz
0	×	×	×	×	0	0	0	0	fclk	24 MHz
	×	×	×	×	0	0	0	1	fCLK/2	12 MHz
	×	×	×	×	0	0	1	0	fcLK/2 ²	6 MHz
	×	×	×	×	0	0	1	1	fclk/23	3 MHz
	×	×	×	×	0	1	0	0	fclk/24	1.5 MHz
	×	×	×	×	0	1	0	1	fclk/2 ⁵	750 kHz
	×	×	×	×	0	1	1	0	fclk/26	375 kHz
	×	×	×	×	0	1	1	1	fclk/2 ⁷	187.5 kHz
	×	×	×	×	1	0	0	0	fclk/28	93.8 kHz
	×	×	×	×	1	0	0	1	fclk/29	46.9 kHz
	×	×	×	×	1	0	1	0	fCLK/2 ¹⁰	23.4 kHz
	×	×	×	×	1	0	1	1	fCLK/2 ¹¹	11.7 kHz
	×	×	×	×	1	1	0	0	fCLK/2 ¹²	5.86 kHz
	×	×	×	×	1	1	0	1	fCLK/2 ¹³	2.93 kHz
	×	×	×	×	1	1	1	0	fCLK/2 ¹⁴	1.46 kHz
	×	×	×	×	1	1	1	1	fCLK/2 ¹⁵	732 Hz
1	0	0	0	0	×	×	×	×	fclk	24 MHz
	0	0	0	1	×	×	×	×	fCLK/2	12 MHz
	0	0	1	0	×	×	×	×	fclk/2 ²	6 MHz
	0	0	1	1	×	×	×	×	fclk/23	3 MHz
	0	1	0	0	×	×	×	×	fclk/24	1.5 MHz
	0	1	0	1	×	×	×	×	fclk/2 ⁵	750 kHz
	0	1	1	0	×	×	×	×	fclk/26	375 kHz
	0	1	1	1	×	×	×	×	fclk/2 ⁷	187.5 kHz
	1	0	0	0	×	×	×	×	fclk/28	93.8 kHz
	1	0	0	1	×	×	×	×	fcLK/29	46.9 kHz
	1	0	1	0	×	×	×	×	fCLK/2 ¹⁰	23.4 kHz
	1	0	1	1	×	×	×	×	fCLK/2 ¹¹	11.7 kHz
	1	1	0	0	×	×	×	×	fclk/2 ¹²	5.86 kHz
	1	1	0	1	×	×	×	×	fCLK/2 ¹³	2.93 kHz
	1	1	1	0	×	×	×	×	fclk/2 ¹⁴	1.46 kHz
	1	1	1	1	×	×	×	×	fCLK/2 ¹⁵	732 Hz

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

17.5.9 Procedure for processing errors that occurred during simplified SPI (CSI00, CSI10, CSI20, CSI30) communication

The procedure for processing errors that occurred during simplified SPI (CSI00, CSI10, CSI20, CSI30) communication is described in Figure 17 - 78.

Figure 17 - 78 Processing Procedure in Case of Overrun Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

17.6 Clock Synchronous Serial Communication with Slave Select Input Function

Channel 0 of SAU0 correspond to the clock synchronous serial communication with slave select input function.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

[Clock control]

- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate Note

During slave communication: Max. fMCK/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

__

Note

Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics. For details, see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C).

• 80-pin and 100-pin products

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00 (supporting slave select input function)	UART0 (supporting LIN-bus)	IIC00
	1	_		_
	2	CSI10	UART1	IIC10
	3	_		_
1	0	CSI20	UART2	IIC20
	1	_		_
	2	CSI30	UART3	IIC30
	3	_		_

Slave select input function performs the following three types of communication operations.

Slave transmission (See 17.6.1.)
 Slave reception (See 17.6.2.)
 Slave transmission/reception (See 17.6.3.)

Multiple slaves can be connected to a master and communication can be performed by using the slave select input function. The master outputs a slave select signal to the slave (one) that is the other party of communication, and each slave judges whether it has been selected as the other party of communication and controls the SO pin output. When a slave is selected, transmit data can be communicated from the SO pin to the master. When a slave is not selected, the SO pin is set to high-level output. Therefore, in an environment where multiple slaves are connected, it is necessary set the SO pin to N-ch open-drain and pull up the node. Furthermore, when a slave is not selected, no transmission/reception operation is performed even if a serial clock is input from the master.

Caution Output the slave select signal by port manipulation.

Slave Master SAU SAU SCK SCK SSI SSI m SI SI SO SO Port Slave SAU SCK SSI SI SO

Figure 17 - 79 Example of Slave Select Input Function Configuration

Caution Mak


 $\label{eq:make_sure_EVDD0} \mbox{Make sure EVDD0} \geq \mbox{Vb}.$

Select the N-ch open-drain output (EVDD tolerance) mode for the SO00 pin.

Figure 17 - 80 Slave Select Input Function Timing Diagram

While SSImn is at high level, transmission is not performed even if the falling edge of SCKmn (serial clock) arrives, and neither is receive data sampled in synchronization with the rising edge.

When SSImn goes to low level, data is output (shifted) in synchronization with the falling edge of the serial clock and a reception operation is performed in synchronization with the rising edge.



If DAPmn = 1, when transmit data is set while $\overline{\text{SSImn}}$ is at high level, the first data (bit 7) is output to the data output. However, no shift operation is performed even if the rising edge of SCKmn (serial clock) arrives, and neither is receive data sampled in synchronization with the falling edge. When $\overline{\text{SSImn}}$ goes to low level, data is output (shifted) in synchronization with the next rising edge and a reception operation is performed in synchronization with the falling edge.

Remark m: Unit number (m = 0), n: Channel number (n = 0)

17.6.1 Slave transmission


Slave transmission is that the RL78 microcontroller transmits data to another device in the state of a transfer clock being input from another device.

Slave Select Input Function	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00, SSI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. fмcк/6 [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data output starts from the start of the operation of the serial clock. DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse
Data direction	MSB or LSB first
Slave select input function	Slave select input function operation selectable

- Note 1. Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- **Remark 1.** fMCK: Operation clock frequency of target channel **Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

(1) Register setting

Figure 17 - 81 Example of Contents of Registers for Slave Transmission of Slave Select Input Function (CSI00) (1/2)




: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)


0/1: Set to 0 or 1 depending on the usage of the user

Figure 17 - 82 Example of Contents of Registers for Slave Transmission of Slave Select Input Function (CSI00) (2/2)

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.



(g) Input switch control register (ISC)... SSI00 input setting in CSI00 slave channel (channel 0 of unit 0).



0: Disables the input value of the SSI00 pin

1: Enables the input value of the SSI00 pin

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 83 Initial Setting Procedure for Slave Transmission



Starting setting to stop If there is any data being transferred, wait for their No completion. (Selective) < TSFmn = 0? (If there is an urgent must stop, do not wait.) Yes Write 1 to the STmn bit of the target channel (Essential) Writing the STm register (SEmn = 0: to operation stop status). Changing setting of the Set the SOEmn bit to 0 and stop the output of the (Essential) SOEm register target channel. The levels of the serial data (SOmn) on the target Changing setting of the (Selective) channel can be changed if necessitated by an SOm register emergency. Reset the serial array unit by stopping the clock (Selective) Setting the PER0 register supply to it. After the stop setting is completed, go to the next Stop setting is completed processing.

Figure 17 - 84 Procedure for Stopping Slave Transmission





Figure 17 - 85 Procedure for Resuming Slave Transmission

Remark 1. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 17 - 86 Timing Chart of Slave Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)




Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 83. SAU default setting (Select transfer end interrupt) Set storage area and the number of data for transmit data (Storage area, Transmission data pointer, Number of Setting transmit data communication data and Communication end flag are optionally set on the internal RAM by the software) Main routine Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) **Enables interrupt** and set interrupt enable (EI). Read transmit data from storage area and write it to SIOp. Writing transmit data to Update transmit data pointer. SIOp (= SDRmn [7:0]) Start communication when master start providing the clock Wait for transmit completes When transmit end, interrupt is generated Transfer end interrupt Interrupt processing routine RETI Clear the interrupt request flag (xxIF). Yes Determine if it completes by counting number of communication Transmitting next data? No Yes Continuing transmit? Main routine No Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 17 - 87 Flowchart of Slave Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 17 - 88 Timing Chart of Slave Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

Starting setting For the initial setting, refer to Figure 17 - 83. SAU default setting (Select buffer empty interrupt) <1> Set storage area and the number of data for transmit data (Storage area, Transmission data pointer, Number of communication Setting transmit data Main routine data and Communication end flag are optionally set on the internal Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and Enables interrupt set interrupt enable (EI) Read transmit data from buffer and write it to SIOp. Update Writing transmit data to transmit data pointer SIOp (=SDRmn[7:0]) Start communication when master start providing the clock Wait for transmit completes When buffer empty/transfer end interrupt is <3><5> generated, it moves to interrupt processing routine Buffer empty/transfer end interrupt If transmit data is left, read them from storage area Number of transmit Nο then write into SIOp, and update transmit data pointer. Interrupt processing routine data > 1? If not, change the interrupt to transmission complete Reading transmit data Writing transmit data to Clear MDmn0 bit to 0 <4> SIOp (= SDRmn [7:0]) It is determined as follows depending on the Subtract -1 from number of number of communication data. transmit data Transmit data completion 0: During the last data received RETI All data received completion No Number of communication data = -1? Yes Write MDmn0 bit to 1 Yes Communication continued? Main routine No Disable interrupt (MASK) Write STmn bit to 1 <6> End of communication

Figure 17 - 89 Flowchart of Slave Transmission (in Continuous Transmission Mode)

Remark 1. <1> to <6> in the figure correspond to <1> to <6> in Figure 17 - 88 Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

17.6.2 Slave reception


Slave reception is that the RL78 microcontroller receives data from another device in the state of a transfer clock being input from another device.

Slave Select Input Function	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, <u>SSI00</u>
Interrupt	INTCSI00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. fмcк/6 [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data input starts from the start of the operation of the serial clock. • DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse
Data direction	MSB or LSB first
Slave select input function	Slave select input function operation selectable

- Note 1. Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- **Remark 1.** fMCK: Operation clock frequency of target channel **Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

(1) Register setting

Figure 17 - 90 Example of Contents of Registers for Slave Reception of Slave Select Input Function (CSI00) (1/2)



Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

Figure 17 - 91 Example of Contents of Registers for Slave Reception of Slave Select Input Function (CSI00) (2/2)

Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0
•	0	0	0	0	0	0	0	0	0	0	0	0	×	×	×	0/1

Input switch control register (ISC)... SSI00 input setting in CSI00 slave channel (channel 0 of unit 0).

	7	6	5	4	3	2	1	0
ISC	SSIE00						ISC1	ISC0
150	0/1	0	0	0	0	0	0/1	0/1

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

^{0:} Disables the input value of the \$\overline{\SSI00}\$ pin 1: Enables the input value of the \$\overline{\SSI00}\$ pin

(2) Operation procedure

Figure 17 - 92 Initial Setting Procedure for Slave Reception





Figure 17 - 93 Procedure for Stopping Slave Reception






Starting setting for resumption Wait until stop the communication target (master) No Completing maste preparations? or operation completed. (Essential) Yes Disable clock output of the target channel by (Essential) Port manipulation setting a port register and a port mode register. Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register setting. Re-set the register to change serial mode register (Selective) Changing setting of the SMRmn register mn (SMRmn) setting. Re-set the register to change serial communication (Selective) Changing setting of the SCRmn register operation setting register mn (SCRmn) setting. If the OVF flag remains set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Enable clock output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Set the SSIE00 bit to 1 and enable slave select (Essential) Writing to the ISC register function operation of channel 0. Set the SSmn bit of the target channel to 1 (SEmn bit = 1: to enable operation). Wait (Essential) Writing to the SSm register for a clock from the master. Completing resumption setting

Figure 17 - 94 Procedure for Resuming Slave Reception

(3) Processing flow (in single-reception mode)

Figure 17 - 95 Timing Chart of Slave Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)






Figure 17 - 96 Flowchart of Slave Reception (in Single-Reception Mode)

17.6.3 Slave transmission/reception


Slave transmission/reception is that the RL78 microcontroller transmits/receives data to/from another device in the state of a transfer clock being input from another device.

Slave Select Input Function	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00, SSI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. fmck/6 [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data I/O starts from the start of the operation of the serial clock. DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse
Data direction	MSB or LSB first
Slave select input function	Slave select input function operation selectable

- Note 1. Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- **Remark 1.** fMCK: Operation clock frequency of target channel **Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

(1) Register setting

Figure 17 - 97 Example of Contents of Registers for Slave Transmission/Reception of Slave Select Input Function (CSI00) (1/2)



Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

Figure 17 - 98 Example of Contents of Registers for Slave Transmission/Reception of Slave Select Input Function (CSI00) (2/2)

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.



(g) Input switch control register (ISC)... SSI00 input setting in CSI00 slave channel (channel 0 of unit 0).

	7	6	5	4	3	2	1	0
ISC	SSIE00						ISC1	ISC0
150	0/1	0	0	0	0	0	0/1	0/1

^{0:} Disables the input value of the SSI00 pin

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

: Setting disabled (set to the initial value)


x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

^{1:} Enables the input value of the SSI00 pin

(2) Operation procedure

Figure 17 - 99 Initial Setting Procedure for Slave Transmission/Reception



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Starting setting to stop If there is any data being transferred, wait for their No completion. (Selective) < TSFmn = 0? (If there is an urgent must stop, do not wait.) Yes Write 1 to the STmn bit of the target channel. (Essential) Writing the STm register (SEmn = 0: to operation stop status) Changing setting of the Set the SOEmn bit to 0 and stop the output of the (Essential) SOEm register target channel. The levels of the serial data (SOmn) on the target Changing setting of the (Selective) channel can be changed if necessitated by an SOm register emergency. Reset the serial array unit by stopping the clock (Selective) Setting the PER0 register supply to it. After the stop setting is completed, go to the next Stop setting is completed processing.

Figure 17 - 100 Procedure for Stopping Slave Transmission/Reception

Starting setting for resumption Wait until stop the communication target (master) Nο Completing maste or operation completed. (Essential) preparations? Yes Disable data output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register setting. Re-set the register to change serial mode register (Selective) Changing setting of the SMRmn register mn (SMRmn) setting. Re-set the register to change serial communication Changing setting of the SCRmn register (Selective) operation setting register mn (SCRmn) setting. If the OVF flag remains set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Set the SOEmn bit to 0 to stop output from the (Selective) Changing setting of the SOEm register target channel. Set the initial output level of the serial data (Selective) Changing setting of the SOm register (SOmn). Set the SOEmn bit to 1 and enable output from the (Selective) Changing setting of the SOEm register target channel. Enable data output of the target channel by setting a port register and a port mode register. When (Essential) Port manipulation connecting multiple slaves, set N-ch open-drain before setting data output. Set the SSIE00 bit to 1 and enable slave select (Essential) Writing to the ISC register function operation of channel 0. Set the SSmn bit of the target channel to 1 (Essential) Writing to the SSm register (SEmn = 1: to enable operation). Sets transmit data to the SIOp register (bits 7 to 0 Starting communication (Essential) of the SDRmn register) and wait for a clock from the master. Completing resumption setting

Figure 17 - 101 Procedure for Resuming Slave Transmission/Reception


Caution 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.

Caution 2. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission/reception mode)

Figure 17 - 102 Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 17 - 99. SAU default setting (Select transfer end interrupt) Setting storage area and number of data for transmission/reception data Setting (Storage area, Transmission/reception data pointer, Number of communication Main routine transmission/reception data data and Communication end flag are optionally set on the internal RAM by the Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) **Enables interrupt** and set interrupt enable (EI). Writing transmit data to Read transmit data from storage area and write it to SIOp. SIOp (= SDRmn [7:0]) Update transmit data pointer. Start communication when master start providing the clock Wait for transmission/ reception completes When transfer end interrupt is generated, it Interrupt processing routine moves to interrupt processing routine Transfer end interrupt Reading receive data to Read receive data and write it to storage area. Update SIOp (= SDRmn [7:0]) receive data pointer. **RETI** No Transmission/reception completed? Yes Yes Main routine Transmission/reception Update the number of communication data and confirm next data? if next transmission/reception data is available No Disable interrupt (MASK) Write STmn bit to 1

Figure 17 - 103 Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)


Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

End of communication

(4) Processing flow (in continuous transmission/reception mode)

Figure 17 - 104 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



- **Note 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
- Note 2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 17 105 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
- **Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

Starting setting For the initial setting, refer to Figure 17 - 99. (Select buffer empty interrupt) <1> SAU default setting Setting storage area and number of data for transmission/reception Main routine Setting (Storage area, Transmission/reception data pointer, Number of transmission/reception data communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask **Enables interrupt** (XXMK) and set interrupt enable (EI) Start communication when master start providing the clock Wait for transmission completes When buffer empty/transfer end is <3><6> generated, it moves interrupt processing routine Buffer empty/transfer end interrupt No BFFmn = 1? Yes Interrupt processing routine Read receive data to SIOp Other than the first interrupt, read reception data (= SDRmn [7:0]) <7> then writes to storage area, update receive data Subtract -1 from number of transmit data If transmit data is remained, read it from storage area and write it to SIOp. Update storage pointer. Number of communication data? If transmit completion (number of communication data = 1), Change the transmission completion interrupt Yes |≥2 Writing transmit data to Clear MDmn0 bit to 0 SIOp (= SDRmn [7:0]) RETI No Number of communication data = 0? Yes Write MDmn0 bit to 1 Main routine Yes Communication continued? Disable interrupt (MASK) Write STmn bit to 1 <8> End of communication

Figure 17 - 105 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 17 - 104 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

17.6.4 Calculating transfer clock frequency

The transfer clock frequency for slave select input function (CSI00) communication can be calculated by the following expressions.

(1) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master} Note [Hz]

Note The permissible maximum transfer clock frequency is fMCK/6.



Table 17 - 3 Selection of Operation Clock For Slave Select Input Function

SMRmn Register				SPSm F		Operation Clo	ock (fMCK) Note			
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 24 MHz
0	×	×	×	×	0	0	0	0	fclk	24 MHz
	×	×	×	×	0	0	0	1	fCLK/2	12 MHz
	×	×	×	×	0	0	1	0	fCLK/2 ²	6 MHz
	×	×	×	×	0	0	1	1	fcLK/2 ³	3 MHz
	×	×	×	×	0	1	0	0	fclk/24	1.5 MHz
	×	×	×	×	0	1	0	1	fcLK/2 ⁵	750 kHz
	×	×	×	×	0	1	1	0	fcLK/26	375 kHz
	×	×	×	×	0	1	1	1	fcLK/2 ⁷	187.5 kHz
	×	×	×	×	1	0	0	0	fcLK/28	93.8 kHz
	×	×	×	×	1	0	0	1	fcLK/29	46.9 kHz
	×	×	×	×	1	0	1	0	fCLK/2 ¹⁰	23.4 kHz
	×	×	×	×	1	0	1	1	fCLK/2 ¹¹	11.7 kHz
	×	×	×	×	1	1	0	0	fCLK/2 ¹²	5.86 kHz
	×	×	×	×	1	1	0	1	fCLK/2 ¹³	2.93 kHz
	×	×	×	×	1	1	1	0	fCLK/2 ¹⁴	1.46 kHz
	×	×	×	×	1	1	1	1	fCLK/2 ¹⁵	732 Hz

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

Remark 2. m: Unit number (m = 0), n: Channel number (n = 0)

17.6.5 Procedure for processing errors that occurred during slave select input function communication

The procedure for processing errors that occurred during slave select input function communication is described in Figure 17 - 106.

Figure 17 - 106 Processing Procedure in Case of Overrun Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Remark m: Unit number (m = 0), n: Channel number (n = 0)

17.7 Operation of UART (UART0 to UART3) Communication

This is a start-stop synchronization function using two lines: serial/data transmission (TXD) and serial/data reception (RXD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex asynchronous communication UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using UART0 and timer array unit 0 (channel 7) with an external interrupt (INTP0).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data (selecting whether to reverse the level)
- Parity bit appending and parity check functions
- Stop bit appending, stop bit check function [Interrupt function]
- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error [Error detection flag]
- Framing error, parity error, or overrun error

In addition, UART0 and UART2 reception support the SNOOZE mode. When RxD pin input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only UART0, UART2 can be specified for the reception baud rate adjustment function.

The LIN-bus is accepted in UART0 (channels 0 and 1 of unit 0).

[LIN-bus functions]

- Wakeup signal detection
- Break field (BF) detection
- Sync field measurement, baud rate calculation

Using the external interrupt (INTP0) and timer array unit 0 (channel 7)

Note Only UART0, UART2 can be specified for the 9-bit data length.



UART0 uses channels 0 and 1 of SAU0.

UART1 uses channels 2 and 3 of SAU0.

UART2 uses channels 0 and 1 of SAU1.

UART3 uses channels 2 and 3 of SAU1.

• 80-pin and 100-pin products

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0 (supporting LIN-bus)	IIC00
	1	_		_
	2	CSI10	UART1	IIC10
	3	_		_
1	0	CSI20	UART2	IIC20
	1	_		_
	2	CSI30	UART3	IIC30
	3	_		_

Select any function for each channel. Only the selected function is possible. If UART0 is selected for channels 0 and 1 of unit 0, for example, these channels cannot be used for CSI00. At this time, however, channel 2 or 3 of the unit 0 can be used for a function other than UART0, such as CSI10, UART1, and IIC10.

Caution When using a serial array unit for UART, both the transmitter side (even-numbered channel) and the receiver side (odd-numbered channel) can only be used for UART.

UART performs the following four types of communication operations.

UART transmission (See 17.7.1.)
UART reception (See 17.7.2.)
LIN transmission (UART0 only) (See 17.8.1.)
LIN reception (UART0 only) (See 17.8.2.)

17.7.1 UART transmission

UART transmission is an operation to transmit data from the RL78 microcontroller to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0	UART1	UART2	UART3								
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1								
Pins used	TxD0	TxD1	TxD2	TxD3								
Interrupt	INTST0	INTST1	INTST2	INTST3								
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.											
Error detection flag	None											
Transfer data length	7, 8, or 9 bits Note 1											
Transfer rate Note 2	Max. fMCk/6 [bps] (SDRmn [15:9] = 2 or more), Min. fCLk/(2 x 2 ¹⁵ x 128) [bps]											
Data phase	Non-reverse output (defa	ult: high level)										
	Reverse output (default:	low level)										
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity											
Stop bit	The following selectable • Appending 1 bit • Appending 2 bits											
Data direction	MSB or LSB first											

Note 1. Only UART0, UART2 can be specified for the 9-bit data length.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).


Remark 1. fMCK: Operation clock frequency of target channel

fclk: System clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 107 Example of Contents of Registers for UART Transmission of UART (UART0 to UART3) (100-pin products) (1/2)




- Note 2. When UART0 performs 9-bit communication (by setting the DLS001 and DLS000 bits of the SCR00 register to 1), bits 0 to 8 of the SDR00 register are used as the transmission data specification area. Only UART0, UART2 can be specified for the 9-bit data length.
- Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3), mn = 00, 02, 10, 12
- Remark 2. : Setting is fixed in the UART transmission mode, : Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user


Figure 17 - 108 Example of Contents of Registers for UART Transmission of UART (UART0 to UART3) (100-pin products) (2/2)

(e) Serial output register m (SOm)... Sets only the bits of the target channel.



1: Serial data output value is "1"

(f) Serial output enable register m (SOEm)... Sets only the bits of the target channel to 1.



g) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	×	0/1

Note 1. Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

Note 2. Serial array unit 0 only.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 17 - 109 Initial Setting Procedure for UART Transmission





Figure 17 - 110 Procedure for Stopping UART Transmission



Wait until stop the communication target or No Completing maste communication operation completed (Essential) preparations? Yes Disable data output of the target channel by setting (Selective) Port manipulation a port register and a port mode register. Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register setting. Re-set the register to change the transfer baud (Selective) Changing setting of the SDRmn register rate setting (setting the transfer clock by dividing the operation clock (fMCK)). Re-set the register to change serial mode register Changing setting of the SMRmn register (Selective) mn (SMRmn) setting. Re-set the register to change the serial (Selective) Changing setting of the SCRmn register communication operation setting register mn (SCRmn) setting. Re-set the register to change serial output level (Selective) Changing setting of the SOLm register register m (SOLm) setting. (Selective) Clear the SOEmn bit to 0 and stop output. Changing setting of the SOEm register Set the initial output level of the serial data (Selective) Changing setting of the SOm register (SOmn). (Essential) Changing setting of the SOEm register Set the SOEmn bit to 1 and enable output. Enable data output of the target channel by setting (Essential) Port manipulation a port register and a port mode register. Set the SSmn bit of the target channel to 1 and (Essential) Writing to the SSm register set the SEmn bit to 1 (to enable operation). Initial setting is completed. Set transmit data to the SDRmn [7:0] bits (TXDq Completing resumption setting register) (8 bits) or the SDRmn [8:0] bits (9 bits) and start communication.


Figure 17 - 111 Procedure for Resuming UART Transmission

Starting setting for resumption

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 17 - 112 Timing Chart of UART Transmission (in Single-Transmission Mode)




Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3) mn = 00, 02, 10, 12

Starting UART communication For the initial setting, refer to Figure 17 - 109. SAU default setting (Select transfer end interrupt) Set data for transmission and the number of data. Clear communication end flag (Storage area, transmission data pointer, Setting transmit data number of communication data and communication end flag are Main routine optionally set on the internal RAM by the software). Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) **Enables interrupt** and set interrupt enable (EI). Read transmit data from storage area and write it to TXDq. Writing transmit data to the SDRmn Update transmit data pointer. [7:0] bits (TXDq register) (8 bits) or the SDRmn [8:0] bits (9 bits) Communication starts by writing to SDRmn [7:0]. Wait for transmit completes When Transfer end interrupt is generated, it moves to interrupt processing routine. Transfer end interrupt Interrupt processing routine No Read transmit data, if any, from storage area Transmitting next data? and write it to TXDq. Update transmit data Yes If not, set transmit end flag. Writing transmit data to the SDRmn Sets communication [7:0] bits (TXDq register) (8 bits) or completion flag the SDRmn [8:0] bits (9 bits) RETI Check completion of transmission by No verifying transmit end flag. Transmission completed? Yes Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 17 - 113 Flowchart of UART Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 17 - 114 Timing Chart of UART Transmission (in Continuous Transmission Mode)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3) mn = 00, 02, 10, 12

Starting UART communication For the initial setting, refer to Figure 17-109. <1> (Select buffer empty interrupt). SAU default setting Set data for transmission and the number of data. Clear communication end flag (Storage area, Transmission data pointer, Number of communication Main routine Setting transmit data data and Communication end flag are optionally set on the internal RAM by the software). Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) Enables interrupt and set interrupt enable (EI). Read transmit data from storage area and write it to TXDq. Writing transmit data to the SDRmn Update transmit data pointer. [7:0] bits (TXDq register) (8 bits) or the SDRmn [8:0] bits (9 bits) Communication starts by writing to SDRmn [7:0]. Wait for transmit completes When buffer empty/transfer end interrupt is <3> generated, it moves to interrupt processing Buffer empty transfer end interrup If transmit data is left, read them from storage area then write into TxDq, and Number of nterrupt processing routine communication data > 0? update transmit data pointer and number of transmit data. Yes If no more transmit data, clear MDmn0 bit if Writing transmit data to the SDRmn it's set. If not, finish. [7:0] bits (TXDq register) (8 bits) or the SDRmn [8:0] bits (9 bits) No MDmn0 = 1? Yes Sets communication Clear MDmn0 bit to 0 Subtract -1 from number of completion interrupt flag transmit data RETI No Check completion of transmission by Transmission completed? verifying transmit end flag Yes Write MDmn0 bit to 1 Main routine Communication continued? No Disable interrupt (MASK) Write STmn bit to 1 <6> End of communication

Figure 17 - 115 Flowchart of UART Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 17 - 114 Timing Chart of UART Transmission (in Continuous Transmission Mode).

17.7.2 UART reception

UART reception is an operation wherein the RL78 microcontroller asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0	UART1	UART2	UART3							
Target channel	Channel 1 of SAU0	Channel 3 of SAU0	Channel 1 of SAU1	Channel 3 of SAU1							
Pins used	RxD0	RxD1	RxD2	RxD3							
Interrupt	INTST0	INTST1	INTST2	INTST3							
	Transfer end interrupt onl	y (Setting the buffer empty	interrupt is prohibited.)								
Error interrupt	INTSRE0	INTSRE1	INTSRE2	INTSRE3							
Error detection flag	Parity error detection fla	Framing error detection flag (FEFmn) Parity error detection flag (PEFmn) Overrun error detection flag (OVFmn)									
Transfer data length	7, 8 or 9 bits Note 1										
Transfer rate Note 2	Max. fMCK/6 [bps] (SDRm	n [15:9] = 2 or more), Min.	$fCLK/(2 \times 2^{15} \times 128)$ [bps]								
Data phase	Non-reverse output (defa Reverse output (default: I	,									
Parity bit	The following selectable • No parity bit (no parity check) • No parity judgment (0 parity) • Even parity check • Odd parity check										
Stop bit	Appending 1 bit										
Data direction	MSB or LSB first										


- Note 1. Only UART0, UART2 can be specified for the 8-bit data length.
- Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).
- Remark 1. fmck: Operation clock frequency of target channel

fclk: System clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13

(1) Register setting

Figure 17 - 116 Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (100-pin products) (1/2)




- specification area. Only UART0, UART2 can be specified for the 8-bit data length.
- Caution For the UART reception, be sure to set the SMRmr register of channel r to UART transmission mode that is to be paired with channel n.
- Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13 r: Channel number (r = n - 1), q: UART number (q = 0 to 3)
- Remark 2.
 : Setting is fixed in the UART reception mode, : Setting disabled (set to the initial value)
 - 0/1: Set to 0 or 1 depending on the usage of the user

Figure 17 - 117 Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (100-pin products) (2/2)

(e) Serial output register m (SOm)... The register that not used in this mode.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	1	CKOm2 Note	1	CKOm0 Note	0	0	0	0	1	SOm2	1	SOm0

(f) Serial output enable register m (SOEm)... The register that not used in this mode.



(g) Serial channel start register m (SSm)... Sets only the bits of the target channel is 1.



Note Serial array unit 0 only.

Remark 1. m: Unit number (m = 0, 1)

Remark 2. : Setting is fixed in the UART reception mode,


: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 17 - 118 Initial Setting Procedure for UART Reception



Caution Set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fMCK clocks have elapsed.

Figure 17 - 119 Procedure for Stopping UART Reception



Starting setting for resumption Stop the target for communication or wait until No Completing communicatio target preparations? completes its communication operation. (Essential) Yes Re-set the register to change the operation clock (Selective) Changing setting of the SPSm register setting. Re-set the register to change the transfer baud (Selective) Changing setting of the SDRmn register rate setting (setting the transfer clock by dividing the operation clock (fMCK)). Re-set the registers to change serial mode Changing setting of the SMRmn (Selective) and SMRmr registers registers mn, mr (SMRmn, SMRmr) setting. Re-set the register to change serial communication (Selective) Changing setting of the SCRmn register operation setting register mn (SCRmn) setting. If the FEF, PEF, and OVF flags remain Clearing error flag (Selective) set, clear them using serial flag clear trigger register mn (SIRmn). Enable data input of the target channel by setting a (Essential) Setting port port register and a port mode register. Set the SSmn bit of the target channel to 1 and set (Essential) Writing to the SSm register the SEmn bit to 1 (to enable operation). Become wait for start bit detection. Completing resumption (Essential) setting

Figure 17 - 120 Procedure for Resuming UART Reception


Caution After is set RXEmn bit to 1 of SCRmn register, set the SSmn = 1 from an interval of at least four clocks of fMCK.

Remark

If PER0 is rewritten while stopping the communication target and the clock supply is stopped, wait until the communication target stops or communication finishes, and then perform initialization instead of restarting the communication.

(3) Processing flow

Figure 17 - 121 Timing Chart of UART Reception



Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13 r: Channel number (r = n - 1), q: UART number (q = 0 to 3)

Starting UART communication For the initial setting, refer to Figure 17-118. SAU default setting (setting to mask for error interrupt) Setting storage area of the receive data, number of communication data Setting receive data (storage area, reception data pointer, and number of communication data are optionally set on the internal RAM by the software). Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) **Enables interrupt** and set interrupt enable (EI). Wait for receive completes Starting reception if start bit is detected. When receive complete, interrupt is generated. Transfer end interrupt Read receive data then writes to storage area. Interrupt processing routine Reading receive data from the SDRmn Update receive data pointer and number of [7:0] bits (RXDq register) (8 bits) or communication data. the SDRmn [8:0] bits (9 bits) No Indicating normal reception? Yes RETI Error processing No Check the number of communication data, determine the Reception completed? completion of reception Yes Interrupt (mask) Writing 1 to the STmn bit End of UART communication

Figure 17 - 122 Flowchart of UART Reception

17.7.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

Only the UART0, UART2 can be set to the SNOOZE mode.

When using UARTq in the SNOOZE mode, make the following settings before entering the STOP mode (See Figure 17 - 125 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0) and Figure 17 - 127 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)).

- In the SNOOZE mode, the baud rate setting for UART reception needs to be changed to a value different from that in normal operation. Set the SPSm register and bits 15 to 9 of the SDRmn register with reference to Table 17 4.
- Set the EOCmn and SSECmn bits. This is for enabling or stopping generation of an error interrupt (INTSRE0) when a communication error occurs.
- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has completed, set the SSm0 bit of serial channel start register m (SSm) to 1.
- A UARTq starts reception in SNOOZE mode on detecting input of the start bit on the RxDq pin following a transition of the CPU to the STOP mode.
- Caution 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fHoCo) is selected for fclk.
- Caution 2. The transfer rate in the SNOOZE mode is only 4800 bps.
- Caution 3. When SWCm = 1, UARTq can be used only when the reception operation is started in the STOP mode. When used simultaneously with another SNOOZE mode function or interrupt, if the reception operation is started in a state other than the STOP mode, such as those given below, data may not be received correctly and a framing error or parity error may be generated.
 - When after the SWCm bit has been set to 1, the reception operation is started before the STOP mode is entered
 - When the reception operation is started while another function is in the SNOOZE mode
 - When after returning from the STOP mode to normal operation due to an interrupt or other cause, the reception operation is started before the SWCm bit is returned to 0
- Caution 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.
- Caution 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.



Table 17 - 4 Baud Rate Setting for UART Reception in SNOOZE Mode

	Baud Rate for UART Reception in SNOOZE Mode									
High-speed On-chip	Baud Rate of 4800 bps									
Oscillator (fiн)	Operation Clock (fMCK)	' SDRmn [15:9]		Minimum Permissible Value						
24 MHz ± 1.0% Note	fclk/2 ⁵	79	1.60%	-2.18%						
16 MHz ± 1.0% Note	fclk/24	105	2.27%	-1.53%						
12 MHz ± 1.0% Note	fclk/24	79	1.60%	-2.19%						
8 MHz ± 1.0% ^{Note}	fclk/23	105	2.27%	-1.53%						
6 MHz ± 1.0% Note	fclk/23	79	1.60%	-2.19%						
4 MHz ± 1.0% Note	fclk/2 ²	105	2.27%	-1.53%						
3 MHz ± 1.0% Note	fCLK/2 ²	79	1.60%	-2.19%						
2 MHz ± 1.0% Note	fclk/2	105	2.27%	-1.54%						
1 MHz ± 1.0% Note	fclk	105	2.27%	-1.57%						

Note

When the accuracy of the clock frequency of the high-speed on-chip oscillator is $\pm 1.5\%$ or $\pm 2.0\%$, the permissible range becomes smaller as shown below.

- In the case of fIH ± 1.5%, perform (Maximum permissible value 0.5%) and (Minimum permissible value + 0.5%) to the values in the above table.
- In the case of fIH ± 2.0%, perform (Maximum permissible value 1.0%) and (Minimum permissible value + 1.0%) to the values in the above table.

Remark

The maximum permissible value and minimum permissible value are permissible values for the baud rate in UART reception. The baud rate on the transmitting side should be set to fall inside this range.

(1) SNOOZE mode operation (EOCm1 = 0, SSECm = 0/1) Because of the setting of EOCm1 = 0, even though a communication error occurs, an error interrupt (INTSREq) is not generated, regardless of the setting of the SSECm bit. A transfer end interrupt (INTSRq) will be generated.

CPU operation status Normal operation STOP mode SNOOZE mode Normal operation SS01 <12> ST01 <1> <10> SE01 SWC0 <11> EOC01 SSEC0 L Clock request signal (internal signal) Receive data 2 SDR01 Receive data 1 <9>▲ Read Note Receive data 2 RxD0 pin \ST, Receive data 1 X P/ P/SP Shift register 01 Shift operation Shift operation) INTSR0 Receive data Receive data INTSRE0 L

Figure 17 - 123 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)

Note Read the received data when SWCm is 1.

<2>

Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation).

<8>

After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).

<6>

<5>

Remark 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 17 - 125 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).

Remark 2. m = 0, 1; q = 0, 2

TSF01

(2) SNOOZE mode operation (EOCm1 = 1, SSECm = 0: Error interrupt (INTSREq) generation is enabled)

Because EOCm1 = 1 and SSECm = 0, an error interrupt (INTSREq) is generated when a communication error occurs.

CPU operation status Normal operation STOP mode Normal operation SNOOZE mode <3> <12> SS01 <10> ST01 <1> SE01 SWC0 <11> EOC01 SSEC0 L Clock request signal (internal signal) Receive data 2 SDR01 Receive data 1 <9>▲Read Note RxD0 pin Receive data 1 XР Shift register 01 Shift operation Shift operation INTSR0 INTSRE0 L Receive data Receive data <7> TSF01 <2> <8>

Figure 17 - 124 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)

Note Read the received data when SWCm = 1.


Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation).

After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).

Remark 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 17 - 125 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).

Remark 2. m = 0, 1; q = 0, 2

Figure 17 - 125 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)



Remark 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 17 - 123 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1) and Figure 17 - 124 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0).

Remark 2. m = 0, 1; q = 0, 2

(3) SNOOZE mode operation (EOCm1 = 1, SSECm = 1: Error interrupt (INTSREq) generation is stopped)

Because EOCm1 = 1 and SSECm = 1, an error interrupt (INTSREq) is not generated when a communication error occurs.




Figure 17 - 126 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)

Note Read the received data when SWCm = 1.

- Caution 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation).

 After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
- Caution 2. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).
- Remark 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 17 127 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).

Remark 2. m = 0, 1; q = 0, 2

Setting start No Does TSFmn = 0 on all channels? Yes SIRm1 = 0007HClear the all error flags. Writing 1 to the STmn bit The operation of all channels is also stopped to switch to the STOP mode. <1> \rightarrow SEmn = 0 Normal operation Channel 1 is specified for UART reception. Change to the UART reception baud rate in SNOOZE mode SAU default setting (SPSm register and bits 15 to 9 in SDRm1 register). EOCm1: Make the setting to enable generation of error interrupt INTSREq. Setting SSCm register SNOOZE mode setting (make the setting to enable generation <2> (SWCm = 1, SSECm = 1) of error interrupt INTSREg in SNOOZE mode). Writing 1 to the SSm1 bit <3> Communication wait status → SEm1 = 1 Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) Setting interrupt and set interrupt disable (DI). Entered the STOP mode fclk supplied to the SAU is stopped. STOP mode <4> <5> The valid edge of the RxDq pin detected <6> SNOOZE (Entered the SNOOZE mode) mode Input of the start bit on the RxDq pin detected (UARTq receive operation) Reception error detected <7> mode STOP an error occurs, because the CPU switches to the STOP status again, the error flag is not set. RxDq edge detected (Entered the SNOOZE mode) SNOOZE mode Clock supply (UART receive operation) <7> Transfer interrupt (INTSRq) generated <8> INTSRq Normal operation <9> Reading receive data from the SDRmn [7:0] The mode switches from SNOOZE to normal operation. bits (RXDq register) (8 bits) or the SDRmn [8:0] bits (9 bits) <10> Writing 1 to the STm1 bit To operation stop status (SEm1 = 0) Setting SSCm register <11> Reset SNOOZE mode setting (SWCm = 0, SSECm = 0)Change to the UART Set the SPSm register and bits 15 to 9 in the SDRm1 register. reception baud rate in normal operation Writing 1 to the SSmn bit To communication stop status (SEmn = 1) Normal processing

Figure 17 - 127 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)

(Caution and Remarks are listed on the next page.)



Caution If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).

Remark 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 17 - 126 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).

Remark 2. m = 0, 1; q = 0, 2



17.7.4 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0 to UART3) communication can be calculated by the following expressions.

(Baud rate) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [bps]

Caution Setting serial data register mn (SDRmn) SDRmn[15:9] = (0000000B, 0000001B) is prohibited.

Remark 1. When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111B) and therefore is 2 to 127.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).



Table 17 - 5 Selection of Operation Clock For UART

SMRmn Register		SPSm Register							Operation Cl	ock (fMCK) Note
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fCLK = 24 MHz
0	×	×	×	×	0	0	0	0	fclk	24 MHz
	×	×	×	×	0	0	0	1	fcLK/2	12 MHz
	×	×	×	×	0	0	1	0	fCLK/2 ²	6 MHz
	×	×	×	×	0	0	1	1	fCLK/23	3 MHz
	×	×	×	×	0	1	0	0	fCLK/24	1.5 MHz
	×	×	×	×	0	1	0	1	fCLK/2 ⁵	750 kHz
	×	×	×	×	0	1	1	0	fCLK/26	375 kHz
	×	×	×	×	0	1	1	1	fclk/2 ⁷	187.5 kHz
	×	×	×	×	1	0	0	0	fclk/28	93.8 kHz
	×	×	×	×	1	0	0	1	fCLK/2 ⁹	46.9 kHz
	×	×	×	×	1	0	1	0	fcLK/2 ¹⁰	23.4 kHz
	×	×	×	×	1	0	1	1	fclk/2 ¹¹	11.7 kHz
	×	×	×	×	1	1	0	0	fCLK/2 ¹²	5.86 kHz
	×	×	×	×	1	1	0	1	fCLK/2 ¹³	2.93 kHz
	×	×	×	×	1	1	1	0	fCLK/2 ¹⁴	1.46 kHz
	×	×	×	×	1	1	1	1	fCLK/2 ¹⁵	732 Hz
1	0	0	0	0	×	×	×	×	fclk	24 MHz
	0	0	0	1	×	×	×	×	fcLK/2	12 MHz
	0	0	1	0	×	×	×	×	fclk/2 ²	6 MHz
	0	0	1	1	×	×	×	×	fCLK/2 ³	3 MHz
	0	1	0	0	×	×	×	×	fCLK/2 ⁴	1.5 MHz
	0	1	0	1	×	×	×	×	fCLK/2 ⁵	750 kHz
	0	1	1	0	×	×	×	×	fCLK/26	375 kHz
	0	1	1	1	×	×	×	×	fclk/2 ⁷	187.5 kHz
	1	0	0	0	×	×	×	×	fCLK/28	93.8 kHz
	1	0	0	1	×	×	×	×	fCLK/29	46.9 kHz
	1	0	1	0	×	×	×	×	fCLK/2 ¹⁰	23.4 kHz
	1	0	1	1	×	×	×	×	fcLK/2 ¹¹	11.7 kHz
	1	1	0	0	×	×	×	×	fclk/2 ¹²	5.86 kHz
							-			2.93 kHz
										1.46 kHz
										732 Hz
	1 1 1	1 1 1	0 1 1	1 0 1	× × ×	× × ×	× × ×	× × ×	fclk/2 ¹³ fclk/2 ¹⁴ fclk/2 ¹⁵	1.

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

(2) Baud rate error during transmission

The baud rate error of UART (UART0 to UART3) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) ÷ (Target baud rate) ×100 –100 [%]

Here is an example of setting a UART baud rate at fclk = 24 MHz.

UART Baud Rate		fC	LK = 24 MHz	
(Target Baud Rate)	Operation Clock (fMCK)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate
300 bps	fCLK/2 ⁹	77	300.48 bps	+0.16%
600 bps	fCLK/2 ⁸	77	600.96 bps	+0.16%
1200 bps	fCLK/2 ⁷	77	1201.92 bps	+0.16%
2400 bps	fCLK/2 ⁶	77	2403.85 bps	+0.16%
4800 bps	fCLK/2 ⁵	77	4807.69 bps	+0.16%
9600 bps	fclk/2 ⁴	77	9615.38 bps	+0.16%
19200 bps	fCLK/2 ³	77	19230.8 bps	+0.16%
31250 bps	fclk/2 ³	47	31250.0 bps	±0.0%
38400 bps	fCLK/2 ²	77	38461.5 bps	+0.16%
76800 bps	fCLK/2	77	76923.1 bps	+0.16%
153600 bps	fCLK	77	153846 bps	+0.16%
312500 bps	fclk	37	315789 bps	±1.05%

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0 to UART3) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Maximum receivable baud rate) =
$$\frac{2 \times k \times Nfr}{2 \times k \times Nfr - k + 2} \times Brate$$

(Minimum receivable baud rate) =
$$\frac{2 \times k \times (Nfr - 1)}{2 \times k \times Nfr - k - 2} \times Brate$$

Brate: Calculated baud rate value at the reception side (See 17.7.4 (1) Baud rate calculation expression.)


k: SDRmn[15:9] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13

Figure 17 - 128 Permissible Baud Rate Range for Reception (1 Data Frame Length = 11 Bits)



As shown in Figure 17 - 128, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

17.7.5 Procedure for processing errors that occurred during UART (UART0 to UART3) communication

The procedure for processing errors that occurred during UART (UART0 to UART3) communication is described in Figures 17 - 129 and 17 - 130.

Figure 17 - 129 Processing Procedure in Case of Parity Error or Overrun Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn)	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 17 - 130 Processing Procedure in Case of Framing Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn → (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop	The SEmn bit of serial channel enable	
register m (STm) to 1.	status register m (SEm) is set to 0 and	
	channel n stops operating.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SSmn bit of serial channel start	The SEmn bit of serial channel enable	
register m (SSm) to 1.	status register m (SEm) is set to 1 and	
	channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, mn = 00 to 13

17.8 LIN Communication Operation

17.8.1 LIN transmission

Of UART transmission, UART0 support LIN communication.

For LIN transmission, channel 0 of unit 0 is used.

UART	UART0	UART1	UART2	UART3				
Support of LIN communication	Supported	Not supported	Not supported	Not supported				
Target channel	Channel 0 of SAU0	_	_	_				
Pins used	TxD0	_	_	_				
Interrupt	INTST0	_	_	_				
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	None							
Transfer data length	8 bits							
Transfer rate	Max. fмcк/6 [bps] (SDR00	0 [15:9] = 2 or more), Min.	$f_{CLK}/(2 \times 2^{15} \times 128) \text{ [bps]}^{N}$	Note				
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)							
Parity bit	No parity bit							
Stop bit	Appending 1 bit							
Data direction	LSB first							

Note

Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see **CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)**). In general, 2.4/9.6/19.2 kbps is often used in LIN communication.

Remark

fMCK: Operation clock frequency of target channel

fclk: System clock frequency


LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network. Communication of LIN is single-master communication and up to 15 slaves can be connected to one master. The slaves are used to control switches, actuators, and sensors, which are connected to the master via LIN.

Usually, the master is connected to a network such as CAN (Controller Area Network). A LIN bus is a single-wire bus to which nodes are connected via transceiver conforming to ISO9141.

According to the protocol of LIN, the master transmits a frame by attaching baud rate information to it. A slave receives this frame and corrects a baud rate error from the master. If the baud rate error of a slave is within ±15%, communication can be established.

Figure 17 - 131 outlines a transmission operation of LIN.





- Note 1. Set the baud rate in accordance with the wakeup signal regulations and transmit data of 80H.
- **Note 2.** A break field is defined to have a width of 13 bits and output a low level. Where the baud rate for main transfer is N [bps], therefore, the baud rate of the break field is calculated as follows.

```
(Baud rate of sync break field) = 9/13 \times N
```

By transmitting data of 00H at this baud rate, a break field is generated.

Note 3. INTST0 is output upon completion of transmission. INTST0 is also output at BF transmission.

Remark The interval between fields is controlled by software.




Figure 17 - 132 Flowchart for LIN Transmission

Note When LIN-bus start from sleep status only

Remark Default setting of the UART is complete, and the flow from the transmission enable status.

17.8.2 LIN reception

Of UART reception, UART0 support LIN communication.

For LIN reception, channel 1 of unit 1 is used.

UART	UART0	UART1	UART2	UART3				
Support of LIN communication	Supported	Not supported	Not supported	Not supported				
Target channel	Channel 1 of SAU0	_	_	_				
Pins used	RxD0	_	_	_				
Interrupt	INTSR0	_	_	_				
	Transfer end interrupt onl	y (Setting the buffer empty	interrupt is prohibited.)					
Error interrupt	INTSRE0	_	_	_				
Error detection flag	Framing error detection flag (FEF01) Overrun error detection flag (OVF01)							
Transfer data length	8 bits							
Transfer rate Note	Max. fмcк/6 [bps] (SDR0	1 [15:9] = 2 or more), Min.	fclk/(2 × 2 ¹⁵ × 128) [bps]					
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)							
Parity bit	No parity bit (The parity bit is not checked.)							
Stop bit	Appending 1 bit							
Data direction	LSB first							

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

Remark fMCK: Operation clock frequency of target channel

fclk: System clock frequency

Figure 17 - 133 outlines a reception operation of LIN.




Figure 17 - 133 Reception Operation of LIN

Here is the flow of signal processing.

- <1> The wakeup signal is detected by detecting an interrupt edge (INTP0) on a pin. When the wakeup signal is detected, change TM07 to pulse width measurement upon detection of the wakeup signal to measure the low-level width of the BF signal. Then wait for BF signal reception.
- <2> TM07 starts measuring the low-level width upon detection of the falling edge of the BF signal, and then captures the data upon detection of the rising edge of the BF signal. The captured data is used to judge whether it is the BF signal.
- <3> When the BF signal has been received normally, change TM07 to pulse interval measurement and measure the interval between the falling edges of the RxD0 signal in the Sync field four times (see 6.8.3 Operation as input pulse interval measurement).
- <4> Calculate a baud rate error from the bit interval of sync field (SF). Stop UART0 once and adjust (re-set) the baud rate.
- <5> The checksum field should be distinguished by software. In addition, processing to initialize UART0 after the checksum field is received and to wait for reception of BF should also be performed by software.

Status of LIN bus signal and operation Starting LIN of the hardware communication Wakeup signal frame Wait for wakeup frame signal Note No Generate INTP0? RxD0 pin Edge detection The low-level width Yes of RxD0 is INTP0 Starting in low-level width measured using measurement mode for TM07 TM07 and BF is detected. Break field No Generate INTTM07? If the detected RxD0 pin pulse width is 11 Channel 7 Yes bits or more, it is Pulse width of TAU0 judged as BF Measurement 11 bit lengths or more? INTTM07 Channel 7 Yes Set up TM07 to measure the Changing TM07 to pulse width interval between the falling measurement edaes. Ignore the first INTTM07. No Generate INTTM07 Sync field Yes Measure the intervals RxD0 pin between five falling No Pulse interval Generate INTTM073 edges of SF, and Channel 7 accumulate the four measurement of TAU0 Yes captured values. INTTM07 Capture value cumulative Cumulative four No times Completed 4 times? Yes Change TM07 to low-level width measurement Changing TM07 to low-level to detect a Sync break field. width measurement Divide the accumulated value by 8 to obtain the bit width. Use this value to determine the setting values Calculate the baud rate of SPS0, SDR00, and SDR01. Set up the initial setting of UART0 according **UARTO** default setting to the LIN communication conditions. Starting UART0 reception $(1 \rightarrow SS01)$ Receive the PID, data, and checksum fields (if the Data reception PID matches). Completing all data transmission? Stop UART0 reception $(1 \rightarrow ST01)$ End of LIN communication

Figure 17 - 134 Flowchart of LIN Reception

Note Required in the sleep status only.

Figure 17 - 135 shows the configuration of a port that manipulates reception of LIN.

The wakeup signal transmitted from the master of LIN is received by detecting an edge of an external interrupt (INTP0). The length of the sync field transmitted from the master can be measured by using the external event capture operation of the timer array unit 0 to calculate a baud-rate error.

By controlling switch of port input (ISC0/ISC1), the input source of port input (RxD0) for reception can be input to the external interrupt pin (INTP0) and timer array unit




Figure 17 - 135 Port Configuration for Manipulating Reception of LIN

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See Figure 17 - 24.)

The peripheral functions used for the LIN communication operation are as follows.

- <Peripheral functions used>
- External interrupt (INTP0); Wakeup signal detection
 Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 7 of timer array unit; Baud rate error detection, break field detection.
 - Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect an error (The interval of the edge input to RxD0 is measured in the capture mode.)

 Measured the low-level width, determine whether break field (BF).
- Channels 0 and 1 (UART0) of serial array unit 0 (SAU0)



17.9 Operation of Simplified I²C (IIC00, IIC10, IIC20, IIC30) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master.

Operate the control registers by software for setting the start and stop conditions while observing the specifications of the I²C bus line.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function Note and ACK detection function
- Data length of 8 bits

(When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)

• Generation of start condition and stop condition for software

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

- Overrun error
- ACK error
- * [Functions not supported by simplified I²C]
- Slave transmission, slave reception
- Multi-master function (arbitration loss detection function)
- Clock stretch detection function

Note When receiving the last data, ACK will not be output if 0 is written to the SOEmn (SOEm register) bit and serial communication data output is stopped. See the processing flow in **17.9.3 (2)** for details.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12



The channel supporting simplified I^2C (IIC00, IIC10, IIC20, IIC30) is channels 0 and 2 of SAU0, and channels 0 and 2 of SAU1

• 80-pin and 100-pin products

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0 (supporting LIN-bus)	IIC00
	1	_		_
	2	CSI10	UART1	IIC10
	3	_		_
1 0		CSI20	UART2	IIC20
	1	_		_
	2	CSI30	UART3	IIC30
	3	_		_

Simplified I²C (IIC00, IIC10, IIC20, IIC30) performs the following four types of communication operations.

Address field transmission (See 17.9.1.)
 Data transmission (See 17.9.2.)
 Data reception (See 17.9.3.)
 Stop condition generation (See 17.9.4.)

17.9.1 Address field transmission

Address field transmission is a transmission operation that first executes in I²C communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.

Simplified I ² C	IIC00	IIC10	IIC20	IIC30				
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1				
Pins used	SCL00, SDA00 Note 1	SCL10, SDA10 Note 1	SCL20, SDA20 Note 1	SCL30, SDA30 Note 1				
Interrupt	INTIIC00	INTIIC10	INTIIC20	INTIIC30				
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)							
Error detection flag	ACK error detection flag	(PEFmn)						
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)							
Transfer rate Note 2	Max. fMCk/4 [Hz] (SDRmn[15:9] = 1 or more) fMCk: Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I ² C. • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)							
Data level	Non-reversed output (def	fault: high level)						
Parity bit	No parity bit							
Stop bit	Appending 1 bit (for ACK reception timing)							
Data direction	MSB first							

Note 1. To perform communication via simplified I²C, set the N-ch open-drain output (VDD tolerance mode (POMxx = 1) with the port output mode register (POMxx). For details, see 4.3 Registers Controlling Port Function and 4.5 Register Settings When Using Alternate Function.


When IIC00, IIC10, IIC20, IIC30 is communicating with an external device with a different potential, set the N-ch opendrain output (VDD tolerance mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL10, SCL20, SCL30). For details, see **4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers**.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 136 Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC00, IIC10, IIC20, IIC30)



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10, 20, 30), mn = 00, 02, 10, 12

Remark 2.
: Setting is fixed in the IIC mode,


: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 17 - 137 Initial Setting Procedure for Address Field Transmission



(3) Processing flow

Figure 17 - 138 Timing Chart of Address Field Transmission



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10, 20, 30), mn = 00, 02, 10, 12

Transmitting address field Initial setting For the initial setting, refer to Figure 17 - 137. Writing 0 to the SOmn bit Setting 0 to the SOmn bit Start condition generate To secure a hold time of SCL signal Wait Writing 0 to the CKOmn bit Prepare to communicate the SCL signal is fall Enable serial output Writing 1 to the SOEmn bit Writing 1 to the SSmn bit To serial operation enable status Writing address and R/W Transmitting address field data to SIOr (SDRmn [7:0]) Wait for address field transmission complete. No (Clear the interrupt request flag) Transfer end interrupt generated? Yes ACK response from the slave will be confirmed in No PEFmn bit. If ACK (PEFmn = 0), to the next processing, Responded ACK? if NACK (PEFmn = 1) to error processing. Yes Communication error processing Address field transmission completed To data transmission flow and data reception flow

Figure 17 - 139 Flowchart of Address Field Transmission

17.9.2 Data transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC10	IIC20	IIC30					
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1					
Pins used	SCL00, SDA00 Note 1	SCL10, SDA10 Note 1	SCL20, SDA20 Note 1	SCL30, SDA30 Note 1					
Interrupt	INTIIC00	INTIIC10	INTIIC20	INTIIC30					
	Transfer end interrupt on	ly (Setting the buffer empty	y interrupt is prohibited.)						
Error detection flag	ACK error flag (PEFmn)	ACK error flag (PEFmn)							
Transfer data length	8 bits								
Transfer rate Note 2	Max. fmck/4 [Hz] (SDRmn[15:9] = 1 or more) fmck: Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I ² C. • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)								
Data level	Non-reversed output (def	fault: high level)							
Parity bit	No parity bit								
Stop bit	Appending 1 bit (for ACK reception timing)								
Data direction	MSB first								

Note 1. To perform communication via simplified I²C, set the N-ch open-drain output (VDD tolerance mode (POMxx = 1) with the port output mode register (POMxx). For details, see 4.3 Registers Controlling Port Function and 4.5 Register Settings When Using Alternate Function.


When IIC00, IIC10, IIC20, IIC30 is communicating with an external device with a different potential, set the N-ch opendrain output (VDD tolerance mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL10, SCL20, SCL30). For details, see **4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers**.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 140 Example of Contents of Registers for Data Transmission of Simplified I²C (IIC00, IIC10, IIC20, IIC30)



Note 1. Because the setting is completed by address field transmission, setting is not required.

Note 2. The value varies depending on the communication data during communication operation.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10, 20, 30), mn = 00, 02, 10, 12

Remark 2.
: Setting is fixed in the IIC mode,

: Setting disabled (set to the initial value)

 \mathbf{x} : Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Processing flow

Figure 17 - 141 Timing Chart of Data Transmission





Figure 17 - 142 Flowchart of Simplified I²C Data Transmission



17.9.3 Data reception

Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC10	IIC20	IIC30				
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1				
Pins used	SCL00, SDA00 Note 1	SCL10, SDA10 Note 1	SCL20, SDA20 Note 1	SCL30, SDA30 Note 1				
Interrupt	INTIIC00	INTIIC10	INTIIC20	INTIIC30				
	Transfer end interrupt on	y (Setting the buffer empty	y interrupt is prohibited.)					
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	8 bits							
Transfer rate Note 2	Max. fMCk/4 [Hz] (SDRmn[15:9] = 1 or more) fMCk: Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I ² C. • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)							
Data level	Non-reversed output (def	ault: high level)						
Parity bit	No parity bit							
Stop bit	Appending 1 bit (ACK transmission)							
Data direction	MSB first							

Note 1. To perform communication via simplified I²C, set the N-ch open-drain output (VDD tolerance mode (POMxx = 1) with the port output mode register (POMxx). For details, see 4.3 Registers Controlling Port Function and 4.5 Register Settings When Using Alternate Function.


When IIC00, IIC10, IIC20, IIC30 is communicating with an external device with a different potential, set the N-ch opendrain output (VDD tolerance mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL10, SCL20, SCL30). For details, see **4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers**.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting

Figure 17 - 143 Example of Contents of Registers for Data Reception of Simplified I²C (IIC00, IIC10, IIC20, IIC30)




- **Note 1.** The baud rate setting is not required because the baud rate has already been set when the address field was transmitted.
- Note 2. The value varies depending on the communication data during communication operation.
- **Remark 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10, 20, 30), mn = 00, 02, 10, 12
- Remark 2. : Setting is fixed in the IIC mode,
 - : Setting disabled (set to the initial value)
 - x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 - 0/1: Set to 0 or 1 depending on the usage of the user


(2) Processing flow

Figure 17 - 144 Timing Chart of Data Reception

(a) When starting data reception



(b) When receiving last data



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10, 20, 30), mn = 00, 02, 10, 12

Data reception completed Stop operation for rewriting Writing 1 to the STmn bit SCRmn register. Set to receive only the operating Writing 0 to the TXEmn bit, and 1 to the RXEmn bit mode of the channel. Operation restart Writing 1 to the SSmn bit No Last byte received? Disable output so that not the ACK response to the last received data. Yes Writing 0 to the SOEmn bit Writing dummy data (FFH) to Starting reception operation SIOr (SDRmn [7:0]) No Transfer end interrupt Wait for the completion of reception. generated? (Clear the interrupt request flag) Yes Reading receive data, perform Reading SIOr (SDRmn [7:0]) processing (stored in the RAM, etc.). No Data transfer completed? Yes Data reception completed

Figure 17 - 145 Flowchart of Data Reception

Address field transmission completed

Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting "1" to the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.


Stop condition generation

17.9.4 Stop condition generation

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.


(1) Processing flow

Figure 17 - 146 Timing Chart of Stop Condition Generation



Note During a receive operation, the SOEmn bit of serial output enable register m (SOEm) is cleared to 0 before receiving the last data.

Figure 17 - 147 Flowchart of Stop Condition Generation



17.9.5 Calculating transfer rate

The transfer rate for simplified I²C (IIC00, IIC10) communication can be calculated by the following expressions.

(Transfer rate) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2

Caution SDRmn[15:9] must not be set to 00000000B. Be sure to set a value of 00000001B or greater for SDRmn[15:9]. The duty ratio of the SCL signal output by the simplified I²C is 50%. The I²C bus specifications define that the low-level width of the SCL signal is longer than the high-level width. If 400 kbps (fast mode) or 1 Mbps (fast mode plus) is specified, therefore, the low-level width of the SCL output signal becomes shorter than the value specified in the I²C bus specifications. Make sure that the SDRmn[15:9] value satisfies the I²C bus specifications.

Remark 1. The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000001B to 1111111B) and therefore is 1 to 127.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 17 - 6 Selection of Operation Clock For Simplified I²C

SMRmn Register	SPSm Register							Operation Clo	ock (fMCK) Note	
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fCLK = 24 MHz
0	×	×	×	×	0	0	0	0	fclk	24 MHz
	×	×	×	×	0	0	0	1	fCLK/2	12 MHz
	×	×	×	×	0	0	1	0	fclk/2 ²	6 MHz
	×	×	×	×	0	0	1	1	fclk/2 ³	3 MHz
	×	×	×	×	0	1	0	0	fclk/24	1.5 MHz
	×	×	×	×	0	1	0	1	fclk/2 ⁵	750 kHz
	×	×	×	×	0	1	1	0	fclk/26	375 kHz
	×	×	×	×	0	1	1	1	fcLK/2 ⁷	187.5 kHz
	×	×	×	×	1	0	0	0	fclk/28	93.8 kHz
	×	×	×	×	1	0	0	1	fclk/2 ⁹	46.9 kHz
	×	×	×	×	1	0	1	0	fCLK/2 ¹⁰	23.4 kHz
	×	×	×	×	1	0	1	1	fcLk/2 ¹¹	11.7 kHz
1	0	0	0	0	×	×	×	×	fclk	24 MHz
	0	0	0	1	×	×	×	×	fclk/2	12 MHz
	0	0	1	0	×	×	×	×	fCLK/2 ²	6 MHz
	0	0	1	1	×	×	×	×	fCLK/2 ³	3 MHz
	0	1	0	0	×	×	×	×	fCLK/24	1.5 MHz
	0	1	0	1	×	×	×	×	fCLK/2 ⁵	750 kHz
	0	1	1	0	×	×	×	×	fclk/26	375 kHz
	0	1	1	1	×	×	×	×	fclk/2 ⁷	187.5 kHz
	1	0	0	0	×	×	×	×	fclk/28	93.8 kHz
	1	0	0	1	×	×	×	×	fclk/29	46.9 kHz
	1	0	1	0	×	×	×	×	fCLK/2 ¹⁰	23.4 kHz
	1	0	1	1	×	×	×	×	fCLK/2 ¹¹	11.7 kHz
			Othe	r than abo	ve		•	•	Setting p	prohibited

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

 $\textbf{Remark 2.} \ \ m: \ Unit \ number \ (m=0,\ 1), \ n: \ Channel \ number \ (n=0,\ 2), \ mn=00,\ 02,\ 10,\ 12$

Here is an example of setting an I^2C transfer rate where fMCK = fCLK = 24 MHz.

I ² C Transfer Mode	fCLK = 24 MHz							
(Desired Transfer Rate)	Operation Clock (fMCK)	SDRmn[15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate				
100 kHz	fCLK/2	59	100 kHz	0.0%				
400 kHz	fCLK	31	375 kHz	6.25% Note				
1 MHz	fCLK	14	0.80 MHz	20.0% Note				

Note The error cannot be set to about 0% because the duty ratio of the SCL signal is 50%.



17.9.6 Procedure for processing errors that occurred during simplified I²C (IIC00, IIC10, IIC20, IIC30) communication

The procedure for processing errors that occurred during simplified I²C (IIC00, IIC10, IIC20, IIC30) communication is described in Figures 17 - 148 and 17 - 149.

Figure 17 - 148 Processing Procedure in Case of Overrun Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	The error flag is cleared.	The error only during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 17 - 149 Processing Procedure in Case of ACK error in Simplified I²C Mode

Software Manipulation	Hardware Status	Remark
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn-	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop → register m (STm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operation.	Slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart condition is generated and transmission can be redone from address transmission.
Creates stop condition.		
Creates start condition.		
Sets the SSmn bit of serial channel start	The SEmn bit of serial channel enable	
register m (SSm) to 1.	status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10, 20, 30), mn = 00, 02, 10, 12

CHAPTER 18 SERIAL INTERFACE IICA

18.1 Functions of Serial Interface IICA

Serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLAn) line and a serial data bus (SDAAn) line.

This mode complies with the I²C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the I²C bus.

Since the SCLAn and SDAAn pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICAn) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUPn bit of IICA control register n1 (IICCTLn1).

Figure 18 - 1 shows a block diagram of serial interface IICA







Figure 18 - 1 Block Diagram of Serial Interface IICA

Figure 18 - 2 shows a serial bus configuration example.

Figure 18 - 2 Serial Bus Configuration Example Using I²C Bus



18.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 18 - 1 Configuration of Serial Interface IICA

Item	Configuration
Registers	IICA shift register n (IICAn)
	Slave address register n (SVAn)
Control registers	Peripheral enable register 0 (PER0)
	IICA control register n0 (IICCTLn0)
	IICA status register n (IICSn)
	IICA flag register n (IICFn)
	IICA control register n1 (IICCTLn1)
	IICA low-level width setting register n (IICWLn)
	IICA high-level width setting register n (IICWHn)
	Port mode register 6 (PM6)
	Port register 6 (P6)

Remark n = 0

(1) IICA shift register n (IICAn)

The IICAn register is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. The IICAn register can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing and reading operations to the IICAn register.

Cancel the clock stretch state and start data transfer by writing data to the IICAn register during the clock stretch period.

The IICAn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears IICAn to 00H.

Figure 18 - 3 Format of IICA shift register n (IICAn)

Address:	FFF50H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
IICAn								

- Caution 1. Do not write data to the IICAn register during data transfer.
- Caution 2. Write or read the IICAn register only during the clock stretch period. Accessing the IICAn register in a communication state other than during the clock stretch period is prohibited. When the device serves as the master, however, the IICAn register can be written only once after the communication trigger bit (STTn) is set to 1.
- Caution 3. When communication is reserved, write data to the IICAn register after the interrupt triggered by a stop condition is detected.

(2) Slave address register n (SVAn)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode.

The SVAn register can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STDn = 1 (while the start condition is detected).

Reset signal generation clears the SVAn register to 00H.

Figure 18 - 4 Format of Slave address register n (SVAn)

Address:	F0234H	After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
SVAn	A6	A5	A4	A3	A2	A1	A0	0 Note

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDAAn pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIICAn) when the address received by this register matches the address value set to the slave address register n (SVAn) or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICAn).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by the WTIMn bit)
- Interrupt request generated when a stop condition is detected (set by the SPIEn bit)

Remark WTIMn bit: Bit 3 of IICA control register n0 (IICCTLn0)
SPIEn bit: Bit 4 of IICA control register n0 (IICCTLn0)

(7) Serial clock controller

In master mode, this circuit generates the clock output via the SCLAn pin from a sampling clock.

(8) Clock stretch controller

This circuit controls the timing of clock stretching.



(9) ACK generator, stop condition detector, start condition detector, and ACK detector These circuits generate and detect each status.

(10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(11) Start condition generator

This circuit generates a start condition when the STTn bit is set to 1.

However, in the communication reservation disabled status (IICRSVn bit = 1), when the bus is not released (IICBSYn bit = 1), start condition requests are ignored and the STCFn bit is set to 1.

(12) Stop condition generator

This circuit generates a stop condition when the SPTn bit is set to 1.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCENn bit.

Remark 1. STTn bit: Bit 1 of IICA control register n0 (IICCTLn0)

SPTn bit: Bit 0 of IICA control register n0 (IICCTLn0)

IICRSVn bit: Bit 0 of IICA flag register n (IICFn)
IICBSYn bit: Bit 6 of IICA flag register n (IICFn)
STCFn bit: Bit 7 of IICA flag register n (IICFn)
STCENn bit: Bit 1 of IICA flag register n (IICFn)

18.3 Registers Controlling Serial Interface IICA

Serial interface IICA is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- IICA control register n0 (IICCTLn0)
- IICA flag register n (IICFn)
- IICA status register n (IICSn)
- IICA control register n1 (IICCTLn1)
- IICA low-level width setting register n (IICWLn)
- IICA high-level width setting register n (IICWHn)
- Port mode register 6 (PM6)
- Port register 6 (P6)



18.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial interface IICAn is used, be sure to set bit 4 (IICAnEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 18 - 5 Format of Peripheral enable register 0 (PER0)

Address:	F00F0H	After reset: 00H	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICAnEN	SAU1EN	SAU0EN	0	TAU0EN

IICAnEN	Control of serial interface IICAn input clock supply
0	Stops input clock supply. • SFR used by serial interface IICAn cannot be written. • Serial interface IICAn is in the reset status.
1	Enables input clock supply. SFR used by serial interface IICAn can be read/written.

Caution 1. When setting serial interface IICA, be sure to set the following registers first while the IICAnEN bit is set to 1. If IICAnEN = 0, the control registers of serial interface IICA are set to their initial values, and writing to them is ignored (except for port mode register 6 (PM6) and port register 6 (P6)).

- IICA control register n0 (IICCTLn0)
- IICA flag register n (IICFn)
- IICA status register n (IICSn)
- IICA control register n1 (IICCTLn1)
- IICA low-level width setting register n (IICWLn)
- IICA high-level width setting register n (IICWHn)

Caution 2. Be sure to clear bits 1, 6 to 0.

Remark n = 0

18.3.2 IICA control register n0 (IICCTLn0)

This register is used to enable/stop I²C operations, set clock stretch timing, and set other I²C operations.

The IICCTLn0 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIEn, WTIMn, and ACKEn bits while IICEn = 0 or during the clock stretch period. These bits can be set at the same time when the IICEn bit is set from "0" to "1".

Reset signal generation clears this register to 00H.



Figure 18 - 6 Format of IICA control register n0 (IICCTLn0) (1/4)

Address: F0230H After reset: 00H R/W

Symbol <7> <6> <5> <4> <3> <2> <1> <0>

IICCTLn0 IICEn LRELn WRELn SPIEn WTIMn ACKEN STTn SPTn

IICEn	I ² C operation enable			
0	Stop operation. Reset the IICA status register n (IICSn) Note 1. Stop internal operation.			
1	Enable operation.			
Be sure to set	Be sure to set this bit (1) while the SCLAn and SDAAn lines are at high level.			
Condition for o	clearing (IICEn = 0)	Condition for setting (IICEn = 1)		
Cleared by instruction		Set by instruction		
• Reset				

LRELn Notes 2, 3	Exit from communications					
0	Normal operation					
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLAn and SDAAn lines are set to high impedance. The following flags of IICA control register n0 (IICCTLn0) and the IICA status register n (IICSn) are cleared to 0. • STTn • SPTn • MSTSn • EXCn • COIn • TRCn • ACKDn • STDn					

The standby mode following exit from communications remains in effect until the following communications entry conditions are met.

- After a stop condition is detected, restart is in master mode.
- An address match or extension code reception occurs after the start condition.

Condition for clearing (LRELn = 0)	Condition for setting (LRELn = 1)	
Automatically cleared after execution	Set by instruction	
• Reset		

WRELn Notes 2, 3	Clock stretch cancellation		
0	Do not cancel clock stretch		
1	Cancel clock stretch. This setting is automatically cleared after clock stretch is canceled.		
	ELn bit is set (clock stretch canceled) during status (TRCn = 1), the SDAAn line goes into t	the clock stretch period at the ninth clock pulse in the he high impedance state (TRCn = 0).	
Condition for clearing (WRELn = 0)		Condition for setting (WRELn = 1)	
Automatically cleared after execution Reset		Set by instruction	

- Note 1. The IICA shift register n (IICAn), the STCFn and IICBSYn bits of the IICA flag register n (IICFn), and the CLDn and DADn bits of IICA control register n1 (IICCTLn1) are reset.
- **Note 2.** The signal of this bit is invalid while IICEn is 0.
- Note 3. When the LRELn and WRELn bits are read, 0 is always read.

Caution If the operation of I²C is enabled (IICEn = 1) when the SCLAn line is high level, the SDAAn line is low level, and the digital filter is turned on (DFCn bit of IICCTLn1 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LRELn bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I²C (IICEn = 1).



Figure 18 - 7 Format of IICA control register n0 (IICCTLn0) (2/4)

SPIEn Note 1	Enable/disable generation of interrupt request when stop condition is detected				
0	Disable				
1	Enable				
If the WUPn b	If the WUPn bit of IICA control register n1 (IICCTLn1) is 1, no stop condition interrupt will be generated even if SPIEn = 1.				
Condition for clearing (SPIEn = 0)		Condition for setting (SPIEn = 1)			
Cleared by instruction Reset		Set by instruction			

Note 1	Control of clock stretch and interrupt request generation	
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and clock stretch is set. Slave mode: After input of eight clocks, the clock is set to low level and clock stretch is set for master device.	
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and clock stretch is set. Slave mode: After input of nine clocks, the clock is set to low level and clock stretch is set for master device.	
bit. The settir	s generated at the falling edge of the ninth clock during address transfer independently of the setting of this ng of this bit is valid when the address transfer is completed. When in master mode, a clock stretch is ne falling edge of the ninth clock during address transfers. For a slave device that has received a local	

when the slave device has received an extension code, a clock stretch is inserted at the falling edge of the eighth clock.

Condition for clearing (WTIMn = 0)

Condition for setting (WTIMn = 1)

Cleared by instruction

Reset

address, a clock stretch is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However,

ACKEn Notes 1, 2	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clock period, the SDAAn line is set to low level.		
Condition for clearing (ACKEn = 0)		Condition for setting (ACKEn = 1)	
Cleared by instruction		Set by instruction	
• Reset			

Note 1. The signal of this bit is invalid while IICEn is 0. Set this bit during that period.

Note 2. The set value is invalid during address transfer and if the code is not an extension code.

When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

Remark n = 0

WTIMn



Figure 18 - 8 Format of IICA control register n0 (IICCTLn0) (3/4)

	_		
STTn Notes 1, 2	Start condition trigger		
0	Do not generate a start condition.		
1	When bus is released (in standby state, who	en IICBSYn = 0):	
	If this bit is set (1), a start condition is generated (startup as the master).		
	When a third party is communicating:		
	When communication reservation function	is enabled (IICRSVn = 0)	
	Functions as the start condition reservation	n flag. When set to 1, automatically generates a start	
	condition after the bus is released.		
	When communication reservation function	,	
		ared and the STTn clear flag (STCFn) is set (1). No start	
	condition is generated.		
	In the clock stretch state (when master device):		
	Generates a restart condition after releasing the clock stretch.		
Cautions concerning set timing			
• For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the clock stretching period wh			
the ACKEn bit has been cleared to 0 and slave has been		•	
• For master t	• For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1		
during the clock stretch period that follows output of the ninth clock.		•	
	set to 1 at the same time as stop condition trigging act (1) potring it again (1) before the clear.	,	
	Once STTn is set (1), setting it again (1) before the clear condition is met is not allowed.		
Condition for clearing (STTn = 0)		Condition for setting (STTn = 1)	
Cleared by setting the STTn bit to 1 while communication		Set by instruction	
reservation is prohibited.			
Cleared by loss in arbitration			
	er start condition is generated by master		
device			
,	LRELn = 1 (exit from communications)		
When IICEn	= 0 (operation stop)		

Note 1. The signal of this bit is invalid while IICEn is 0.

Note 2. The STTn bit is always read as 0.

Remark 1. IICRSVn:Bit 0 of IICA flag register n (IICFn) STCFn: Bit 7 of IICA flag register n (IICFn)

Remark 2. n = 0

Reset

Figure 18 - 9 Format of IICA control register n0 (IICCTLn0) (4/4)

SPTn Note	Stop condition trigger	
0	Stop condition is not generated.	
1	Stop condition is generated (termination of master device's transfer).	

Cautions concerning set timing

• For master reception: Cannot be set to 1 during transfer.

Can be set to 1 only in the clock stretching period when the ACKEn bit has been cleared to $\frac{1}{2}$

0 and slave has been notified of final reception.

• For master transmission: A stop condition cannot be generated normally during the acknowledge period. Therefore,

set it during the clock stretch period that follows output of the ninth clock.

• Cannot be set to 1 at the same time as start condition trigger (STTn).

The SPTn bit can be set to 1 only when in master mode.

• When the WTIMn bit has been cleared to 0, if the SPTn bit is set to 1 during the clock stretch period that follows output of eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock. The WTIMn bit should be changed from 0 to 1 during the clock stretch period following the output of eight clocks, and the SPTn bit should be set to 1 during the clock stretch period that follows the output of the ninth clock.

• Once SPTn is set (1), setting it again (1) before the clear condition is met is not allowed.

Condition for clearing (SPTn = 0)	Condition for setting (SPTn = 1)
Cleared by loss in arbitration	Set by instruction
Automatically cleared after stop condition is detected	
Cleared by LRELn = 1 (exit from communications)	
When IICEn = 0 (operation stop)	
Reset	

Note The SPTn bit is always read as 0.

Caution

When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission status), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and clock stretch is canceled, after which the TRCn bit is cleared (reception status) and the SDAAn line is set to high impedance. Release the clock stretch performed while the TRCn bit is 1 (transmission status) by writing to the IICA shift register n.

Remark 1. Bit 0 (SPTn) becomes 0 when it is read after data setting.



Remark

18.3.3 IICA status register n (IICSn)

This register indicates the status of I²C.

The IICSn register is read by a 1-bit or 8-bit memory manipulation instruction only when STTn = 1 and during the clock stretch period.

Reset signal generation clears this register to 00H.

Caution Reading the IICSn register while the address match wakeup function is enabled (WUPn = 1) in STOP mode is prohibited. When the WUPn bit is changed from 1 to 0 (wakeup operation is

stopped), regardless of the INTIICAn interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIEn = 1) the interrupt generated by detecting a stop condition and read

the IICSn register after the interrupt has been detected.

STTn: bit 1 of IICA control register n0 (IICCTLn0)
WUPn: bit 7 of IICA control register n1 (IICCTLn1)

Figure 18 - 10 Format of IICA status register n (IICSn) (1/3)

Address: FFF51H After reset: 00H R Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICS0 **MSTSn** ALDn EXCn COIn TRCn **ACKDn** STDn SPDn

MSTSn	Master status check flag		
0	Slave device status or communication standby status		
1	Master device communication status		
Condition for clearing (MSTSn = 0)		Condition for setting (MSTSn = 1)	
 When a stop condition is detected When ALDn = 1 (arbitration loss) Cleared by LRELn = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		When a start condition is generated	

A	ALDn	Detection of arbitration loss	
	0	This status means either that there was no arbitration or that the arbitration result was a "win".	
	1	This status indicates the arbitration result was a "loss". The MSTSn bit is cleared.	
Condition for clearing (ALDn = 0)		clearing (ALDn = 0)	Condition for setting (ALDn = 1)
Automatically cleared after the IICSn register is read Note		y cleared after the IICSn register is read Note	When the arbitration result is a "loss".
When the IICEn bit changes from 1 to 0 (operation stop)		En bit changes from 1 to 0 (operation stop)	
Reset			

Note This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than the IICSn register. Therefore, when using the ALDn bit, read the data of this bit before the data of the other bits.

Remark 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)



Figure 18 - 11 Format of IICA status register n (IICSn) (2/3)

EXCn	Detection of extension code reception	
0	Extension code was not received.	
1	Extension code was received.	
Condition for clearing (EXCn = 0)		Condition for setting (EXCn = 1)
When a stopCleared by L	t condition is detected condition is detected .RELn = 1 (exit from communications) .En bit changes from 1 to 0 (operation stop)	When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).

COIn	Detection of matching addresses	
0	Addresses do not match.	
1	Addresses match.	
Condition for clearing (COIn = 0)		Condition for setting (COIn = 1)
When a stop Cleared by L	t condition is detected condition is detected RELn = 1 (exit from communications) CEn bit changes from 1 to 0 (operation stop)	When the received address matches the local address (slave address register n (SVAn)) (set at the rising edge of the eighth clock).

TRCn	Detection	of transmit/receive status
0	Receive status (other than transmit status). The SDAAn line is set for high impedance.	
1	Transmit status. The value in the SOn latch is enabled for output to the SDAAn line (valid starting at the falling edge of the first byte's ninth clock).	
Condition for	clearing (TRCn = 0)	Condition for setting (TRCn = 1)
Cleared by I When the III Cleared by I When the AI Reset When not us = 0) <master> When "1" is direction specesslave> When a star</master>	o condition is detected LRELn = 1 (exit from communications) CEn bit changes from 1 to 0 (operation stop) WRELn = 1 Note (clock stretch cancel) LDn bit changes from 0 to 1 (arbitration loss) sed for communication (MSTSn, EXCn, COIn output to the first byte's LSB (transfer ecification bit) rt condition is detected input to the first byte's LSB (transfer direction	<master> When a start condition is generated When 0 (master transmission) is output to the LSB (transfer direction specification bit) of the first byte (during address transfer) Slave> When 1 (slave transmission) is input to the LSB (transfer direction specification bit) of the first byte from the master (during address transfer) </master>

Note

When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission status), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and clock stretch is canceled, after which the TRCn bit is cleared (reception status) and the SDAAn line is set to high impedance. Release the clock stretch performed while the TRCn bit is 1 (transmission status) by writing to the IICA shift register n.

Remark 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)



Figure 18 - 12 Format of IICA status register n (IICSn) (3/3)

ACKDn	Detection of acknowledge (ACK)	
0	Acknowledge was not detected.	
1	Acknowledge was detected.	
Condition for clearing (ACKDn = 0)		Condition for setting (ACKDn = 1)
At the rising Cleared by L	e condition is detected edge of the next byte's first clock .RELn = 1 (exit from communications) CEn bit changes from 1 to 0 (operation stop)	After the SDAAn line is set to low level at the rising edge of SCLAn line's ninth clock

STDn	Detection of start condition	
0	Start condition was not detected.	
1	Start condition was detected. This indicates that the address transfer period is in effect.	
Condition for clearing (STDn = 0)		Condition for setting (STDn = 1)
At the rising address tran Cleared by I	education of condition is detected edge of the next byte's first clock following easier LRELn = 1 (exit from communications) CEn bit changes from 1 to 0 (operation stop)	When a start condition is detected

SPDn	Detection of stop condition	
0	Stop condition was not detected.	
1	Stop condition was detected. The master device's communication is terminated and the bus is released.	
Condition for o	Condition for clearing (SPDn = 0) Condition for setting (SPDn = 1)	
following set condition • When the W	edge of the address transfer byte's first clock ting of this bit and detection of a start UPn bit changes from 1 to 0 CEn bit changes from 1 to 0 (operation stop)	When a stop condition is detected

Remark 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0

18.3.4 IICA flag register n (IICFn)

This register sets the operation mode of I²C and indicates the status of the I²C bus.

The IICFn register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STTn clear flag (STCFn) and I²C bus status flag (IICBSYn) bits are read-only.

The IICRSVn bit can be used to enable/disable the communication reservation function.

The STCENn bit can be used to set the initial value of the IICBSYn bit.

The IICRSVn and STCENn bits can be written only when the operation of I^2C is disabled (bit 7 (IICEn) of IICA control register no (IICCTLn0) = 0). When operation is enabled, the IICFn register can be read.

Reset signal generation clears this register to 00H.



Figure 18 - 13 Format of IICA flag register n (IICFn)

R/W Note Address: FFF52H After reset: 00H Symbol 2 <7> <6> 5 3 <1> <0> IICF0 STCFn IICBSYn 0 0 0 STCENn IICRSVn 0

STCFn	STTn clear flag	
0	Generate start condition	
1	Start condition generation unsuccessful: clear the STTn flag	
Condition for clearing (STCFn = 0)		Condition for setting (STCFn = 1)
Cleared byWhen IICErReset	STTn = 1 n = 0 (operation stop)	Generating start condition unsuccessful and the STTn bit cleared to 0 when communication reservation is disabled (IICRSVn = 1).

IICBSYn	12	C bus status flag		
0	Bus release status (communication initial sta	atus when STCENn = 1)		
1	Bus communication status (communication i	nitial status when STCENn = 0)		
Condition for o	clearing (IICBSYn = 0)	Condition for setting (IICBSYn = 1)		
 Detection of 	stop condition	Detection of start condition		
When IICEn	= 0 (operation stop)	• Setting of the IICEn bit when STCENn = 0		
• Reset				

STCENn	Initial start enable trigger		
0	After operation is enabled (IICEn = 1), enable generation of a start condition upon detection of a stop condition.		
1	After operation is enabled (IICEn = 1), enable generation of a start condition without detecting a stop condition.		
Condition for o	clearing (STCENn = 0)	Condition for setting (STCENn = 1)	
Cleared by instruction Detection of start condition Reset		Set by instruction	

IICRSVn	Communication reservation function disable bit			
0	Enable communication reservation			
1	Disable communication reservation			
Condition for clearing (IICRSVn = 0)		Condition for setting (IICRSVn = 1)		
Cleared by instruction		Set by instruction		
• Reset				

Note Bits 6 and 7 are read-only.

Caution 1. Write to the STCENn bit only when the operation is stopped (IICEn = 0).

Caution 2. As the bus release status (IICBSYn = 0) is recognized regardless of the actual bus status when STCENn = 1, when generating the first start condition (STTn = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.

Caution 3. Write to IICRSVn only when the operation is stopped (IICEn = 0).

Remark 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)



18.3.5 IICA control register n1 (IICCTLn1)

This register is used to set the operation mode of I²C and detect the statuses of the SCLAn and SDAAn pins. The IICCTLn1 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLDn and DADn bits are read-only.

Set the IICCTLn1 register, except the WUPn bit, while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation clears this register to 00H.

Figure 18 - 14 Format of IICA control register n1 (IICCTLn1) (1/2)

Address: F0231H		After reset: 00l	H R/W No	te 1				
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
IICCTLn1	WUPn	0	CLDn	DADn	SMCn	DFCn	0	PRSn

WUPn	Control of address match wakeup
0	Stops operation of address match wakeup function in STOP mode.
1	Enables operation of address match wakeup function in STOP mode.

To shift to STOP mode when WUPn = 1, execute the STOP instruction at least three clock cycles of fMCκ after setting (1) the WUPn bit (see **Figure 18 - 29 Flow When Setting WUPn = 1**).

Clear (0) the WUPn bit after the address has matched or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUPn bit. (The clock stretch must be released and transmit data must be written after the WUPn bit has been cleared (0).)

The interrupt timing when the address has matched or when an extension code has been received, while WUPn = 1, is identical to the interrupt timing when WUPn = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUPn = 1, a stop condition interrupt is not generated even if the SPIEn bit is set to 1.

- diamental in the in the in the internation and in the internation				
Condition for clearing (WUPn = 0)	Condition for setting (WUPn = 1)			
Cleared by instruction (after address match or extension code reception)	Set by instruction (when the MSTSn, EXCn, and COIn bits are "0", and the STDn bit also "0" (communication not entered)) Note 2			

- Note 1. Bits 4 and 5 are read-only.
- **Note 2.** The status of the IICA status register n (IICSn) must be checked and the WUPn bit must be set during the period shown below.






Figure 18 - 15 Format of IICA control register n1 (IICCTLn1) (2/2)

CLDn	Detection of SCLAn pin level (valid only when IICEn = 1)		
0	The SCLAn pin was detected at low level.		
1	The SCLAn pin was detected at high level.		
Condition for clearing (CLDn = 0)		Condition for setting (CLDn = 1)	
	CLAn pin is at low level = 0 (operation stop)	When the SCLAn pin is at high level	

DADn	Detection of SDAAn pin level (valid only when IICEn = 1)			
0	The SDAAn pin was detected at low level.			
1	The SDAAn pin was detected at high level.			
Condition for clearing (DADn = 0)		Condition for setting (DADn = 1)		
	DAAn pin is at low level = 0 (operation stop)	When the SDAAn pin is at high level		

5	SMCn	Operation mode switching
	0	Operates in standard mode (fastest transfer rate: 100 kbps).
	1	Operates in fast mode (fastest transfer rate: 400 kbps) or fast mode plus (fastest transfer rate: 1 Mbps).

DFCn	Digital filter operation control			
0	Digital filter off.			
1	Digital filter on.			
Use the digital filter only in fast mode and fast mode plus.				

The digital filter is used for noise elimination.

The transfer clock does not vary, regardless of the DFCn bit being set (1) or cleared (0).

PRSn	Division of the operation clock (fMCK)
0	Selects fCLK as operation clock.
1	Selects fcLk/2 as operation clock.

Caution 1. The maximum operating frequency of the IICA operating clock (fMCK) is 20 MHz (max.).

Only when fCLK exceeds 20 MHz, set bit 0 (PRSn) of IICA control register n1 (IICCTLn1) to 1.

Caution 2. Note the minimum fCLK operating frequency when setting the transfer clock.

The minimum fclk operating frequency for serial interface IICA is determined according to the mode.

Fast mode: fcLK = 3.5 MHz (min.)
Fast mode plus: fcLK = 10 MHz (min.)
Normal mode: fcLK = 1 MHz (min.)

Caution 3. The fast mode plus is only available in the products for "A: Consumer applications (TA = -40°C to +85°C)".

Remark 1. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)



18.3.6 IICA low-level width setting register n (IICWLn)

This register is used to set the low-level width (tLow) of the SCLAn pin signal that is output by serial interface IICA and to control the SDAAn pin signal.

The IICWLn register can be set by an 8-bit memory manipulation instruction.

Set the IICWLn register while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation sets this register to FFH.

For details about setting the IICWLn register, see 18.4.2 Setting transfer clock by using IICWLn and IICWHn registers.

The data hold time is one-quarter of the time set by the IICWLn register.

Figure 18 - 16 Format of IICA low-level width setting register n (IICWLn)

Address: F0232H		After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0	
IICWLn									٦

18.3.7 IICA high-level width setting register n (IICWHn)

This register is used to set the high-level width of the SCLAn pin signal that is output by serial interface IICA and to control the SDAAn pin signal.

The IICWHn register can be set by an 8-bit memory manipulation instruction.

Set the IICWHn register while operation of I^2C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation sets this register to FFH.

Figure 18 - 17 Format of IICA high-level width setting register n (IICWHn)

Address:	F0233H	After reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
IICWHn								

Remark 1. For setting procedures of the transfer clock on master side and of the IICWLn and IICWHn registers on slave side, see 18.4.2 (1) and 18.4.2 (2), respectively.

18.3.8 Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCLA0 pin as clock I/O and the P61/SDAA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set the IICEn bit (bit 7 of IICA control register n0 (IICCTLn0)) to 1 before setting the output mode because the P60/SCLA0 and P61/SDAA0 pins output a low level (fixed) when the IICEn bit is 0.

The PM6 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 18 - 18 Format of Port mode register 6 (PM6)

Address:	: FFF26H	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	1	1	PM61	PM60

PM6n	P6n pin I/O mode selection (n = 0, 1)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

18.4 I²C Bus Mode Functions

18.4.1 Pin configuration

The serial clock pin (SCLAn) and the serial data bus pin (SDAAn) are configured as follows.

- (1) SCLAn..... This pin is used for serial clock input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDAAn This pin is used for serial data input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.

Slave device VDD Master device SCLAn SCLAn Clock output (Clock output) Vss // Vss (Clock input) -Clock input SDAAn SDAAn Data output Data output Vss // /// Vss Data input -- Data input

Figure 18 - 19 Pin Configuration Diagram

18.4.2 Setting transfer clock by using IICWLn and IICWHn registers

(1) Setting transfer clock on master side

At this time, the optimal setting values of the IICWLn and IICWHn registers are as follows. (The fractional parts of all setting values are rounded up.)

• When the fast mode

$$IICWLn = \frac{0.52}{Transfer clock} \times fMCK$$

IICWHn =
$$(\frac{0.48}{\text{Transfer clock}} - \text{tr} - \text{tF}) \times \text{fMCK}$$

• When the normal mode

$$IICWLn = \frac{0.47}{Transfer clock} \times fMCK$$

IICWHn =
$$(\frac{0.53}{\text{Transfer clock}} - \text{tR} - \text{tF}) \times \text{fMCK}$$

• When the fast mode plus

$$IICWLn = \frac{0.50}{Transfer clock} \times fMCK$$

IICWHn =
$$(\frac{0.50}{\text{Transfer clock}} - \text{tR} - \text{tF}) \times \text{fMCK}$$

- (2) Setting IICWLn and IICWHn registers on slave side (The fractional parts of all setting values are truncated.)
 - When the fast mode

IICWLn = 1.3
$$\mu$$
s × fMCK
IICWHn = (1.2 μ s – tR – tF) × fMCK

• When the normal mode

IICWLn = 4.7
$$\mu$$
s × fMCK
IICWHn = (5.3 μ s – tR – tF) × fMCK

• When the fast mode plus

IICWLn = 0.50
$$\mu$$
s × fMCK IICWHn = (0.50 μ s – tR – tF) × fMCK

(Cautions and remarks are listed on the next page.)

Caution 1.The maximum operating frequency of the IICA operating clock (fMCK) is 20 MHz (Max.).

Only when fcLK exceeds 20 MHz, set bit 0 (PRSn) of IICA control register n1 (IICCTLn1) to 1.

Caution 2. Note the minimum fCLK operating frequency when setting the transfer clock.

The minimum fCLK operating frequency for serial interface IICA is determined according to the mode.

Fast mode: fclk = 3.5 MHz (min.)
Fast mode plus: fclk = 10 MHz (min.)
Normal mode: fclk = 1 MHz (min.)

Remark 1. Calculate the rise time (tR) and fall time (tF) of the SDAAn and SCLAn signals separately, because they differ depending on the pull-up resistance and wire load.

Remark 2. IICWLn: IICA low-level width setting register n

IICWHn: IICA high-level width setting register n tF: SDAAn and SCLAn signal falling times tR: SDAAn and SCLAn signal rising times

fMCK: IICA operating clock frequency

fCLK: CPU/peripheral hardware clock frequency

18.5 I²C Bus Definitions and Control Methods

The following section describes the I^2C bus's serial data communication format and the signals used by the I^2C bus. Figure 18 - 20 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the I^2C bus's serial data bus.

SCLAn 1-7 8 9 1-8 9 1-8 9 SDAAn SDAAn Ack Data Ack Step condition

Figure 18 - 20 I²C Bus Serial Data Transfer Timing

The master device generates the start condition, slave address, and stop condition.

The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCLAn) is continuously output by the master device. However, in the slave device, the SCLAn pin low level period can be extended and a clock stretch can be inserted.

18.5.1 Start conditions

A start condition is met when the SCLAn pin is at high level and the SDAAn pin changes from high level to low level. The start conditions for the SCLAn pin and SDAAn pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.




Figure 18 - 21 Start Conditions

A start condition is output when bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set (1) after a stop condition has been detected (SPDn: Bit 0 of the IICA status register n (IICSn) = 1). When a start condition is detected, bit 1 (STDn) of the IICSn register is set (1).




18.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register n (SVAn). If the address data matches the SVAn register values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 18 - 22 Address



Note INTIICAn is not issued if data other than a local address or extension code is received during slave device operation.

Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in **18.5.3 Transfer direction specification** are written to the IICA shift register n (IICAn). The received addresses are written to the IICAn register.


The slave address is assigned to the higher 7 bits of the IICAn register.

18.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.

Figure 18 - 23 Transfer Direction Specification



Note INTIICAn is not issued if data other than a local address or extension code is received during slave device operation.



18.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives ACK after transmitting 8-bit data. When ACK is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether ACK has been detected can be checked by using bit 2 (ACKDn) of the IICA status register n (IICSn).


When the master receives the last data item, it does not return ACK and instead generates a stop condition. If a slave does not return ACK after receiving data, the master outputs a stop condition or restart condition and stops transmission. If ACK is not returned, the possible causes are as follows.

- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDAAn line low at the ninth clock (indicating normal reception). Automatic generation of ACK is enabled by setting bit 2 (ACKEn) of IICA control register n0 (IICCTLn0) to 1. Bit 3 (TRCn) of the IICSn register is set by the data of the eighth bit that follows 7-bit address information. Usually, set the ACKEn bit to 1 for reception (TRCn = 0).

If a slave can receive no more data during reception (TRCn = 0) or does not require the next data item, then the slave must inform the master, by clearing the ACKEn bit to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRCn = 0), it must clear the ACKEn bit to 0 so that ACK is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).



When the local address is received, ACK is automatically generated, regardless of the value of the ACKEn bit. When an address other than that of the local address is received, ACK is not generated (NACK).

When an extension code is received, ACK is generated if the ACKEn bit is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the clock stretch timing.

- When 8-clock clock stretch state is selected (bit 3 (WTIMn) of IICCTLn0 register = 0):
 By setting the ACKEn bit to 1 before releasing the clock stretch state, ACK is generated at the falling edge of the eighth clock of the SCLAn pin.
- When 9-clock clock stretch state is selected (bit 3 (WTIMn) of IICCTLn0 register = 1): ACK is generated by setting the ACKEn bit to 1 in advance.




18.5.5 Stop condition

When the SCLAn pin is at high level, changing the SDAAn pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 18 - 25 Stop Condition



A stop condition is generated when bit 0 (SPTn) of IICA control register n0 (IICCTLn0) is set to 1. When the stop condition is detected, bit 0 (SPDn) of the IICA status register n (IICSn) is set to 1 and INTIICAn is generated when bit 4 (SPIEn) of the IICCTLn0 register is set to 1.


18.5.6 Clock Stretch

The clock stretch is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a clock stretch state).

Setting the SCLAn pin to low level notifies the communication partner of the clock stretch state. When clock stretch state has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 18 - 26 Clock Stretch (1/2)


(1) When master device has a nine-clock clock stretch and slave device has an eight-clock clock stretch (master transmits, slave receives, and ACKEn = 1)



 $\textbf{Remark} \qquad n=0$

Figure 18 - 27 Clock Stretch (2/2)

(2) When master and slave devices both have a nine-clock clock stretch (master transmits, slave receives, and ACKEn = 1)



Remark ACKEn: Bit 2 of IICA control register n0 (IICCTLn0)
WRELn: Bit 5 of IICA control register n0 (IICCTLn0)

A clock stretch may be automatically generated depending on the setting of bit 3 (WTIMn) of IICA control register no (IICCTLno).

Normally, the receiving side cancels the clock stretch state when bit 5 (WRELn) of the IICCTLn0 register is set to 1 or when FFH is written to the IICA shift register n (IICAn), and the transmitting side cancels the clock stretch state when data is written to the IICAn register.

The master device can also cancel the clock stretch state via either of the following methods.

- By setting bit 1 (STTn) of the IICCTLn0 register to 1
- By setting bit 0 (SPTn) of the IICCTLn0 register to 1

18.5.7 Canceling clock stretch

The I²C usually cancels a clock stretch state by the following processing.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling clock stretch)
- Setting bit 1 (STTn) of the IICCTLn0 register (generating start condition) Note
- Setting bit 0 (SPTn) of the IICCTLn0 register (generating stop condition) Note

Note Master only

When the above clock stretch canceling processing is executed, the I²C cancels the clock stretch state and communication is resumed.

To cancel a clock stretch state and transmit data (including addresses), write the data to the IICAn register.

To receive data after canceling a clock stretch state, or to complete data transmission, set bit 5 (WRELn) of the IICCTLn0 register to 1.

To generate a restart condition after canceling a clock stretch state, set bit 1 (STTn) of the IICCTLn0 register to 1. To generate a stop condition after canceling a clock stretch state, set bit 0 (SPTn) of the IICCTLn0 register to 1.

Execute the canceling processing only once for one clock stretch state.

If, for example, data is written to the IICAn register after canceling a clock stretch state by setting the WRELn bit to 1, an incorrect value may be output to SDAAn line because the timing for changing the SDAAn line conflicts with the timing for writing the IICAn register.

In addition to the above, communication is stopped if the IICEn bit is cleared to 0 when communication has been aborted, so that the clock stretch state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LRELn) of the IICCTLn0 register, so that the clock stretch state can be canceled.

Caution If a processing to cancel a clock stretch state is executed when WUPn = 1, the clock stretch state will not be canceled.



18.5.8 Interrupt request (INTIICAn) generation timing and clock stretch control

The setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0) determines the timing by which INTIICAn is generated and the corresponding clock stretch control, as shown in Table 18 - 2.

Table 18 - 2 INTIICAn Generation Timing and Clock Stretch Control

WTIMn	During Slave Device Operation			During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9 Notes 1, 2	8 Note 2	8 Note 2	9	8	8	
1	9 Notes 1, 2	g Note 2	g Note 2	9	9	9	

Note 1. The slave device's INTIICAn signal and clock stretch period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register n (SVAn).

At this point, ACK is generated regardless of the value set to the IICCTLn0 register's bit 2 (ACKEn). For a slave device that has received an extension code, INTIICAn occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICAn is generated at the falling edge of the 9th clock, but clock stretch does not occur.

Note 2. If the received address does not match the contents of the slave address register n (SVAn) and extension code is not received, neither INTIICAn nor a clock stretch occurs.

Remark The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and clock stretch control are both synchronized with the falling edge of these clock signals.

- (1) During address transmission/reception
 - Slave device operation: Interrupt and clock stretch timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIMn bit.
 - Master device operation: Interrupt and clock stretch timing occur at the falling edge of the ninth clock regardless of the WTIMn bit.
- (2) During data reception
 - Master/slave device operation: Interrupt and clock stretch timing are determined according to the WTIMn bit.
- (3) During data transmission
 - Master/slave device operation: Interrupt and clock stretch timing are determined according to the WTIMn bit.



(4) Clock stretch cancellation method

The four clock stretch cancellation methods are as follows.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling clock stretch)
- Setting bit 1 (STTn) of IICCTLn0 register (generating start condition) Note
- Setting bit 0 (SPTn) of IICCTLn0 register (generating stop condition) Note

Note Master only.

When an 8-clock clock stretch has been selected (WTIMn = 0), the presence/absence of ACK generation must be determined prior to clock stretch cancellation.

(5) Stop condition detection

INTIICAn is generated when a stop condition is detected (only when SPIEn = 1).

18.5.9 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIICAn) occurs when the address set to the slave address register n (SVAn) matches the slave address sent by the master device, or when an extension code has been received.

18.5.10 Error detection

In I²C bus mode, the status of the serial data bus (SDAAn) during data transmission is captured by the IICA shift register n (IICAn) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.



18.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXCn) is set to 1 for extension code reception and an interrupt request (INTIICAn) is issued at the falling edge of the eighth clock. The local address stored in the slave address register n (SVAn) is not affected.
- (2) The settings below are specified if 11110xx0 is transferred from the master by using a 10-bit address transfer when the SVAn register is set to 11110xx0. Note that INTIICAn occurs at the falling edge of the eighth clock.

Higher four bits of data match: EXCn = 1
Seven bits of data match: COIn = 1

Remark EXCn: Bit 5 of IICA status register n (IICSn)
COIn: Bit 4 of IICA status register n (IICSn)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 to set the standby mode for the next communication operation.

Table 18 - 3 Bit Definitions of Major Extension Codes

Slave Address	R/W Bit	Description		
0000 000	0	General call address		
1111 0xx	0	10-bit slave address specification (during address authentication)		
1111 0xx	1	10-bit slave address specification (after address match, when read command is issued)		

Remark 1. See the I²C bus specifications issued by NXP Semiconductors for details of extension codes other than those described above.

18.5.12 Arbitration

When several master devices simultaneously generate a start condition (when the STTn bit is set to 1 before the STDn bit is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALDn) in the IICA status register n (IICSn) is set (1) via the timing by which the arbitration loss occurred, and the SCLAn and SDAAn lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALDn = 1 setting that has been made by software.

For details of interrupt request timing, see 18.5.8 Interrupt request (INTIICAn) generation timing and clock stretch control.

Remark STDn: Bit 1 of IICA status register n (IICSn)

STTn: Bit 1 of IICA control register n0 (IICCTLn0)




Figure 18 - 28 Arbitration Timing Example



Table 18 - 4 Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock
Read/write data after address transmission	following byte transfer Note 1
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIEn = 1) Note 2
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer Note 1
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIEn = 1) Note 2
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock
When SCLAn is at low level while attempting to generate a restart condition	following byte transfer Note 1

Note 1. When the WTIMn bit (bit 3 of IICA control register n0 (IICCTLn0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIMn = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.

Note 2. When there is a chance that arbitration will occur, set SPIEn = 1 for master device operation.

Remark 1. SPIEn: Bit 4 of IICA control register n0 (IICCTLn0)

18.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICAn) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICAn signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

To use the wakeup function in the STOP mode, set the WUPn bit to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICAn) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUPn bit after this interrupt has been generated.

Figure 18 - 29 shows the flow for setting WUPn = 1 and Figure 18 - 30 shows the flow for setting WUPn = 0 upon an address match.




Figure 18 - 29 Flow When Setting WUPn = 1

 $\textbf{Remark} \qquad n=0$

Yes

WuPn = 0

Wait

Waits for 5 clock cycles of fmck.

Figure 18 - 30 Flow When Setting WUPn = 0 upon Address Match (Including Extension Code Reception)

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

Use the following flows to perform the processing to release the STOP mode other than by an interrupt request (INTIICAn) generated from serial interface IICA.

- When operating as the master device for the next IIC communication: Flow shown in Figure 18 31
- When operating as a slave device for the next IIC communication:

When the INTIICAn interrupt is used to return from the mode:

Same as the flow in Figure 18 - 30

When an interrupt other than the INTIICAn interrupt is used to return from the mode:

Continue operation while WUPn = 1 until an INTIICAn interrupt is generated.

START SPIEn = 1 WUPn = 1Wait Wait for 3 clock cycles of fmck. STOP instruction STOP mode state Releasing STOP mode Releases STOP mode by an interrupt other than INTIICAn. WUPn = 0No INTIICAn = 1? Yes Generates a STOP condition or selects as a slave device. Reading IICSn

Figure 18 - 31 When Operating as Master Device after Releasing STOP Mode other than by INTIICAn

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

18.5.14 Communication reservation

- (1) When communication reservation function is enabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 0) To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.
 - When arbitration results in neither master nor slave operation
 - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 and saving communication).

If bit 1 (STTn) of the IICCTLn0 register is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait state is set.

If an address is written to the IICA shift register n (IICAn) after bit 4 (SPIEn) of the IICCTLn0 register was set to 1, and it was detected by generation of an interrupt request signal (INTIICAn) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to the IICAn register before the stop condition is detected is invalid.

When the STTn bit has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released......a start condition is generated
- If the bus has not been released (standby mode)......communication reservation

Check whether the communication reservation operates or not by using the MSTSn bit (bit 7 of the IICA status register n (IICSn)) after the STTn bit is set to 1 and the wait time elapses.

Use software to secure the wait time calculated by the following expression.

Wait time from setting STTn = 1 to checking the MSTSn flag: (IICWLn setting value + IICWHn setting value + 4)/fMCK + $tF \times 2$

Remark 1. IICWLn: IICA low-level width setting register n

IICWHn: IICA high-level width setting register n tF: SDAAn and SCLAn signal falling times


fMCK: IICA operating clock frequency

Remark 2. n = 0



Figure 18 - 32 shows the Communication Reservation Timing.

Figure 18 - 32 Communication Reservation Timing



Generate by master device with bus mastership

Remark IICAn: IICA shift register n

STTn: Bit 1 of IICA control register n0 (IICCTLn0)
STDn: Bit 1 of IICA status register n (IICSn)
SPDn: Bit 0 of IICA status register n (IICSn)

Communication reservations are accepted via the timing shown in Figure 18 - 33. After bit 1 (STDn) of the IICA status register n (IICSn) is set to 1, a communication reservation can be made by setting bit 1 (STTn) of IICA control register n0 (IICCTLn0) to 1 before a stop condition is detected.

Figure 18 - 33 Timing for Accepting Communication Reservations




Figure 18 - 34 shows the Communication Reservation Protocol.

DI SET1 STTn Sets STTn flag (communication reservation) Defines that communication reservation is in effect Define communication reservation (defines and sets user flag to any part of RAM) Secures wait time Note 1 by software. Wait (Communication reservation) Note 2 MSTSn = 0? Confirmation of communication reservation No (Generate start condition) Cancel communication Clear user flag reservation MOV IICAn, #xxH IICAn write operation ΕI

Figure 18 - 34 Communication Reservation Protocol

Note 1. The wait time is calculated as follows.

(IICWLn setting value + IICWHn setting value + 4)/fMCK + tF \times 2

Note 2. The communication reservation operation executes a write to the IICA shift register n (IICAn) when a stop condition interrupt request occurs.

Remark 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)

MSTSn: Bit 7 of IICA status register n (IICSn)

IICAn: IICA shift register n

IICWLn: IICA low-level width setting register n
IICWHn: IICA high-level width setting register n
tF: SDAAn and SCLAn signal falling times

fMCK: IICA operating clock frequency

Remark 2. n = 0

- (2) When communication reservation function is disabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 1) When bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.
 - When arbitration results in neither master nor slave operation
 - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of the IICCTLn0 register to 1 and saving communication)

To confirm whether the start condition was generated or request was rejected, check STCFn (bit 7 of the IICFn register). It takes up to 5 clock cycles of fMCK until the STCFn bit is set to 1 after setting STTn = 1. Therefore, secure the time by software.



18.5.15 Cautions

(1) When STCENn = 0

Immediately after I^2C operation is enabled (IICEn = 1), the bus communication status (IICBSYn = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register n1 (IICCTLn1).
- <2> Set bit 7 (IICEn) of IICA control register n0 (IICCTLn0) to 1.
- <3> Set bit 0 (SPTn) of the IICCTLn0 register to 1.

(2) When STCENn = 1

Immediately after I^2C operation is enabled (IICEn = 1), the bus released status (IICBSYn = 0) is recognized regardless of the actual bus status. To generate the first start condition (STTn = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If I²C operation is enabled and the device participates in communication already in progress when the SDAAn pin is low and the SCLAn pin is high, the macro of I²C recognizes that the SDAAn pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, ACK is returned, but this interferes with other I²C communications. To avoid this, start I²C in the following sequence.

- <1> Clear bit 4 (SPIEn) of the IICCTLn0 register to 0 to disable generation of an interrupt request signal (INTIICAn) when the stop condition is detected.
- <2> Set bit 7 (IICEn) of the IICCTLn0 register to 1 to enable the operation of I2C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LRELn) of the IICCTLn0 register to 1 before ACK is returned (4 to 72 clock cycles of fMCK after setting the IICEn bit to 1), to forcibly disable detection.
- (4) Setting the STTn and SPTn bits (bits 1 and 0 of the IICCTLn0 register) again after they are set and before they are cleared to 0 is prohibited.
- (5) When transmission is reserved, set the SPIEn bit (bit 4 of the IICCTLn0 register) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to the IICA shift register n (IICAn) after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set the SPIEn bit to 1 when the MSTSn bit (bit 7 of the IICA status register n (IICSn)) is detected by software.



18.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the RL78/L1A as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the RL78/L1A takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the RL78/L1A looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the RL78/L1A is used as the I²C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICAn interrupt occurrence (communication waiting). When an INTIICAn interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed.



(1) Master operation in single master system

Setting the PER0 register Releases the serial interface IICAn from the reset state and starts clock supply. Initializing I2C bus etting of the port used alternatively as the pin to be used Setting port First, set the port to input mode and the output latch to 0 (see 18.3.8 Port mode register 6 (PM6)) $\mathsf{IICWLn}, \, \mathsf{IICWHn} \leftarrow \mathsf{XXH}$ $SVAn \leftarrow XXH$ Sets a local address IICEn ← 0XH Sets a start condition ng STCENn, IICRSVn = 0 Setting IICCTLn1 IICCTLn0 ← 0XX111XXB ACKEn = WTIMn = SPIEn = 1 nitial IICCTLn0 ← 1XX111XXB IICEn = 1 Set the port from input mode to output mode and enable the output of the I2C bus Setting port (see 18.3.8 Port mode register 6 (PM6)). STCENn = 1? ľΝc Prepares for starting communication (generates a stop condition). INTIICAn errupt occurs? Waits for detection of the stop condition Yes STTn = 1 Starts communication Writing IICAn (specifies an address and transfer direction) INTIICAn Waits for detection of acknowledge ACKEn = 1 Yes WRELn = 1 TRCn = 1? Communication processing INTIICAn No errupt occurs? Yes Reading IICAn INTIICAn No Waits for data transmission Yes End of transfer? ACKDn = 1? T Yes ACKEn = 0 Yes End of transfer WTIMn = 1 Yes WRELn = 1 Restart? INTIICAn errupt occurs? No SPTn = 1 Waits for detection of acknowledge END

Figure 18 - 35 Master Operation in Single-Master System


Note Release (SCLAn and SDAAn pins = high level) the I²C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDAAn pin, for example, set the SCLAn pin in the output port mode, and output a clock pulse from the output port until the SDAAn pin is constantly at high level.

Remark 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

Remark 2. n = 0

(2) Master operation in multimaster system

Figure 18 - 36 Master Operation in Multi-Master System (1/3)




Note Confirm that the bus is released (CLDn bit = 1, DADn bit = 1) for a specific period (for example, for a period of one frame).

If the SDAAn pin is constantly at low level, decide whether to release the I²C bus (SCLAn and SDAAn pins = high level) in conformance with the specifications of the product that is communicating.

A` Enables reserving communication. Prepares for starting communication STTn = 1 (generates a start condition). Secure wait time Note by software. Wait Communication processing MSTSn = 1? Yes **INTIICAn** No interrupt occurs? Waits for bus release (communication being reserved). Yes EXCn = 1 or COIn = Wait state after stop condition was detected and start condition Yes was generated by the communication reservation function. Slave operation

Figure 18 - 37 Master Operation in Multi-Master System (2/3)

Note The wait time is calculated as follows. (IICWLn setting value + IICWHn setting value + 4) \times f_{MCK} + tF \times 2



Remark 1. IICWLn: IICA low-level width setting register n IICWHn: IICA high-level width setting register n

tF: SDAAn and SCLAn signal falling times fMCK: IICA operating clock frequency

Remark 2. n = 0




Figure 18 - 38 Master Operation in Multi-Master System (3/3)

- Remark 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats
- **Remark 2.** To use the device as a master in a multi-master system, read the MSTSn bit each time interrupt INTIICAn has occurred to check the arbitration result.
- Remark 3. To use the device as a slave in a multi-master system, check the status by using the IICA status register n (IICSn) and IICA flag register n (IICFn) each time interrupt INTIICAn has occurred, and determine the processing to be performed next.


Remark 4. n = 0

(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICAn interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICAn interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICAn.

<1> Communication mode flag

This flag indicates the following two communication statuses.

•Clear mode: Status in which data communication is not performed

•Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICAn interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag

This flag indicates the direction of communication. Its value is the same as the TRCn bit.



The main processing of the slave operation is explained next.

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed, ACK is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.




Figure 18 - 39 Slave Operation Flowchart (1)

Remark 1. Conform to the specifications of the product that is in communication, regarding the transmission and reception formats. **Remark 2.** n = 0

An example of the processing procedure of the slave with the INTIICAn interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICAn interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 18 - 40 Slave Operation Flowchart (2).




Figure 18 - 40 Slave Operation Flowchart (2)

18.5.17 Timing of I²C interrupt request (INTIICAn) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICAn, and the value of the IICA status register n (IICSn) when the INTIICAn signal is generated are shown below.

Remark 1. ST: Start condition

AD6 to AD0: Address

 R/\overline{W} : Transfer direction specification

ACK: Acknowledge


D7 to D0: Data

SP: Stop condition

Remark 2. n = 0



- (1) Master device operation
 - (a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)
 - (i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B

▲3: IICSn = 1000×000B (Sets the WTIMn bit to 1) Note

▲4: IICSn = 1000xx00B (Sets the SPTn bit to 1)

△5: IICSn = 00000001B


Note To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

x: Don't care

(ii) When WTIMn = 1



▲2: IICSn = 1000×100B

 \blacktriangle 3: IICSn = 1000××00B (Sets the SPTn bit to 1)


∆4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

x: Don't care

- (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)
 - (i) When WTIMn = 0




- ▲1: IICSn = 1000×110B
- \triangle 2: IICSn = 1000×000B (Sets the WTIMn bit to 1) Note 1
- \blacktriangle 3: IICSn = 1000xx00B (Clears the WTIMn bit to 0 Note 2, sets the STTn bit to 1)
- ▲4: IICSn = 1000×110B
- ▲5: IICSn = 1000×000B (Sets the WTIMn bit to 1) Note 3
- ▲6: IICSn = 1000××00B (Sets the SPTn bit to 1)
- △7: IICSn = 00000001B
- **Note 1.** To generate a start condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.
- **Note 2.** Clear the WTIMn bit to 0 to restore the original setting.
- **Note 3.** To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.
- **Remark** ▲: Always generated
 - \triangle : Generated only when SPIEn = 1
 - x : Don't care
 - (ii) When WTIMn = 1



- ▲1: IICSn = 1000×110B
- ▲2: IICSn = 1000××00B (Sets the STTn bit to 1)
- ▲3: IICSn = 1000×110B
- ▲4: IICSn = 1000××00B (Sets the SPTn bit to 1)
- △5: IICSn = 00000001B
- Remark ▲: Always generated
 - \triangle : Generated only when SPIEn = 1
 - x : Don't care

- (c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)
 - (i) When WTIMn = 0



▲1: IICSn = 1010×110B

▲2: IICSn = 1010×000B

▲3: IICSn = 1010×000B (Sets the WTIMn bit to 1) Note

▲4: IICSn = 1010xx00B (Sets the SPTn bit to 1)

△5: IICSn = 00000001B


Note To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

x : Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1010×110B

▲2: IICSn = 1010×100B

 \blacktriangle 3: IICSn = 1010xx00B (Sets the SPTn bit to 1)


∆4: IICSn = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIEn = 1

x : Don't care


- (2) Slave device operation (slave address data reception)
 - (a) Start ~ Address ~ Data ~ Data ~ Stop
 - (i) When WTIMn = 0




(ii) When WTIMn = 1




- (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
 - (i) When WTIMn = 0 (after restart, matches with SVAn)




(ii) When WTIMn = 1 (after restart, matches with SVAn)




- (c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop
 - (i) When WTIMn = 0 (after restart, does not match address (= extension code))




(ii) When WTIMn = 1 (after restart, does not match address (= extension code))



- (d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
 - (i) When WTIMn = 0 (after restart, does not match address (= not extension code))




(ii) When WTIMn = 1 (after restart, does not match address (= not extension code))




- (3) Slave device operation (when receiving extension code)
 The device is always participating in communication when it receives an extension code.
 - (a) Start ~ Code ~ Data ~ Data ~ Stop
 - (i) When WTIMn = 0

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP	
			4	1	▲ 2		▲ 3		
▲1: IICSn = 0010×010B									
▲2: IICSn = 0010×000B									
▲ 3	▲3: IICSn = 0010×000B								
∆4	1: IICSn = 0000	0001B							
Re	mark ▲: Alv	ways ge	enerate	ed					
\triangle : Generated only when SPIEn = 1									
x : Don't care									


(ii) When WTIMn = 1




- (b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
 - (i) When WTIMn = 0 (after restart, matches SVAn)




(ii) When WTIMn = 1 (after restart, matches SVAn)




- (c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop
 - (i) When WTIMn = 0 (after restart, extension code reception)




(ii) When WTIMn = 1 (after restart, extension code reception)



- (d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
 - (i) When WTIMn = 0 (after restart, does not match address (= not extension code))




(ii) When WTIMn = 1 (after restart, does not match address (= not extension code))




- (4) Operation without communication
 - (a) Start ~ Code ~ Data ~ Data ~ Stop

		•		•				•	•
ST	AD6 to	AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
									4
△1: IICSn = 00000001B									
Re	Remark △: Generated only when SPIEn = 1								


- (5) Arbitration loss operation (operation as slave after arbitration loss)
 When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.
 - (a) When arbitration loss occurs during transmission of slave address data
 - (i) When WTIMn = 0




(ii) When WTIMn = 1




- (b) When arbitration loss occurs during transmission of extension code
 - (i) When WTIMn = 0




(ii) When WTIMn = 1




- (6) Operation when arbitration loss occurs (no communication after arbitration loss)
 When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.
 - (a) When arbitration loss occurs during transmission of slave address data (when WTIMn = 1)




(b) When arbitration loss occurs during transmission of extension code




- (c) When arbitration loss occurs during transmission of data
 - (i) When WTIMn = 0




(ii) When WTIMn = 1




- (d) When loss occurs due to restart condition during data transfer
- (i) Not extension code (Example: unmatches with SVAn)



(ii) Extension code



(e) When loss occurs due to stop condition during data transfer



- (f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition
 - (i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)

▲3: IICSn = 1000×100B (Clears the WTIMn bit to 0)

▲4: IICSn = 01000000B


△5: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

x : Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

 \blacktriangle 2: IICSn = 1000×100B (Sets the STTn bit to 1)

▲3: IICSn = 01000100B


∆4: IICSn = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIEn = 1

x : Don't care

- (g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
 - (i) When WTIMn = 0




- ▲1: IICSn = 1000×110B
- ▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)
- ▲3: IICSn = 1000××00B (Sets the STTn bit to 1)
- △4: IICSn = 01000001B
- **Remark** ▲: Always generated
 - \triangle : Generated only when SPIEn = 1
 - x: Don't care
 - (ii) When WTIMn = 1



- ▲1: IICSn = 1000×110B
- ▲2: IICSn = 1000××00B (Sets the STTn bit to 1)
- △3: IICSn = 01000001B
- **Remark** ▲: Always generated
 - \triangle : Generated only when SPIEn = 1
 - x : Don't care

- (h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition
 - (i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)

 \blacktriangle 3: IICSn = 1000×100B (Clears the WTIMn bit to 0)

▲4: IICSn = 01000100B


△5: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

x: Don't care

(ii) When WTIMn = 1



 Δ 2: IICSn = 1000×100B (Sets the SPTn bit to 1)

▲3: IICSn = 01000100B

△4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

x : Don't care

18.6 Timing Charts

When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRCn bit (bit 3 of the IICA status register n (IICSn)), which specifies the data transfer direction, and then starts serial communication with the slave device. Figures 18 - 41 to 18 - 47 show timing charts of the data communication.


The IICA shift register n (IICAn)'s shift operation is synchronized with the falling edge of the serial clock (SCLAn). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAAn pin.

Data input via the SDAAn pin is captured into IICAn at the rising edge of SCLAn.



Figure 18 - 41 Example of Master to Slave Communication
(When 9-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (1/4)

(1) Start condition ~ address ~ data



- Note 1. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a master device.
- Note 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- Note 3. For releasing clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.



The meanings of <1> to <6> in (1) Start condition ~ address ~ data in Figure 18 - 41 are explained below.

- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 changes SDAAn from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match) Note.
- <5> The master device writes the data to transmit to the IICAn register and releases the clock stretch status that it set by the master device.
- <6> If the slave device releases the clock stretch status (WRELn = 1), the master device starts transferring data to the slave device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.


Remark 1. <1> to <15> in Figures 18 - 41 to 18 - 43 represent the entire procedure for communicating data using the I²C bus. Figure 18 - 41 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 18 - 42 (3) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 18 - 43 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Remark 2. n = 0



Figure 18 - 42 Example of Master to Slave Communication (When 9-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (2/4)

(3) Address ~ data ~ data



Note 1. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a master device.

Note 2. For releasing clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.

The meanings of <3> to <10> in (3) Address ~ data ~ data in Figure 18 - 42 are explained below.


- <3> In the slave device if the address received matches the address (SVAn value) of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match) Note.
- <5> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch status that it set by the master device.
- <6> If the slave device releases the clock stretch status (WRELn = 1), the master device starts transferring data to the slave device.
- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICAn register and releases the clock stretch status that it set by the master device.
- <10>The slave device reads the received data and releases the clock stretch status (WRELn = 1). The master device then starts transferring data to the slave device.
- Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark 1. <1> to <15> in Figures 18 41 to 18 43 represent the entire procedure for communicating data using the I²C bus. Figure 18 41 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 18 42 (3) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 18 43 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Remark 2. n = 0



Figure 18 - 43 Example of Master to Slave Communication
(When 9-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (3/4)

(3) Data ~ data ~ stop condition



- Note 1. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a master device.
- Note 2. Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- **Note 3.** For releasing clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit. **Remark** n = 0



The meanings of <7> to <15> in (3) Data ~ data ~ stop condition in Figure 18 - 43 are explained below.


- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch status that it set by the master device.
- <10>The slave device reads the received data and releases the clock stretch status (WRELn = 1). The master device then starts transferring data to the slave device.
- <11>When data transfer is complete, the slave device (ACKEn =1) sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <12>The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <13>The slave device reads the received data and releases the clock stretch status (WRELn = 1).
- <14> By the master device setting a stop condition trigger (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the bus clock line is set (SCLAn = 1). After the stop condition setup time has elapsed, by setting the bus data line (SDAAn = 1), the stop condition is then generated (i.e. SCLAn = 1 changes SDAAn from 0 to 1).
- <15> When a stop condition is generated, the slave device detects the stop condition and issues an interrupt (INTIICAn: stop condition).
- Remark 1. <1> to <15> in Figures 18 41 to 18 43 represent the entire procedure for communicating data using the I²C bus. Figure 18 41 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 18 42 (3) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 18 43 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Remark 2. n = 0



Figure 18 - 44 Example of Master to Slave Communication
(When 9-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (4/4)

(3) Data ~ restart condition ~ address



Note 1. Make sure that the time between the rise of the SCLAn pin signal and the generation of the start condition after a restart condition has been issued is at least 4.7 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.


The following describes the operations in Figure 18 - 44 (3) Data ~ restart condition ~ address. After the operations in steps <7> and <8>, the operations in steps <i> to <iii> are performed. These steps return the processing to step <iii>, the data transmission step.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <i><i> The slave device reads the received data and releases the clock stretch status (WRELn = 1).</ti>
- <ii> The start condition trigger is set again by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 changes SDAAn from 1 to 0) is generated once the bus clock line goes high (SCLAn = 1) and the bus data line goes low (SDAAn = 0) after the restart condition setup time has elapsed. When the start condition is subsequently detected, the master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <iii> The master device writing the address + R/W (transmission) to the IICA shift register (IICAn) enables the slave address to be transmitted.



Figure 18 - 45 Example of Slave to Master Communication
(When 8-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (1/3)

(1) Start condition ~ address ~ data



- Note 1. For releasing clock stretch state during reception of a master device, write "FFH" to IICAn or set the WRELn bit.
- Note 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- Note 3. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a slave device.



The meanings of <1> to <7> in (1) Start condition ~ address ~ data in Figure 18 - 45 are explained below.


- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn =1 changes SDAAn from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + R (reception) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match) Note.
- <5> The timing at which the master device sets the clock stretch status changes to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICAn register and releases the clock stretch status that it set by the slave device.
- <7> The master device releases the clock stretch status (WRELn = 1) and starts transferring data from the slave device to the master device.
- Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark 1. <1> to <19> in Figures 18 45 to 18 47 represent the entire procedure for communicating data using the I²C bus. Figure 18 45 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 18 46 (3) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 18 47 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Remark 2. n = 0



Figure 18 - 46 Example of Slave to Master Communication (When 8-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (2/3)

(3) Address ~ data ~ data



Note 1. For releasing clock stretch state during reception of a master device, write "FFH" to IICAn or set the WRELn bit.

Note 2. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a slave device.

The meanings of <3> to <12> in (3) Address ~ data ~ data in Figure 18 - 46 are explained below.


- <3> In the slave device if the address received matches the address (SVAn value) of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match) Note.
- <5> The master device changes the timing of the clock stretch status to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch status that it set by the slave device.
- <7> The master device releases the clock stretch status (WRELn = 1) and starts transferring data from the slave device to the master device.
- <8> The master device sets a clock stretch status (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 1 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch status (WRELn = 1).
- <10>The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11>The slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12>By the slave device writing the data to transmit to the IICAn register, the clock stretch status set by the slave device is released. The slave device then starts transferring data to the master device.
- Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark 1. <1> to <19> in Figures 18 45 to 18 47 represent the entire procedure for communicating data using the I²C bus. Figure 18 45 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 18 46 (3) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 18 47 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Remark 2. n = 0



Figure 18 - 47 Example of Slave to Master Communication
(When 8-Clock and 9-Clock Clock Stretch Is Selected for Master, 9-Clock Clock Stretch Is Selected for Slave) (3/3)

(3) Data ~ data ~ stop condition



- Note 1. To cancel a clock stretch state, write "FFH" to IICAn or set the WRELn bit.
- Note 2. Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- **Note 3.** Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a slave device.
- **Note 4.** If a clock stretch state during transmission by a slave device is canceled by setting the WRELn bit, the TRCn bit will be cleared.



The meanings of <8> to <19> in (3) Data ~ data ~ stop condition in Figure 18 - 47 are explained below.

- <8> The master device sets a clock stretch status (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 0 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch status (WRELn = 1).
- <10>The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11>The slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12>By the slave device writing the data to transmit to the IICA register, the clock stretch status set by the slave device is released. The slave device then starts transferring data to the master device.
- <13>The master device issues an interrupt (INTIICAn: end of transfer) at the falling edge of the 8th clock, and sets a clock stretch status (SCLAn = 0). Because ACK control (ACKEn = 1) is performed, the bus data line is at the low level (SDAAn = 0) at this stage.
- <14>The master device sets NACK as the response (ACKEn = 0) and changes the timing at which it sets the clock stretch status to the 9th clock stretch (WTIMn = 1).
- <15>If the master device releases the clock stretch status (WRELn = 1), the slave device detects the NACK (ACKDn = 0) at the rising edge of the 9th clock stretch.
- <16>The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <17> When the master device issues a stop condition (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the master device releases the clock stretch status. The master device then waits until the bus clock line is set (SCLAn = 1).
- <18> The slave device acknowledges the NACK, halts transmission, and releases the clock stretch status (WRELn = 1) to end communication. Once the slave device releases the clock stretch status, the bus clock line is set (SCLAn = 1).
- <19> Once the master device recognizes that the bus clock line is set (SCLAn = 1) and after the stop condition setup time has elapsed, the master device sets the bus data line (SDAAn = 1) and issues a stop condition (i.e. SCLAn = 1 changes SDAAn from 0 to 1). The slave device detects the generated stop condition and slave device issue an interrupt (INTIICAn: stop condition).
- Remark 1. <1> to <19> in Figures 18 45 to 18 47 represent the entire procedure for communicating data using the I²C bus. Figure 18 45 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 18 46 (3) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 18 47 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Remark 2. n = 0



CHAPTER 19 LCD CONTROLLER/DRIVER

The number of LCD display function pins of the RL78/L1A differs depending on the product. The following table shows the number of pins of each product.

Table 19 - 1 Number of LCD Display Function Pins of Each Product

Item		RL78/L1A															
		80 pins (R5F11MM)								100 pins (R5F11MP)							
Number of LCD ou	tput pins	Segment signal outputs: 32 (28) Note Common signal outputs: 8								Segment signal outputs: 45 (41) Note Common signal outputs: 8							
Multiplexed I/O port		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Segment	P0	SEG 40	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 40	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33
	P1	_		_	SEG 29	_	_	_	_	SEG 32	SEG 31	SEG 30	SEG 29	SEG 28	SEG 41	SEG 42	_
	P3	SEG 27	SEG 26	SEG 25	_	_	SEG 22	SEG 21	SEG 20	SEG 27	SEG 26	SEG 25	SEG 24	SEG 23	SEG 22	SEG 21	SEG 20
	P5	_	_	_	_	_	SEG 6	SEG 5	SEG 4	SEG 11	SEG 10	SEG 9	SEG 8	SEG 7	SEG 6	SEG 5	SEG 4
	P7	SEG 19	SEG 18	SEG 17	SEG 16	SEG 15	SEG 14	SEG 13	SEG 12	SEG 19	SEG 18	SEG 17	SEG 16	SEG 15	SEG 14	SEG 13	SEG 12
	P8	_	_	_	_	_	_	SEG 43	SEG 44	_	_	_	_	_	_	SEG 43	SEG 44
Alternate relationship between COM signal output pins and I/O pots		_							_								
Alternate relationship	COM4				SE	:G0				SEG0							
between COM signal output pins and LCD	COM5				SE	:G1				SEG1							
display function pins	COM6				SE	:G2							SE	:G2			
	COM7				SE	:G3							SE	:G3			

Note () indicates the number of signal output pins when 8 com is used.

19.1 Functions of LCD Controller/Driver

The functions of the LCD controller/driver in the RL78/L1A microcontrollers are as follows.

- (1) Waveform A or B selectable
- (2) The LCD driver voltage generator can switch internal voltage boosting method, capacitor split method, and external resistance division method.
- (3) Automatic output of segment and common signals based on automatic display data register read
- (4) The reference voltage to be generated when operating the voltage boost circuit can be selected from 16 steps (contrast adjustment).
- (5) LCD blinking is available



Tables 19 - 2 and 19 - 3 list the maximum number of pixels that can be displayed in each display mode.

Table 19 - 2 Maximum Number of Pixels (80-pin Products)

(a) 80-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels					
Waveform A	External resistance	_	Static	32 (32 segment signals, 1 common signal)					
	division	1/2	2	64 (32 segment signals, 2 common signals)					
			3	96 (32 segment signals, 3 common signals)					
		1/3	3						
			4	128 (32 segment signals, 4 common signals)					
			6	180 (30 segment signals, 6 common signals)					
			8	224 (28 segment signals, 8 common signals)					
		1/4	8						
	Internal voltage	1/3	3 96 (32 segment signals, 3 common signals						
	boosting		4	128 (32 segment signals, 4 common signals)					
			6	180 (30 segment signals, 6 common signals)					
			8	224 (28 segment signals, 8 common signals)					
		1/4	6	180 (30 segment signals, 6 common signals)					
			8	224 (28 segment signals, 8 common signals)					
	Capacitor split	1/3	3	96 (32 segment signals, 3 common signals)					
			4	128 (32 segment signals, 4 common signals)					
			6	180 (30 segment signals, 6 common signals)					
			8	224 (28 segment signals, 8 common signals)					
Waveform B	External resistance	1/3	3	96 (32 segment signals, 3 common signals)					
	division, internal		4	128 (32 segment signals, 4 common signals)					
	voltage boosting		6	180 (30 segment signals, 6 common signals)					
			8	224 (28 segment signals, 8 common signals)					
		1/4	8						
	Capacitor split	1/3	3	96 (32 segment signals, 3 common signals)					
			4	128 (32 segment signals, 4 common signals)					
			6	180 (30 segment signals, 6 common signals)					
			8	224 (28 segment signals, 8 common signals)					

Table 19 - 3 Maximum Number of Pixels (100-pin Products)

(b) 100-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels
Waveform A	External resistance	-	Static	45 (45 segment signals, 1 common signal)
	division	1/2	2	90 (45 segment signals, 2 common signals)
			3	135 (45 segment signals, 3 common signals)
		1/3	3	
			4	180 (45 segment signals, 4 common signals)
			6	258 (43 segment signals, 6 common signals)
			8	328 (41 segment signals, 8 common signals)
		1/4	8	
	Internal voltage	1/3	3	135 (45 segment signals, 3 common signals)
	boosting		4	180 (45 segment signals, 4 common signals)
			6	258 (43 segment signals, 6 common signals)
			8	328 (41 segment signals, 8 common signals)
		1/4	6	258 (43 segment signals, 6 common signals)
			8	328 (41 segment signals, 8 common signals)
	Capacitor split	1/3	3	135 (45 segment signals, 3 common signals)
			4	180 (45 segment signals, 4 common signals)
			6	258 (43 segment signals, 6 common signals)
			8	328 (41 segment signals, 8 common signals)
Waveform B	External resistance	1/3	3	135 (45 segment signals, 3 common signals)
	division, internal		4	180 (45 segment signals, 4 common signals)
	voltage boosting		6	258 (43 segment signals, 6 common signals)
			8	328 (41 segment signals, 8 common signals)
		1/4	8	
	Capacitor split	1/3	3	135 (45 segment signals, 3 common signals)
			4	180 (45 segment signals, 4 common signals)
			6	258 (43 segment signals, 6 common signals)
			8	328 (41 segment signals, 8 common signals)

19.2 Configuration of LCD Controller/Driver

The LCD controller/driver consists of the following hardware.

Table 19 - 4 Configuration of LCD Controller/Driver

Item	Configuration					
Control registers	LCD mode register 0 (LCDM0)					
	LCD mode register 1 (LCDM1)					
	Subsystem clock supply option control register (OSMC)					
LCD clock control register 0 (LCDC0)						
	LCD boost level control register (VLCD)					
	LCD input switch control register (ISCLCD)					
	LCD port function registers 0 to 5 (PFSEG0 to PFSEG5)					
	Port mode registers 0, 1, 3, 5, 7, 8 (PM0, PM1, PM3, PM5, PM7, PM8)					




Figure 19 - 1 Block Diagram of LCD Controller/Driver

19.3 Registers Controlling LCD Controller/Driver

The following ten registers are used to control the LCD controller/driver.

- LCD mode register 0 (LCDM0)
- LCD mode register 1 (LCDM1)
- Subsystem clock supply option control register (OSMC)
- LCD clock control register 0 (LCDC0)
- LCD boost level control register (VLCD)
- LCD input switch control register (ISCLCD)
- LCD port function registers 0 to 5 (PFSEG0 to PFSEG5)
- Port mode registers 0, 1, 3, 5, 7, 8 (PM0, PM1, PM3, PM5, PM7, PM8)

19.3.1 LCD mode register 0 (LCDM0)

LCDM0 specifies the LCD operation.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDM0 to 00H.

Figure 19 - 2 Format of LCD Mode Register 0 (LCDM0)

After reset: 00H R/W Address: FFF40H Symbol 2 0 7 6 5 3 1 LCDM0 MDSET1 MDSET0 LWAVE LDTY2 LDTY1 LDTY0 LBAS1 LBAS0

MDSET1	MDSET0	LCD drive voltage generator selection
0	0	External resistance division method
0	1	Internal voltage boosting method
1	0	Capacitor split method
1	1	Setting prohibited

	LWAVE	LCD display waveform selection
ĺ	0	Waveform A
ĺ	1	Waveform B

LDTY2	LDTY1	LDTY0	Selection of time slice of LCD display
0	0	0	Static
0	0	1	2-time slice
0	1	0	3-time slice
0	1	1	4-time slice
1	0	0	6-time slice
1	0	1	8-time slice
C	Other than above		Setting prohibited

LBAS1	LBAS0	LCD display bias mode selection
0	0	1/2 bias method
0	1	1/3 bias method
1	0	1/4 bias method
1	1	Setting prohibited

- Caution 1. Do not rewrite the LCDM0 value while the SCOC bit of the LCDM1 register = 1.
- Caution 2. When "Static" is selected (LDTY2 to LDTY0 bits = 000B), be sure to set the LBAS1 and LBAS0 bits to the default value (00B). Otherwise, the operation will not be guaranteed.
- Caution 3. Only the combinations of display waveform, number of time slices, and bias method shown in Table 19 5 are supported.

Combinations of settings not shown in Table 19 - 5 are prohibited.



Table 19 - 5 Combinations of Display Waveform, Time Slices, Bias Method, and Frame Frequency

Display Mode					Set \	/alue		Driving Voltage Generation Method			
Display Waveform	Number of Time Slices	Bias Mode	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0	External Resistance Division	Internal Voltage Boosting	Capacitor Split
Waveform A	8	1/4	0	1	0	1	1	0	√ (24 to 128 Hz)	√ (24 to 64 Hz)	×
Waveform A	6	1/4	0	1	0	0	1	0	×	√ (32 to 86 Hz)	×
Waveform A	8	1/3	0	1	0	1	0	1	√ (32 to 128 Hz)	√ (32 to 64 Hz)	√ (32 to 128 Hz)
Waveform A	6	1/3	0	1	0	0	0	1	√ (32 to 128 Hz)	√ (32 to 86 Hz)	√ (32 to 128 Hz)
Waveform A	4	1/3	0	0	1	1	0	1	√ (24 to 128 Hz)	√ (24 to 128 Hz)	√ (24 to 128 Hz)
Waveform A	3	1/3	0	0	1	0	0	1	√ (32 to 128 Hz)	√ (32 to 128 Hz)	√ (32 to 128 Hz)
Waveform A	3	1/2	0	0	1	0	0	0	√ (32 to 128 Hz)	×	×
Waveform A	2	1/2	0	0	0	1	0	0	√ (24 to 128 Hz)	×	×
Waveform A	Sta	atic	0	0	0	0	0	0	√ (24 to 128 Hz)	×	×
Waveform B	8	1/4	1	1	0	1	1	0	√ (24 to 128 Hz)	√ (24 to 64 Hz)	×
Waveform B	8	1/3	1	1	0	1	0	1	√ (32 to 128 Hz)	v (32 to 64 Hz)	√ (32 to 128 Hz)
Waveform B	6	1/3	1	1	0	0	0	1	√ (32 to 128 Hz)	√ (32 to 86 Hz)	√ (32 to 128 Hz)
Waveform B	4	1/3	1	0	1	1	0	1	√ (24 to 128 Hz)	√ (24 to 128 Hz)	√ (24 to 128 Hz)
Waveform B	3	1/3	1	0	1	0	0	1	√ (32 to 128 Hz)	√ (32 to 128 Hz)	√ (32 to 128 Hz)

Remark √: Supported ×: Not supported

19.3.2 LCD mode register 1 (LCDM1)

LCDM1 enables or disables display operation, voltage boost circuit operation, and capacitor split circuit operation, and specifies the display data area and the low voltage mode.

LCDM1 is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets LCDM1 to 00H.

Figure 19 - 3 Format of LCD Mode Register 1 (LCDM1) (1/2)

Address: FFF41H After reset: 00H R/W Symbol 2 <7> <6> <5> <4> <3> <0> LCDM1 LCDON SCOC VLCON BLON LCDSEL LCDVLM 0 0

SCOC	LCDON	LCD display enable/disable
0	0	Output ground level to segment/common pin
0	1	
1	0	Display off (all segment outputs are deselected.)
1	1	Display on

VLCON Note 1	Voltage boost circuit or capacitor split circuit operation enable/disable
0	Stops voltage boost circuit or capacitor split circuit operation
1	Enables voltage boost circuit or capacitor split circuit operation

BLON Note 2	LCDSEL	Display data area control
0	0	Displaying an A-pattern area data (lower four bits of LCD display data register)
0	1	Displaying a B-pattern area data (higher four bits of LCD display data register)
1	0	Alternately displaying A-pattern and B-pattern area data (blinking display
1	1	corresponding to the constant-period interrupt (INTRTC) timing of the real-time clock 2 (RTC2))

Note 1. Cannot be set during external resistance division mode.

Note 2. When fil is selected as the LCD source clock (fLCD), be sure to set the BLON bit to "0".

(Cautions are listed on the next page.)

Figure 19 - 4 Format of LCD Mode Register 1 (LCDM1) (2/2)

Address: FFF41H After reset: 00H R/W

Symbol <7> <6> <5> <4> <3> 2 1 <0>

LCDM1 LCDON SCOC VLCON BLON LCDSEL 0 0 LCDVLM

LCDVLM Note	Control of initialization of voltage boosting pin
0	Initialization of voltage boosting pin is not controlled.
1	Initialization of voltage boosting pin is controlled.

Note A function to set the initial state of the V_{Lx} pin and efficiently boost voltage when using a voltage boosting circuit. When using the internal boosting method, set this bit to 1. When using the resistance division or capacitance division method, set this bit to 0.

- Caution 1. When the voltage boost circuit is used, set SCOC = 0 and VLCON = 0, and MDSET1, MDSET0 = 00 in order to reduce power consumption when the LCD is not used. When MDSET1, MDSET0 = 01, power is consumed by the internal reference voltage generator.
- Caution 2. When the external resistance division method has been set (MDSET1 and MDSET0 of LCDM0 = 00B) or capacitor split method has been set (MDSET1 and MDSET0 = 10B), set the LCDVLM bit to 0.
- Caution 3. Do not rewrite the VLCON and LCDVLM bits while SCOC = 1.
- Caution 4. Set the BLON and LCDSEL bits to 0 when 8 has been selected as the number of time slices for the display mode.
- Caution 5. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set the VLCON bit to 1.

19.3.3 Subsystem clock supply option control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions, except the real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output, and LCD controller/driver is stopped in STOP mode or HALT mode while subsystem clock (fsub) is selected as CPU clock.

In addition, the OSMC register can be used to select the count clock of the real-time clock 2, 12-bit interval timer, and 8-bit interval timer, and the operation clock of the clock output/buzzer output and LCD controller/driver.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 19 - 5 Format of Subsystem clock supply mode control register (OSMC)

Address: F00F3H		After reset: 00h	H R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

RTCLPC	Setting in STOP mode or HALT mode while subsystem clock is selected as CPU clock
0	Enables subsystem clock supply to peripheral functions. (See Table 24 - 2 and Table 24 - 3 for the peripheral functions whose operations are enabled.)
	Stops subsystem clock supply to peripheral functions except real-time clock 2, 12-bit interval timer, 8-bit interval timer, clock output/buzzer output, and LCD controller/driver.

WUTMMCK0 Note	Selection of operation clock for real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver	Selection of clock output from PCLBUZn pin of clock output/buzzer output
0	Subsystem clock (fSUB)	Selecting the subsystem clock (fSUB) is enabled.
1	Low-speed on-chip oscillator clock (flL)	Selecting the subsystem clock (fSUB) is disabled.

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

Caution

The subsystem clock and low-speed on-chip oscillator clock can be switched only once by using the WUTMMCK0 bit before the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and LCD controller/driver operate.

These are stopped as follows:

Real-time clock 2: Set the RTCE bit to 0. 12-bit interval timer: Set the RINTE bit to 0.

8-bit interval timer: Set the TSTART00 and TSTART01 bits to 0.

LCD controller/driver: Set the SCOC and VLCON bits to 0.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of interval timer control register (ITMC)
SCOC: Bit 6 of LCD mode register 1 (LCDM1)
VLCON: Bit 5 of LCD mode register 1 (LCDM1)

TSTART00: Bit 0 of 8-bit interval timer control register 0 (TRTCR0)
TSTART01: Bit 2 of 8-bit interval timer control register 0 (TRTCR0)



19.3.4 LCD clock control register 0 (LCDC0)

LCDC0 specifies the LCD source clock and LCD clock.

The frame frequency is determined according to the LCD clock and the number of time slices.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDC0 to 00H.

Figure 19 - 6 Format of LCD Clock Control Register 0 (LCDC0)

Address: FFF42H After reset: 00H R/W

Symbol <7> <6> <5> <4> <3> 2 1 <0>

LCDC0 0 0 LCDC05 LCDC04 LCDC03 LCDC02 LCDC01 LCDC00

LCDC05	LCDC04	LCDC03	LCDC02	LCDC01	LCDC00	LCD clock (LCDCL)
0	0	0	1	0	0	fsub/2 ⁵ or fiL/2 ⁵
0	0	0	1	0	1	fsub/26 or fiL/26
0	0	0	1	1	0	fsub/27 or fiL/27
0	0	0	1	1	1	fsuB/28 or fiL/28
0	0	1	0	0	0	fsub/29 or fiL/29
0	0	1	0	0	1	fsu _B /2 ¹⁰
0	1	0	0	0	1	fmain/2 ⁸
0	1	0	0	1	0	fmain/2 ⁹
0	1	0	0	1	1	fmain/2 ¹⁰
0	1	0	1	0	0	fmain/2 ¹¹
0	1	0	1	0	1	fmain/2 ¹²
0	1	0	1	1	0	fMAIN/2 ¹³
0	1	0	1	1	1	fmain/2 ¹⁴
0	1	1	0	0	0	fmain/2 ¹⁵
0	1	1	0	0	1	fMAIN/2 ¹⁶
0	1	1	0	1	0	fmain/2 ¹⁷
0	1	1	0	1	1	fmain/2 ¹⁸
1	0	1	0	1	1	fmain/2 ¹⁹
	•	Other tha	Setting prohibited			

Caution 1. Do not set LCDC0 when the SCOC bit of the LCDM1 register is 1.

Caution 2. Be sure to set bits 6 and 7 to "0".

Caution 3. When the internal boosting method or capacitance division method is set, set the LCD clock (LCDCL) as follows:

- 512 Hz or less when fSUB is selected.
- 235 Hz or less when fil is selected.

For details, see Table 19 - 5 Combinations of Display Waveform, Time Slices, Bias Method, and Frame Frequency.

Remark fMAIN: Main system clock frequency

fSUB: Subsystem clock frequency

fil: Low-speed on-chip oscillator clock frequency



19.3.5 LCD boost level control register (VLCD)

VLCD selects the reference voltage that is to be generated when operating the voltage boost circuit (contrast adjustment). The reference voltage can be selected from 16 steps.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets VLCD to 04H.



Figure 19 - 7 Format of LCD Boost Level Control Register (VLCD)

Address: FFF43H After reset: 04H R/W

Symbol <7> <6> <5> <4> <3> 2 1 <0>

VLCD 0 0 VLCD4 VLCD3 VLCD2 VLCD1 VLCD0

					Reference voltage	VL4 voltage	
VLCD4	VLCD3	VLCD2	VLCD1	VLCD0	selection (contrast	1/3 bias	1/4 bias
					adjustment)	method	method
0	0	1	0	0	1.00 V (default)	3.00 V	4.00 V
0	0	1	0	1	1.05 V	3.15 V	4.20 V
0	0	1	1	0	1.10 V	3.30 V	4.40 V
0	0	1	1	1	1.15 V	3.45 V	4.60 V
0	1	0	0	0	1.20 V	3.60 V	4.80 V
0	1	0	0	1	1.25 V	3.75 V	5.00 V
0	1	0	1	0	1.30 V	3.90 V	5.20 V
0	1	0	1	1	1.35 V	4.05 V	Setting prohibited
0	1	1	0	0	1.40 V	4.20 V	Setting prohibited
0	1	1	0	1	1.45 V	4.35 V	Setting prohibited
0	1	1	1	0	1.50 V	4.50 V	Setting prohibited
0	1	1	1	1	1.55 V	4.65 V	Setting prohibited
1	0	0	0	0	1.60 V	4.80 V	Setting prohibited
1	0	0	0	1	1.65 V	4.95 V	Setting prohibited
1	0	0	1	0	1.70 V	5.10 V	Setting prohibited
1	0	0	1	1	1.75 V	5.25 V	Setting prohibited
	C	Other than abov	e	•	Setting	g prohibite	ed

- Caution 1. The VLCD setting is valid only when the voltage boost circuit is operating.
- Caution 2. Be sure to set bits 5 to 7 to "0".
- Caution 3. Be sure to change the VLCD value after having stopped the operation of the voltage boost circuit (VLCON = 0).
- Caution 4. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set VLCON to 1.
- Caution 5. To use the external resistance division method or capacitor split method, use the VLCD register with its initial value (04H).



19.3.6 LCD input switch control register (ISCLCD)

Input to the Schmitt trigger buffer must be disabled until the CAPL/P126, CAPH/P127, and VL3/P125 pins are set to operate as LCD function pins in order to prevent through-current from entering.

This register is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets ISCLCD to 00H.

Figure 19 - 8 Format of LCD Input Switch Control Register (ISCLCD)

Address: F0308H		After reset: 00h	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	2	1	<0>
ISCLCD	0	0	0	0	0	0	ISCVL3	ISCCAP

ISCVL3	VL3/P125 pin Schmitt trigger buffer control
0	Input invalid
1	Input valid

ISCCAP	CAPL/P126, CAPH/P127 pins Schmitt trigger buffer control
0	Input invalid
1	Input valid

Caution 1. If ISCVL3 = 0, set the corresponding port registers as follows:

PU125 bit of PU12 register = 0, P125 bit of P12 register = 0

Caution 2. If ISCCAP = 0, set the corresponding port registers as follows:

PU126 bit of PU12 register = 0, P126 bit of P12 register = 0

PU127 bit of PU12 register = 0, P127 bit of P12 register = 0

(1) Operation of ports that alternately function as VL3, CAPL, and CAPH pins The functions of the VL3/P125, CAPL/P126, and CAPH/P127 pins can be selected by using the LCD input switch control register (ISCLCD), LCD mode register 0 (LCDM0), and port mode register 12 (PM12).

• VL3/P125

Table 19 - 6 Settings of VL3/P125 Pin Function

Bias Setting (LBAS1 and LBAS0 Bits of LCDM0 Register)	ISCVL3 Bit of ISCLCD Register	PM125 Bit of PM12 Register	Pin Function	Initial Status
Other than 1/4 bias method	0	1	Digital input invalid mode	√
(LBAS1, LBAS0 = 00 or 01)	1	0	Digital output mode	_
	1	1	Digital input mode	_
1/4 bias method (LBAS1, LBAS0 = 10)	0	1	VL3 function mode	_
Othe	r than above	Setting prohibited		

The following shows the VL3/P125 pin function status transitions.

Reset status

Reset release

LBAS1, LBAS0 = 10

Digital input invalid mode

ISCVL3 = 1

Digital input plant plant

Figure 19 - 9 VL3/P125 Pin Function Status Transitions

Caution Be sure to set the VL3 function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).


• CAPL/P126 and CAPH/P127

Table 19 - 7 Settings of CAPL/P126 and CAPH/P127 Pin Functions

LCD Drive Voltage Generator (MDSET1 and MDSET0 Bits of LCDM0 Register)	ISCCAP Bit of ISCLCD Register	PM126 and PM127 Bits of PM12 Register	Pin Function	Initial Status
External resistance division	0	1	Digital input invalid mode	\checkmark
(MDSET1, MDSET0 = 00)	1	0	Digital output mode	_
	1	1	Digital input mode	_
Internal voltage boosting or capacitor split (MDSET1, MDSET0 = 01 or 10)	0	1	CAPL/CAPH function mode	_
Othe	r than above	Setting prohibited		

The following shows the CAPL/P126 and CAPH/P127 pin function status transitions.

Figure 19 - 10 CAPL/P126 and CAPH/P127 Pin Function Status Transitions



Caution Be sure to set the CAPL/CAPH function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).



19.3.7 LCD port function registers 0 to 5 (PFSEG0 to PFSEG5)

These registers specify whether to use pins P00 to P07, P11 to P17, P30 to P37, P50 to P57, P70 to P77, P80, and P81 as port pins (other than segment output pins) or segment output pins.

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH (PFSEG0 is F0H, PFSEG5 is 1FH).

Remark The correspondence between the segment output pins (SEGxx) and the PFSEG register (PFSEGxx bits) and the existence of SEGxx pins in each product are shown in Table 19 - 8 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits).

Figure 19 - 11 Format of LCD Port Function Registers 0 to 5 (100-pin Products)

Address	F0300H	After reset: F0H	H R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG0	PFSEG07	PFSEG06	PFSEG05	PFSEG04	0	0	0	0
Address:	F0301H	After reset: FFI	H R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG1	PFSEG15	PFSEG14	PFSEG13	PFSEG12	PFSEG11	PFSEG10	PFSEG09	PFSEG08
Address:	F0302H	After reset: FFI	H R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG2	PFSEG23	PFSEG22	PFSEG21	PFSEG20	PFSEG19	PFSEG18	PFSEG17	PFSEG16
Address:	F0303H	After reset: FFI	H R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG3	PFSEG31	PFSEG30	PFSEG29	PFSEG28	PFSEG27	PFSEG26	PFSEG25	PFSEG24
Address:	F0304H	After reset: FFI	H R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG4	PFSEG39	PFSEG38	PFSEG37	PFSEG36	PFSEG35	PFSEG34	PFSEG33	PFSEG32
Address:	F0305H	After reset: 1FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG5	0	0	0	PFSEG44	PFSEG43	PFSEG42	PFSEG41	PFSEG40
	PFSEGxx (xx = 04 to 44) Port (other than segment output)/segment outputs specification of Pmn pins (mn = 00 to 07, 11 to 17, 30 to 37, 50 to 57, 70 to 77, 80, 81)							
	0	Used as port (d		ment output)				
	1	1 Used as segment output						

Caution To use the Pmn pins as segment output pins (PFSEGxx = 1), be sure to set the PUmn bit of the PUm register, POMmn bit of the POMm register, and PIMmn bit of the PIMm register to "0".



Table 19 - 8 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits)

Bit name of PFSEG register	Corresponding SEGxx pins	Alternate port	100-pin	80-pin	
PFSEG04	SEG4	P50	√	V	
PFSEG05	SEG5	P51	√	V	
PFSEG06	SEG6	P52	√	√	
PFSEG07	SEG7	P53	√	_	
PFSEG08	SEG8	P54	√	_	
PFSEG09	SEG9	P55	√	_	
PFSEG10	SEG10	P56	√	_	
PFSEG11	SEG11	P57	√	_	
PFSEG12	SEG12	P70	√	V	
PFSEG13	SEG13	P71	√	V	
PFSEG14	SEG14	P72	√	V	
PFSEG15	SEG15	P73	√	V	
PFSEG16	SEG16	P74	√	V	
PFSEG17	SEG17	P75	√	V	
PFSEG18	SEG18	P76	√	√	
PFSEG19	SEG19	P77	√	V	
PFSEG20	SEG20	P30	√	V	
PFSEG21	SEG21	P31	√	V	
PFSEG22	SEG22	P32	√	V	
PFSEG23	SEG23	P33	√	_	
PFSEG24	SEG24	P34	√	_	
PFSEG25	SEG25	P35	√	√	
PFSEG26	SEG26	P36	√	√	
PFSEG27	SEG27	P37	√	√	
PFSEG28	SEG28	P13	√	_	
PFSEG29	SEG29	P14	√	√	
PFSEG30	SEG30	P15	√	_	
PFSEG31	SEG31	P16	√	_	
PFSEG32	SEG32	P17	√	_	
PFSEG33	SEG33	P00	√	√	
PFSEG34	SEG34	P01	√	√	
PFSEG35	SEG35	P02	√	√	
PFSEG36	SEG36	P03	√	√	
PFSEG37	SEG37	P04	√	√	
PFSEG38	SEG38	P05	√	√	
PFSEG39	SEG39	P06	√	√	
PFSEG40	SEG40	P07	√	√	
PFSEG41	SEG41	P12	√	_	
PFSEG42	SEG42	P11	√	_	
PFSEG43	SEG43	P81	√	√	
PFSEG44	SEG44	P80	√	√	


- (1) Operation of ports that alternately function as SEGxx pins The functions of ports that also serve as segment output pins (SEGxx) can be selected by using the port mode register (PMxx) and LCD port function registers 0 to 5 (PFSEG0 to PFSEG5).
 - P00 to P07, P11 to P17, P30 to P37, P50 to P57, P70 to P77, P80, P81 (ports that do not serve as analog input pins (ANIxx))

Table 19 - 9 Settings of SEGxx/Port Pin Function

PFSEGxx Bit of PFSEG0 to PFSEG5 Registers	PMxx Bit of PMxx Register	Pin Function	Initial Status	
1	1	Digital input invalid mode	V	
0	0	Digital output mode	_	
0	1	Digital input mode	_	
1	0	Segment output mode	_	

The following shows the SEGxx/Pxx pin function status transitions.

Figure 19 - 12 SEGxx/Pxx Pin Function Status Transitions



Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

19.3.8 Port mode registers 0, 1, 3, 5, 7, 8 (PM0, PM1, PM3, PM5, PM7, PM8)

These registers specify input/output of ports 0, 1, 5, 7, and 8 in 1-bit units.

When using the ports (such as P00/SEG33) to be shared with the segment output pin for segment output, set the port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P00/SEG33 for segment output

Set the PM00 bit of port mode register 0 to "0".

Set the P00 bit of port register 0 to "0".

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Figure 19 - 13 Format of Port mode registers 0, 1, 3, 5, 7, 8 (PM0, PM1, PM3, PM5, PM7, PM8) (100-pin Products)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	1	FFF21H	FFH	R/W
РМ3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
PM8	1	1	1	1	1	1	PM81	PM80	FFF28H	FFH	R/W
. 1010		'	'	'	'	ı	1 1010 1	1 14100	1112011		14/ 44

PMmn	Pmn pin I/O mode selection (m = 0, 1, 3, 5, 7, 8; n = 0 to 7)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

Remark The figure shown above presents the format of port mode registers 0, 1, 3, 5, 7, and 8 of the 100-pin products. The format of the port mode register of other products, see Tables 4 - 2 to 4 - 5 PMxx, PXx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product.

19.4 LCD Display Data Registers

The LCD display data registers are mapped as shown in Table 19 - 10 to Table 19 - 13. The contents displayed on the LCD can be changed by changing the contents of the LCD display data registers.

Table 19 - 10 Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (1/4)

(a) Other than 6-time slice and 8-time slice (static, 2-time slice, 3-time slice, and 4-time slice) (1/2)

Register	ister	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	100 nin	oo nin
Name	Address	COM7	7 COM6 COM5 COM4 COM3 COM2 COM1	COM0	- 100-pin	80-pin						
SEG0	F0400H	SEG0 (B-	pattern are	ea)		SEG0 (A-	pattern are	√	√			
SEG1	F0401H	SEG1 (B-	pattern are	ea)		SEG1 (A-	pattern are	ea)		√	√	
SEG2	F0402H	SEG2 (B-	pattern are	ea)		SEG2 (A-	pattern are		√	√		
SEG3	F0403H	SEG3 (B-	SEG3 (B-pattern area)				pattern are		√	√		
SEG4	F0404H	SEG4 (B-	pattern are	ea)		SEG4 (A-	pattern are	ea)		√	√	
SEG5	F0405H	SEG5 (B-	pattern are	ea)		SEG5 (A-	pattern are	ea)		√	√	
SEG6	F0406H	SEG6 (B-	pattern are	ea)		SEG6 (A-	pattern are	ea)		√	√	
SEG7	F0407H	SEG7 (B-	pattern are	ea)		SEG7 (A-	pattern are	ea)		√	_	
SEG8	F0408H	SEG8 (B-	pattern are	ea)		SEG8 (A-	pattern are	ea)		√	_	
SEG9	F0409H	SEG9 (B-	pattern are	ea)		SEG9 (A-	pattern are	ea)		√	_	
SEG10	F040AH	SEG10 (E	3-pattern a	rea)		SEG10 (A	A-pattern a	rea)		√	_	
SEG11	F040BH	SEG11 (E	3-pattern a	rea)		SEG11 (A	A-pattern a	rea)		√	_	
SEG12	F040CH	SEG12 (E	SEG12 (B-pattern area)				A-pattern a	√	√			
SEG13	F040DH	SEG13 (B-pattern area)				SEG13 (A	A-pattern a	√	\checkmark			
SEG14	F040EH	SEG14 (B-pattern area)				SEG14 (A	A-pattern a	√	\checkmark			
SEG15	F040FH	SEG15 (B-pattern area)			SEG15 (A	A-pattern a		√	√			
SEG16	F0410H	SEG16 (B-pattern area)				SEG16 (A-pattern area)				√	√	
SEG17	F0411H	SEG17 (B-pattern area)				SEG17 (A	A-pattern a	√	√			
SEG18	F0412H	SEG18 (E	SEG18 (B-pattern area)				A-pattern a	√	\checkmark			
SEG19	F0413H	SEG19 (E	3-pattern a	rea)		SEG19 (A	A-pattern a	√	\checkmark			
SEG20	F0414H	SEG20 (E	3-pattern a	rea)		SEG20 (A	A-pattern a	√	\checkmark			
SEG21	F0415H	SEG21 (E	3-pattern a	rea)		SEG21 (A	A-pattern a	√	\checkmark			
SEG22	F0416H	SEG22 (E	3-pattern a	rea)		SEG22 (A	A-pattern a	√	\checkmark			
SEG23	F0417H	SEG23 (E	3-pattern a	rea)		SEG23 (A	A-pattern a	√	_			
SEG24	F0418H	SEG24 (E	3-pattern a	rea)		SEG24 (A	A-pattern a		√	_		
SEG25	F0419H	SEG25 (E	3-pattern a	rea)		SEG25 (A	A-pattern a		√	\checkmark		
SEG26	F041AH	SEG26 (E	3-pattern a	rea)		SEG26 (A	A-pattern a	√	√			
SEG27	F041BH	SEG27 (E	3-pattern a	rea)		SEG27 (A	A-pattern a	√	√			
SEG28	F041CH	SEG28 (E	3-pattern a	rea)		SEG28 (A	A-pattern a		√			
SEG29	F041DH	SEG29 (E	3-pattern a	rea)		SEG29 (A	A-pattern a	√	√			
SEG30	F041EH	SEG30 (B-pattern area)			SEG30 (A	A-pattern a	√					
SEG31	F041FH	SEG31 (E	SEG31 (B-pattern area)			SEG31 (A	A-pattern a	√				
SEG32	F0420H	SEG32 (E	3-pattern a	rea)		SEG32 (A	A-pattern a	√				
SEG33	F0421H	SEG33 (E	3-pattern a	rea)		SEG33 (A	A-pattern a	rea)		√	\checkmark	

Table 19 - 11 Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (2/4)

(a) Other than 6-time slice and 8-time slice (static, 2-time slice, 3-time slice, and 4-time slice) (2/2)

Register Name	e Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	100-pin	80-pin
Register Marile	Address	COM7	COM6	COM5	COM4	СОМЗ	COM2	COM1	COM0	тоо-ріп	оо-ріп
SEG34	F0422H	SEG34 (I	B-pattern	area)		SEG34 (A-pattern		√	√	
SEG35	F0423H	SEG35 (I	SEG35 (B-pattern area)				A-pattern	area)		√	√
SEG36	F0424H	SEG36 (I	B-pattern	area)		SEG36 (A-pattern area)				√	√
SEG37	F0425H	SEG37 (B-pattern area)				SEG37 (A-pattern	√	√		
SEG38	F0426H	SEG38 (B-pattern area)				SEG38 (A-pattern area)				√	√
SEG39	F0427H	SEG39 (B-pattern area)				SEG39 (A-pattern		√	\checkmark	
SEG40	F0428H	SEG40 (I	SEG40 (B-pattern area)			SEG40 (A-pattern area)				√	\checkmark
SEG41	F0429H	SEG41 (I	SEG41 (B-pattern area)			SEG41 (A-pattern area)			√	_	
SEG42	F042AH	SEG42 (B-pattern area)			SEG42 (A-pattern area)			√	_		
SEG43	F042BH	SEG43 (B-pattern area)			SEG43 (A-pattern area)			√	√		
SEG44	F042CH	SEG44 (B-pattern area)			SEG44 (A-pattern area)			√	√		

Remark √: Supported, -: Not supported

Table 19 - 12 Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (3/4)

(b) 6-time slice and 8-time slice (1/2)

Pagistar Nama	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	100 pin	90 nin
Register Name		COM7	COM6	COM5	COM4	СОМЗ	COM2	COM1	COM0	100-pin	80-pin
SEG0	F0400H	SEG0Not	е		•					√	$\sqrt{}$
SEG1	F0401H	SEG1Not	е							√	V
SEG2	F0402H	SEG2Not	е							√	V
SEG3	F0403H	SEG3Not	е							√	V
SEG4	F0404H	SEG4								√	√
SEG5	F0405H	SEG5								√	√
SEG6	F0406H	SEG6								√	√
SEG7	F0407H	SEG7								√	_
SEG8	F0408H	SEG8	SEG8							√	_
SEG9	F0409H	SEG9	SEG9							√	_
SEG10	F040AH	SEG10								√	_
SEG11	F040BH	SEG11	SEG11							√	_
SEG12	F040CH	SEG12								√	√
SEG13	F040DH	SEG13	SEG13							√	√
SEG14	F040EH	SEG14								√	√
SEG15	F040FH	SEG15								√	√
SEG16	F0410H	SEG16								√	√
SEG17	F0411H	SEG17							√	√	
SEG18	F0412H	SEG18							√	V	
SEG19	F0413H	SEG19							√	V	
SEG20	F0414H	SEG20								√	V
SEG21	F0415H	SEG21								√	√

Table 19 - 13 Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (3/4)

(b) 6-time slice and 8-time slice (2/2)

Register Name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	100-pin	80-pin
Register Name	Address	COM7	COM6	COM5	COM4	СОМЗ	COM2	COM1	COM0	100-ріп	80-pin
SEG22	F0416H	SEG22								√	√
SEG23	F0417H	SEG23								√	_
SEG24	F0418H	SEG24								√	_
SEG25	F0419H	SEG25								√	√
SEG26	F041AH	SEG26								√	√
SEG27	F041BH	SEG27								√	√
SEG28	F041CH	SEG28								√	_
SEG29	F041DH	SEG29								√	V
SEG30	F041EH	SEG30								√	_
SEG31	F041FH	SEG31								√	_
SEG32	F0420H	SEG32								√	_
SEG33	F0421H	SEG33								√	√
SEG34	F0422H	SEG34								√	√
SEG35	F0423H	SEG35								√	√
SEG36	F0424H	SEG36								√	√
SEG37	F0425H	SEG37								√	√
SEG38	F0426H	SEG38								√	√
SEG39	F0427H	SEG39								√	√
SEG40	F0428H	SEG40								√	V
SEG41	F0429H	SEG41								√	_
SEG42	F042AH	SEG42								√	_
SEG43	F042BH	SEG43								√	V
SEG44	F042CH	SEG44								√	V

Note The COM4 to COM7 pins and SEG0 to SEG3 pins are used alternatively.

Remark √: Supported, —: Not supported

To use the LCD display data register when the number of time slices is static, two, three, or four, the lower four bits and higher four bits of each address of the LCD display data register become an A-pattern area and a B-pattern area, respectively.

The correspondences between A-pattern area data and COM signals are as follows: bit $0 \leftrightarrow COM0$, bit $1 \leftrightarrow COM1$, bit $2 \leftrightarrow COM2$, and bit $3 \leftrightarrow COM3$.

The correspondences between B-pattern area data and COM signals are as follows: bit $4 \leftrightarrow COM0$, bit $5 \leftrightarrow COM1$, bit $6 \leftrightarrow COM2$, and bit $7 \leftrightarrow COM3$.

A-pattern area data will be displayed on the LCD panel when BLON = LCDSEL = 0 has been selected, and B-pattern area data will be displayed on the LCD panel when BLON = 0 and LCDSEL = 1 have been selected.



19.5 Selection of LCD Display Register

With RL78/L1A, to use the LCD display data registers when the number of time slices is static, two, three, or four, the LCD display data register can be selected from the following three types, according to the BLON and LCDSEL bit settings.

- •Displaying an A-pattern area data (lower four bits of LCD display data register)
- Displaying a B-pattern area data (higher four bits of LCD display data register)
- Alternately displaying A-pattern and B-pattern area data (blinking display corresponding to the constant-period interrupt timing of the real-time clock 2 (RTC2))

Caution When the number of time slices is six or eight, LCD display data registers (A-pattern, B-pattern, or blinking display) cannot be selected.

A-pattern area and B-pattern area are alternately displayed when blinking display (BLON = 1) is selected B-pattern area A-pattern area bit 7 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 6 Register Name Address COM3 СОМЗ COM₂ COM₁ COM0 COM₂ COM₁ COM0 SEG5 F0405H SEG4 F0404H Set these bits to 1 for blinking display F0403H SEG3 SEG2 F0402H SEG1 F0401H SEG0 F0400H

Figure 19 - 14 Example of Setting LCD Display Registers When Pattern Is Changed

Set a complement to these bits for blinking display

19.5.1 A-pattern area and B-pattern area data display

When BLON = LCDSEL = 0, A-pattern area (lower four bits of the LCD display data register) data will be output as the LCD display register.

When BLON = 0, and LCDSEL = 1, B-pattern area (higher four bits of the LCD display data register) data will be output as the LCD display register.

See 19.4 LCD Display Data Registers about the display area.

19.5.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)


When BLON = 1 has been set, A-pattern and B-pattern area data will be alternately displayed, according to the constant-period interrupt (INTRTC) timing of the real-time clock 2 (RTC2). See **CHAPTER 8 REAL-TIME CLOCK 2** about the setting of the RTC constant-period interrupt (INTRTC, 0.5 s setting only) timing.

For blinking display of the LCD, set inverted values to the B-pattern area bits corresponding to the A-pattern area bits. (Example: Set 1 to bit 0 of F0400H, and set 0 to bit 4 of F0400H for blinking display.) When not setting blinking display of the LCD, set the same values. (Example: Set 1 to bit 2 of F0402H, and set 1 to bit 6 of F0402H for lighting display.)

See 19.4 LCD Display Data Registers about the display area.


Next, the timing operation of display switching is shown.

Figure 19 - 15 Switching Operation from A-Pattern Display to Blinking Display



Blinking display always starts from an A pattern.

Figure 19 - 16 Switching Operation from Blinking Display to A-Pattern Display



19.6 Setting the LCD Controller/Driver


Set the LCD controller/driver using the following procedure.

Caution 1. To operate the LCD controller/driver, be sure to follow procedures (1) to (3). Unless these procedures are observed, the operation will not be guaranteed.

Caution 2. The steps shown in the flowcharts in (1) to (3) are performed by the CPU.

(1) External resistance division method

Figure 19 - 17 External Resistance Division Method Setting Procedure





(2) Internal voltage boosting method


START Set the LCDVLM bit of the LCDM1 register to 1. Select the display waveform (select waveform A or B), number of time slices, and bias method by using the LWAVE, LDTY2 to LDTY0, LBAS1, and LBAS0 bits of the LCDM0 register. MDSET1 and MDSET0 bits of LCDM0 register = 01B (Specify the internal voltage boosting method.) Specify the segment output pins by using the PFSEGx register. Store display data in RAM for LCD display. No No. of time slices 4 or lower ? Yes Set a display data area (A-pattern or B-pattern area, or blinking display) by using the BLON and LCDSEL bits of the LCDM1 register. Select the LCD clock by using the LCDC0 register. Select the reference voltage for voltage boosting by using the VLCD register. No Setup time of reference voltage has elapsed? Yes VLCON bit of LCDM1 register = 1 (Enable voltage boosting circuit operation.) No Voltage boosting wait time has elapsed? SCOC bit of LCDM1 register = 1 (Common pin outputs select signal and segment pin outputs deselect signal.) The SCOC and LCDON bits can be set LCDON bit of LCDM1 register = 1 (Common and segment pins output select and deselect signals in accordance with display data.) Store display data in RAM for LCD display. [To change BLON and LCDSEL bit settings during operation] Set a display data area (A-pattern or B-pattern area, or blinking display) by using the BLON and LCDSEL bits of the LCDM1 register.

Figure 19 - 18 Internal Voltage Boosting Method Setting Procedure

- Caution 1. Wait until the setup time has elapsed even if not changing the setting of the VLCD register.
- Caution 2. For the specifications of the reference voltage setup time and voltage boosting wait time, see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: $TA = -40 \text{ to } +85^{\circ}\text{C}$).

(3) Capacitor split method

Figure 19 - 19 Capacitor Split Method Setting Procedure



Caution For the specifications of the voltage boosting wait time, see CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C).

19.7 Operation Stop Procedure

To stop the operation of the LCD while it is displaying waveforms, follow the steps shown in the flowchart below.

The LCD stops operating when the LCDON bit of LCDM1 register and SCOC bit of the LCDM1 register are set to "0".




Figure 19 - 20 Operation Stop Procedure

Caution

Stopping the voltage boost/capacitor split circuits is prohibited while the display is on (SCOC and LCDON bits of LCDM1 register = 11B). Otherwise, the operation will not be guaranteed. Be sure to turn off display (SCOC and LCDON bits of LCDM1 register = 00B) before stopping the voltage boost/capacitor split circuits (VLCON bit of LCDM1 register = 0).


19.8 Supplying LCD Drive Voltages VL1, VL2, VL3, and VL4

The external resistance division method, internal voltage boosting method, and capacitor split method can be selected as LCD drive power generating method.

19.8.1 External resistance division method

Figure 19 - 21 and **Figure 19 - 22** show examples of LCD drive voltage connection, corresponding to each bias method.

Figure 19 - 21 Examples of LCD Drive Power Connections (External Resistance Division Method) (1/2)




Note 1. Connect VL1 and VL2 to GND or leave open.

Note 2. VL3 can be used as port (P125).

Figure 19 - 22 Examples of LCD Drive Power Connections (External Resistance Division Method) (2/2)

(c) 1/3 bias method

(d) 1/4 bias method



Note VL3 can be used as port (P125).

Caution The reference resistance "R" value for external resistance division is 10 k Ω to 1 M Ω . Also, to stabilize the potential of the VL1 to VL4 pins, connect a capacitor between each of pins VL1 to VL4 and the GND pin as needed. The reference capacitance is about 0.47 μ F but it depends on the LCD panel used, the number of segment pins, the number of common pins, the frame frequency, and the operating environment. Thoroughly evaluate these values in accordance with your system and adjust and determine the capacitance.

19.8.2 Internal voltage boosting method

RL78/L1A contains an internal voltage boost circuit for generating LCD drive power supplies. The internal voltage boost circuit and external capacitors (0.47 μ F±30%) are used to generate an LCD drive voltage. Only 1/3 bias mode or 1/4 bias mode can be set for the internal voltage boosting method.


The LCD drive voltage of the internal voltage boosting method can supply a constant voltage, regardless of changes in VDD, because it is a power supply separate from the main unit.


In addition, a contrast can be adjusted by using the LCD boost level control register (VLCD).

Table 19 - 14 LCD Drive Voltages (Internal Voltage Boosting Method)

Bias Method LCD Drive Voltage Pin	1/3 Bias Method	1/4 Bias Method
VL4	3 × VL1	4 × VL1
VL3	_	3 × VL1
VL2	2 × VL1	2 x VL1
VL1	LCD reference voltage	LCD reference voltage

Figure 19 - 23 Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)





Note VL3 can be used as port (P125).

Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

19.8.3 Capacitor split method

RL78/L1A contains an internal voltage reduction circuit for generating LCD drive power supplies. The internal voltage reduction circuit and external capacitors (0.47 μ F±30%) are used to generate an LCD drive voltage. Only 1/3 bias mode can be set for the capacitor split method.

Different from the external resistance division method, there is always no current flowing with the capacitor split method, so current consumption can be reduced.

 Bias Method
 1/3 Bias Method

 VL4
 VDD


 VL3
 —

 VL2
 2/3 x VL4

 VL1
 1/3 x VL4

Table 19 - 15 LCD Drive Voltages (Capacitor Split Method)

Figure 19 - 24 Examples of LCD Drive Power Connections (Capacitor Split Method)



Note 1. When switching to internal voltage boosting method, connect capacitor C4 as shown in Figure 19 - 23 Examples of LCD Drive Power Connections (Internal Voltage Boosting Method).

- Note 2. VL3 can be used as port (P125).
- **Remark** Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.



19.9 Common and Segment Signals

Each pixel of the LCD panel turns on when the potential difference between the corresponding common and segment signals becomes higher than a specific voltage (LCD drive voltage, VLCD). The pixels turn off when the potential difference becomes lower than VLCD.

Applying DC voltage to the common and segment signals of an LCD panel causes deterioration. To avoid this problem, this LCD panel is driven by AC voltage.

(1) Common signals

Each common signal is selected sequentially according to a specified number of time slices at the timing listed in Table 19 - 16. In the static display mode, the same signal is output to COM0 to COM3.

In the two-time-slice mode, leave the COM2 and COM3 pins open. In the three-time-slice mode, leave the COM3 pin open.

Use the COM4 to COM7 pins other than in the six-time-slice mode and eight-time-slice mode, and COM6, COM7 pins in the six-time-slice mode as open or segment pins.

COM Signal Number of COM₀ COM₁ COM₂ COM3 COM4 COM5 COM6 COM7 Time Slices Static display mode Note Note Note Note Λ Note Note Note Note Two-time-slice mode ſ Open Open Three-time-slice mode Open Note Note Note Note Four-time-slice mode Note Note Note Note Six-time-slice mode ᡯ Note Note Eight-time-slice mode

Table 19 - 16 COM Signals

Note Use the pins as open or segment pins.

(2) Segment signals

The segment signals correspond to the LCD display data register (see **19.4 LCD Display Data Registers**). When the number of time slices is eight, bits 0 to 7 of each display data register are read in synchronization with COM0 to COM7, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG4 to SEG44).

When the number of time slices is number other than eight, bits 0 to 3 of each byte in A-pattern area are read in synchronization with COM0 to COM3, and bits 4 to 7 of each byte in B-pattern area are read in synchronization with COM0 to COM3, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG44).

Check, with the information given above, what combination of front-surface electrodes (corresponding to the segment signals) and rear-surface electrodes (corresponding to the common signals) forms display patterns in the LCD display data register, and write the bit data that corresponds to the desired display pattern on a one-to-one basis.

Remark The mounted segment output pins vary depending on the product.

• 80-pin products: SEG0 to SEG6, SEG12 to SEG22, SEG25 to SEG27, SEG29, SEG33 to SEG40, SEG43, SEG44

• 100-pin products: SEG0 to SEG44



(3) Output waveforms of common and segment signals

The voltages listed in Table 19 - 17 are output as common and segment signals.

When both common and segment signals are at the select voltage, a display on-voltage of ±VLCD is obtained.

The other combinations of the signals correspond to the display off-voltage.

Table 19 - 17 LCD Drive Voltage

(a) Static display mode

Segme	ent Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/VL4	VL4/VSS
VL4/VSS	-VLCD/+	VLCD	0 V/0 V

(b) 1/2 bias method

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/VL4	VL4/VSS
Select signal level	VL4/VSS	-VLCD/+VLCD	0 V/0 V
Deselect signal level	VL2	$-\frac{1}{2}$ VLCD/ $+\frac{1}{2}$ VLCD	$+\frac{1}{2}$ VLCD/ $-\frac{1}{2}$ VLCD

(c) 1/3 bias method (waveform A or B)


	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/VL4	VL2/VL1
Select signal level	VL4/VSS	-VLCD/+VLCD	$-\frac{1}{3}$ VLCD/ $+\frac{1}{3}$ VLCD
Deselect signal level	VL1/VL2	$-\frac{1}{3}\text{VLCD}/+\frac{1}{3}\text{VLCD}$	$+\frac{1}{3}$ VLCD/ $-\frac{1}{3}$ VLCD

(d) 1/4 bias method (waveform A or B)

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		VSS/VL4	VL2
Select signal level	VL4/VSS	-VLCD/+VLCD	$-\frac{1}{2}$ VLCD/+ $\frac{1}{2}$ VLCD
Deselect signal level	VL1/VL3	$-\frac{1}{4}$ VLCD/ $+\frac{1}{4}$ VLCD	$+\frac{1}{4}$ VLCD/ $-\frac{1}{4}$ VLCD


Figures 19 - 25 to 19 - 27 show the common signal waveforms, and Figures 19 - 28 to 19 - 30 show the voltages and phases of the common and segment signals.

Figure 19 - 25 Common Signal Waveforms (1/3)



T: One LCD clock period

TF: Frame frequency



T: One LCD clock period

Tr: Frame frequency




Figure 19 - 26 Common Signal Waveforms (2/3)

T: One LCD clock period

TF: Frame frequency

< Example of calculation of LCD frame frequency (When four-time-slice mode is used) >

LCD clock: $32768/2^7 = 256$ Hz (When setting to LCDC0 = 06H)

LCD frame frequency: 64 Hz




Figure 19 - 27 Common Signal Waveforms (3/3)

T: One LCD clock period

Tr: Frame frequency


< Example of calculation of LCD frame frequency (When eight-time-slice mode is used) >

LCD clock: $32768/2^7 = 256 \text{ Hz}$ (When setting to LCDC0 = 06H)

LCD frame frequency: 32 Hz


Figure 19 - 28 Voltages and Phases of Common and Segment Signals (1/3)

(a) Static display mode (waveform A)



T: One LCD clock period


(b) 1/2 bias method (waveform A)



T: One LCD clock period


Figure 19 - 29 Voltages and Phases of Common and Segment Signals (2/3)

(c) 1/3 bias method (waveform A)



T: One LCD clock period


(d) 1/3 bias method (waveform B)



T: One LCD clock period


Figure 19 - 30 Voltages and Phases of Common and Segment Signals (3/3)

(e) 1/4 bias method (waveform A)



T: One LCD clock period

(f) 1/4 bias method (waveform B)



T: One LCD clock period

19.10 Display Modes

COM0

19.10.1 Static display example

Select

Deselect

Figure 19 - 32 shows how the three-digit LCD panel having the display pattern shown in Figure 19 - 31 is connected to the segment signals (SEG0 to SEG23) and the common signal (COM0). This example displays data "12.3" in the LCD panel. The contents of the display data register (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "2." (2.) displayed in the second digit. To display "2." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG8 to SEG15 pins according to Table 19 - 18 at the timing of the common signal COM0; see **Figure 19 - 31** for the relationship between the segment signals and LCD segments.

Segment SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15

Select

Table 19 - 18 Select and Deselect Voltages (COM0)

According to Table 19 - 18, it is determined that the bit-0 pattern of the display data register locations (F0408H to F040FH) must be 10110111.

Select

Deselect

Select

Select

Select

Figure 19 - 33 shows the LCD drive waveforms of SEG11 and SEG12, and COM0. When the select voltage is applied to SEG11 at the timing of COM0, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

COM1 to COM3 are supplied with the same waveform as for COM0. So, COM0 to COM3 may be connected together to increase the driving capacity.




Figure 19 - 31 Static LCD Display Pattern and Electrode Connections

Remark 100-pin products: n = 0 to 4




Figure 19 - 32 Example of Connecting Static LCD Panel




Figure 19 - 33 Static LCD Drive Waveform Examples for SEG11, SEG12, and COM0

19.10.2 Two-time-slice display example

Figure 19 - 35 shows how the 6-digit LCD panel having the display pattern shown in Figure 19 - 34 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 and COM1). This example displays data "12345.6" in the LCD panel. The contents of the display data register (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "3" (3) displayed in the fourth digit. To display "3" in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 to SEG15 pins according to Table 19 - 19 at the timing of the common signals COM0 and COM1; see **Figure 19 - 34** for the relationship between the segment signals and LCD segments.


Segment SEG12 SEG13 SEG14 SEG15 Common COM0 Select Select Deselect Deselect COM1 Deselect Select Select Select

Table 19 - 19 Select and Deselect Voltages (COM0 and COM1)

According to Table 19 - 19, it is determined that the display data register location (F040FH) that corresponds to SEG15 must contain xx10.

Figure 19 - 36 shows examples of LCD drive waveforms between the SEG15 signal and each common signal. When the select voltage is applied to SEG15 at the timing of COM1, an alternate rectangle waveform, +VLCD/–VLCD, is generated to turn on the corresponding LCD segment.

Figure 19 - 34 Two-Time-Slice LCD Display Pattern and Electrode Connections



Remark 100-pin products: n = 0 to 10




Figure 19 - 35 Example of Connecting Two-Time-Slice LCD Panel

x: Can always be used to store any data because the two-time-slice mode is being used.

Data memory address




Figure 19 - 36 Two-Time-Slice LCD Drive Waveform Examples Between SEG15 and Each Common Signals (1/2 Bias Method)

19.10.3 Three-time-slice display example

Figure 19 - 38 shows how the 8-digit LCD panel having the display pattern shown in Figure 19 - 37 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM2). This example displays data "123456.78" in the LCD panel. The contents of the display data register (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (\S .) displayed in the third digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG6 to SEG8 pins according to Table 19 - 20 at the timing of the common signals COM0 to COM2; see **Figure 19 - 37** for the relationship between the segment signals and LCD segments.

Segment SEG6 SEG7 SEG8 Common COM0 Deselect Select Select COM1 Select Select Select COM₂ Select Select

Table 19 - 20 Select and Deselect Voltages (COM0 to COM2)

According to Table 19 - 20, it is determined that the display data register location (F0406H) that corresponds to SEG6 must contain x110.

Figures 19 - 39 and 19 - 40 show examples of LCD drive waveforms between the SEG6 signal and each common signal in the 1/2 and 1/3 bias methods, respectively. When the select voltage is applied to SEG6 at the timing of COM1 or COM2, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.




Figure 19 - 37 Three-Time-Slice LCD Display Pattern and Electrode Connections

Remark 100-pin products: n = 0 to 14

-CD panel




Figure 19 - 38 Example of Connecting Three-Time-Slice LCD Panel

X': Can be used to store any data because there is no corresponding segment in the LCD panel.

 \mathbf{x} : Can always be used to store any data because the three-time-slice mode is being used.

Data memory address




Figure 19 - 39 Three-Time-Slice LCD Drive Waveform Examples Between SEG6 and Each Common Signals (1/2 Bias Method)




Figure 19 - 40 Three-Time-Slice LCD Drive Waveform Examples Between SEG6 and Each Common Signals (1/3 Bias Method)

19.10.4 Four-time-slice display example

Figure 19 - 42 shows how the 12-digit LCD panel having the display pattern shown in Figure 19 - 41 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM3). This example displays data "123456.789012" in the LCD panel. The contents of the display data register (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (£.) displayed in the seventh digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 and SEG13 pins according to Table 19 - 21 at the timing of the common signals COM0 to COM3; see **Figure 19 - 41** for the relationship between the segment signals and LCD segments.

Segment SEG12 SEG13 Common СОМО Select Select COM1 Deselect Select COM₂ Select Select СОМЗ Select Select

Table 19 - 21 Select and Deselect Voltages (COM0 to COM3)

According to Table 19 - 21, it is determined that the display data register location (F040CH) that corresponds to SEG12 must contain 1101.

Figure 19 - 43 shows examples of LCD drive waveforms between the SEG12 signal and each common signal. When the select voltage is applied to SEG12 at the timing of COM0, an alternate rectangle waveform, +VLCD/ -VLCD, is generated to turn on the corresponding LCD segment.

COM2 COM3

Figure 19 - 41 Four-Time-Slice LCD Display Pattern and Electrode Connections

Remark 100-pin products: n = 0 to 21

SEG_{2n+1}




Figure 19 - 42 Example of Connecting Four-Time-Slice LCD Panel

Data memory address

LCD panel

Figure 19 - 43 Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (1/2)





Figure 19 - 44 Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (2/2)



19.10.5 Six-time-slice display example

Figure 19 - 46 shows how the 15x6 dot LCD panel having the display pattern shown in Figure 19 - 45 is connected to the segment signals (SEG2 to SEG16) and the common signals (COM0 to COM5). This example displays data "123" in the LCD panel. The contents of the display data register (addresses F0402H to F0410H) correspond to this display.

The following description focuses on numeral "3." (\Im) displayed in the first digit. To display "3." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG2 to SEG6 pins according to Table 19 - 22 at the timing of the common signals COM0 to COM5; see **Figure 19 - 45** for the relationship between the segment signals and LCD segments.

Segment SEG2 SEG3 SEG4 SEG5 SEG6 Common COM0 Select Select Select Select Select COM1 Deselect Deselect Select Deselect Deselect COM₂ Select Deselect Deselect Deselect Deselect СОМ3 Deselect Select Deselect Deselect Deselect Deselect COM4 Select Deselect Deselect Select COM5 Deselect Select Select Select Deselect

Table 19 - 22 Select and Deselect Voltages (COM0 to COM5)

According to Table 19 - 22, it is determined that the display data register location (F0402H) that corresponds to SEG2 must contain 010001.

Figure 19 - 47 shows examples of LCD drive waveforms between the SEG2 signal and each common signal. When the select voltage is applied to SEG2 at the timing of COM0, a waveform is generated to turn on the corresponding LCD segment.




Figure 19 - 45 Six-Time-Slice LCD Display Pattern and Electrode Connections

Remark 100-pin products: n = 0 to 7





Figure 19 - 46 Example of Connecting Six-Time-Slice LCD Panel

 \mathbf{x} : Can always be used to store any data because the six-time-slice mode is being used.

Figure 19 - 47 Six-Time-Slice LCD Drive Waveform Examples Between SEG2 and Each Common Signals (1/4 Bias Method)



19.10.6 Eight-time-slice display example

Figure 19 - 49 shows how the 15×8 dot LCD panel having the display pattern shown in Figure 19 - 48 is connected to the segment signals (SEG4 to SEG18) and the common signals (COM0 to COM7). This example displays data "123" in the LCD panel. The contents of the display data register (addresses F0404H to F0412H) correspond to this display.

The following description focuses on numeral "3" (3) displayed in the first digit. To display "3" in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG4 to SEG8 pins according to Table 19 - 23 at the timing of the common signals COM0 to COM7; see **Figure 19 - 48** for the relationship between the segment signals and LCD segments.

Segment SEG4 SEG5 SEG6 SEG7 SEG8 Common COM0 Select Select Select Select Select Deselect COM1 Deselect Select Deselect Deselect Deselect COM₂ Deselect Deselect Select Deselect СОМЗ Deselect Select Deselect Deselect Deselect Deselect Deselect COM4 Select Deselect Deselect COM5 Select Deselect Deselect Deselect Select COM6 Deselect Select Select Select Deselect COM7 Deselect Deselect Deselect Deselect Deselect


Table 19 - 23 Select and Deselect Voltages (COM0 to COM7)

According to Table 19 - 23, it is determined that the display data register location (F0404H) that corresponds to SEG4 must contain 00110001.

Figure 19 - 50 and 19 - 51shows examples of LCD drive waveforms between the SEG4 signal and each common signal. When the select voltage is applied to SEG4 at the timing of COM0, a waveform is generated to turn on the corresponding LCD segment.

Figure 19 - 48 Eight-Time-Slice LCD Display Pattern and Electrode Connections

Remark 100-pin products: n = 0 to 7



RENESAS

Figure 19 - 49 Example of Connecting Eight-Time-Slice LCD Panel

LCD panel

Figure 19 - 50 Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (1/2)






Figure 19 - 51 Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (2/2)



CHAPTER 20 DATA TRANSFER CONTROLLER (DTC)

The term "8 higher-order bits of the address" in this chapter indicates bits 15 to 8 of 20-bit address as shown below.



Unless otherwise specified, the 4 highest-order address bits all become 1 (values are of the form FxxxxH).

20.1 Functions of DTC

The data transfer controller (DTC) is a function that transfers data between memories without using the CPU. The DTC is activated by a peripheral function interrupt to perform data transfers. The DTC and CPU use the same bus, and the DTC takes priority over the CPU in using the bus.

Table 20 - 1 lists the DTC Specifications.

Table 20 - 1 DTC Specifications

Address space which can be transferred Sources 1st SFR area, RAM area (excluding general-purpose registers), mirror area Note, data flash memory area Note, and SFR area, RAM area (excluding general-purpose registers), mirror area Note, data flash memory area Note, and SFR area, RAM area (excluding general-purpose registers), mirror area Note, data flash memory area Note, and SFR area (excluding general-purpose registers), 2nd SFR area Maximum number of transfers Repeat mode 256 times Maximum size of block to (Bott transfer) Maximum size of block to (Bott transfer) Normal mode (16-bit transfer) Normal mode (16-bit transfer) Repeat mode 255 bytes Unit of transfers STransfer mode Repeat mode 255 bytes Unit of transfers Normal mode Repeat mode Repe	Item		Specification			
Address space which can be transferred Address space Sources Sources Sources Sources Sources Sources Sources St SFR area, RAM area (excluding general-purpose registers), mirror area Note, data flash memory area Note, 2nd SFR area Destinations St SFR area, RAM area (excluding general-purpose registers), 2nd SFR area Destinations SFR area Set SFR area	Activation sources		30 sources			
Sources 1st SFR area, RAM area (excluding general-purpose registers), mirror area Note, data flash memory area Note, 2nd SFR area	Allocatable control data		24 sets			
Sources 1st SFR area, RAM area (excluding general-purpose registers), mirror area **oe**, adata tiash memory area **oe**,	Address space which can Address space		64 Kbytes (F0000H to FFFFFH), excluding general-purpose registers			
Maximum number of transfers Repeat mode 255 times Maximum size of block to be transferred 256 bytes Maximum size of block to be transferred 256 bytes Mormal mode 3512 bytes Morm	be transferred	Sources				
Repeat mode 255 times		Destinations	1st SFR area, RAM area (excluding general-purpose registers), 2nd SFR area			
Normal mode 256 bytes	Maximum number of	Normal mode	256 times			
the transferred Repeat mode	transfers	Repeat mode	255 times			
Repeat mode Shots	Maximum size of block to be transferred		256 bytes			
Unit of transfers 8 bits/16 bits Transfer mode Normal mode Repeat mode Normal mode Repeat mode Normal mode Normal mode Normal mode Repeat mode Normal mode Normal mode Repeat mode Normal			512 bytes			
Transfer mode Normal mode Repeat mode Repeat mode Repeat mode On completion of the transfer causing the DTCCTj register value to change from 1 to 0, the repeat area address is initialized and the DTRLDj register value is reloaded to the DTCCTj register to continue transfers. Normal mode Repeat mode Addresses of the area not selected as the repeat area are fixed or incremented.		Repeat mode	255 bytes			
Repeat mode Repeat mode On completion of the transfer causing the DTCCTj register value to change from 1 to 0, the repeat area address is initialized and the DTRLDj register value is reloaded to the DTCCTj register to continue transfers. Address control Normal mode Repeat mode Repeat mode Repeat mode Repeat mode Normal mode Refer to Table 20 - 5 DTC Activation Sources and Vector Addresses. Interrupt request Normal mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer. Repeat mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed on completion of the data transfer. When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer. Transfer start When bits DTCENi0 to DTCENi7 in the DTCENi7 registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. Transfer stop Normal mode Normal mo	Unit of transfers		8 bits/16 bits			
Address control Normal mode Fixed or incremented Repeat mode Addresses of the area not selected as the repeat area are fixed or incremented. Refer to Table 20 - 5 DTC Activation Sources and Vector Addresses. Interrupt request Normal mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt on completion of the transfer. Transfer start When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. Transfer stop Normal mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. Repeat mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode HALT state DTC operates SNOOZE state DTC operates DTC operates	Transfer mode	Normal mode	Transfers end on completion of the transfer causing the DTCCTj register value to change from 1 to 0.			
Repeat mode Addresses of the area not selected as the repeat area are fixed or incremented. Refer to Table 20 - 5 DTC Activation Sources and Vector Addresses. Interrupt request Normal mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer. Repeat mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer. When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. Transfer stop Normal mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode BALT state DTC operates DTC operates DTC operates		Repeat mode	address is initialized and the DTRLDj register value is reloaded to the DTCCTj register to continue			
Priority of activation sources Refer to Table 20 - 5 DTC Activation Sources and Vector Addresses. When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer. Repeat mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer. Transfer start When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation disabled). When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. Repeat mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode DTC operates DTC operates DTC operates	Address control Normal mode		Fixed or incremented			
Interrupt request Normal mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer. Repeat mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer. When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode HALT state DTC operates DTC ope		Repeat mode	Addresses of the area not selected as the repeat area are fixed or incremented.			
activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer. Repeat mode When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer. Transfer start When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. Transfer stop Normal mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby MALT state DTC operates DTC operates DTC operates	Priority of activation source	es	Refer to Table 20 - 5 DTC Activation Sources and Vector Addresses.			
RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer. When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated. Transfer stop Normal mode No	Interrupt request	Normal mode	activation source interrupt request is generated for the CPU, and interrupt handling is performed on			
started each time the corresponding DTC activation sources are generated. Transfer stop Normal mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. Repeat mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode HALT state DTC operates DTC operates		Repeat mode	RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt			
When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. Repeat mode When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode HALT state DTC operates DTC operates	Transfer start		, , , , , , , , , , , , , , , , , , , ,			
• When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled). Operation in standby mode HALT state DTC operates DTC operates	Transfer stop Normal mode		, ,			
mode SNOOZE state DTC operates		Repeat mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while			
SNOOZE state DTC operates	Operation in standby	HALT state	DTC operates			
STOP state DTC stops	mode	SNOOZE state	DTC operates			
		STOP state	DTC stops			

Note In the HALT mode and SNOOZE mode, these areas cannot be set as the sources for DTC transfer since the flash memory is stopped.


Remark i = 0 to 3, j = 0 to 23



20.2 Configuration of DTC

Figure 20 - 1 shows the DTC Block Diagram.

Figure 20 - 1 DTC Block Diagram



20.3 Registers Controlling DTC

Table 20 - 2 lists the Registers Controlling DTC.

Table 20 - 2 Registers Controlling DTC

Register Name	Symbol
Peripheral enable register 1	PER1
DTC activation enable register 0	DTCEN0
DTC activation enable register 1	DTCEN1
DTC activation enable register 2	DTCEN2
DTC activation enable register 3	DTCEN3
DTC base address register	DTCBAR

Table 20 - 3 lists DTC Control Data.

DTC control data is allocated in the DTC control data area in RAM.

The DTCBAR register is used to set the 256-byte area, including the DTC control data area and the DTC vector table area where the start address for control data is stored.

Table 20 - 3 DTC Control Data

Register Name	Symbol
DTC Control Register j	DTCCRj
DTC Block Size Register j	DTBLSj
DTC Transfer Count Register j	DTCCTj
DTC Transfer Count Reload Register j	DTRLDj
DTC Source Address Register j	DTSARj
DTC Destination Address Register j	DTDARj

Remark j = 0 to 23


20.3.1 Allocation of DTC control data area and DTC vector table area

The DTCBAR register is used to set the 256-byte area where DTC control data and the vector table within the RAM area.

Figure 20 - 2 shows a Memory Map Example when DTCBAR Register is Set to FBH.

In the 192-byte DTC control data area, the space not used by the DTC can be used as RAM.

Figure 20 - 2 Memory Map Example when DTCBAR Register is Set to FBH



The areas where the DTC control data and vector table can be allocated differ depending on the product.

- Caution 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as the DTC control data area or DTC vector table area.
- Caution 2. Make sure the stack area, the DTC control data area, and the DTC vector table area do not overlap.
- Caution 3. The internal RAM area in the following products cannot be used as the DTC control data area or DTC vector table area when using the self-programming and data-flash functions.

 All products: FE900H to FED09H
- Caution 4. The internal RAM area in the following products cannot be used as the DTC control data area or DTC vector table area when using the on-chip debugging trace function.

All products: FED00H to FF0FFH



20.3.2 Control data allocation

Control data is allocated beginning with each start address in the order: Registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj (j = 0 to 23).

The higher 8 bits for start addresses 0 to 23 are set by the DTCBAR register, and the lower 8 bits are separately set according to the vector table assigned to each activation source.

Figure 20 - 3 shows Control Data Allocation.

Caution 1. Change the data in registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj when the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 3) in the DTCENi register is set to 0 (DTC activation disabled).

Caution 2. Do not access DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, or DTDARj using a DTC transfer.




Figure 20 - 3 Control Data Allocation

Remark xx: Value set in DTCBAR register

Table 20 - 4 Start Address of Control Data

j	Address
11	Fxx98H
10	Fxx90H
9	Fxx88H
8	Fxx80H
7	Fxx78H
6	Fxx70H
5	Fxx68H
4	Fxx60H
3	Fxx58H
2	Fxx50H
1	Fxx48H
0	Fxx40H

j	Address
23	FxxF8H
22	FxxF0H
21	FxxE8H
20	FxxE0H
19	FxxD8H
18	FxxD0H
17	FxxC8H
16	FxxC0H
15	FxxB8H
14	FxxB0H
13	FxxA8H
12	FxxA0H

xx: Value set in DTCBAR register

20.3.3 Vector table

When the DTC is activated, one control data is selected according to the data read from the vector table which has been assigned to each activation source, and the selected control data is read from the DTC control data area.

Table 20 - 5 lists the DTC Activation Sources and Vector Addresses. A one byte of the DTC vector table is assigned to each activation source, and data from 40H to F8H is stored in each area to select one of the 24 control data sets. The higher 8 bits for the DTC vector address are set by the DTCBAR register, and 00H to 1EH are allocated to the lower 8 bits corresponding to the DTC activation source.

Caution Change the start address of the DTC control data area to be set in the vector table when the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 3) in the DTCENi register is set to 0 (activation disabled).

Example: When DTCBAR is set to FBH. Control data 23 FFBF8H Control data 15 FFB88H DTC control data area FFB40H to FFBF8H (when DTCBAR is set to FBH) Control data 2 FFB50H Example: When the DTC activating trigger is Control data 1 FFB48H generated as a result of the A/D conversion Control data 0 FFB40H The DTC reads the control data at FFB88H in the control data area of the vector table (88H) and transfers the data from the Comparator 68H ADC. FFB27H detection 1 End of A/D 88H FFB0AH DTC vector table conversion FFB00H to FFB27H (when DTCBAR is set to FBH) FFB02H 48H INTP1 FFB01H 50H INTP0 F8H FFB00H Reserved

Figure 20 - 4 Start Address of Control Data and Vector Table

Table 20 - 5 DTC Activation Sources and Vector Addresses

Interrupt Request Source	Source No.	DTC Vector Address	Priority
Reserved	0	Address set in DTCBAR register +00H	Highest
INTP0	1	Address set in DTCBAR register +01H	A
INTP1	2	Address set in DTCBAR register +02H	
INTP2	3	Address set in DTCBAR register +03H	1
INTP3	4	Address set in DTCBAR register +04H	1
INTP4	5	Address set in DTCBAR register +05H	
INTP5	6	Address set in DTCBAR register +06H	
INTP6	7	Address set in DTCBAR register +07H	
INTP7	8	Address set in DTCBAR register +08H	
Key input	9	Address set in DTCBAR register +09H	
A/D conversion end	10	Address set in DTCBAR register +0AH	
UART0 reception transfer end	11	Address set in DTCBAR register +0BH	
UART0 transmission transfer end/CSI00 transfer end or buffer empty/IIC00 transfer end	12	Address set in DTCBAR register +0CH	
UART1 reception transfer end	13	Address set in DTCBAR register +0DH	
UART1 transmission transfer end/CSI10 transfer end or buffer empty/IIC10 transfer end	14	Address set in DTCBAR register +0EH	
UART2 reception transfer end	15	Address set in DTCBAR register +0FH	-
UART2 transmission transfer end/CSI20 transfer end or buffer empty/IIC20 transfer end	16	Address set in DTCBAR register +10H	
UART3 reception transfer end	17	Address set in DTCBAR register +11H	
UART3 transmission transfer end/CSI30 transfer end or buffer empty/IIC30 transfer end	18	Address set in DTCBAR register +12H	
End of channel 0 of timer array unit 0 count or capture	19	Address set in DTCBAR register +13H	1
End of channel 1 of timer array unit 0 count or capture	20	Address set in DTCBAR register +14H	
End of channel 2 of timer array unit 0 count or capture	21	Address set in DTCBAR register +15H	
End of channel 3 of timer array unit 0 count or capture	22	Address set in DTCBAR register +16H	
End of channel 4 of timer array unit 0 count or capture	23	Address set in DTCBAR register +17H	
End of channel 5 of timer array unit 0 count or capture	24	Address set in DTCBAR register +18H	
End of channel 6 of timer array unit 0 count or capture	25	Address set in DTCBAR register +19H	
End of channel 7 of timer array unit 0 count or capture	26	Address set in DTCBAR register +1AH	
12-bit interval timer	27	Address set in DTCBAR register +1BH	
8-bit interval timer 00	28	Address set in DTCBAR register +1CH	
8-bit interval timer 01	29	Address set in DTCBAR register +1DH	♥
Comparator detection 0	30	Address set in DTCBAR register +1EH	Lowest

20.3.4 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise. When using the DTC, be sure to set bit 3 (DTCEN) to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 20 - 5 Format of Peripheral enable register 1 (PER1)

Address: F007AH Afte		After reset: 00l	H R/W					
Symbol	<7>	6	<5>	4	<3>	2	<1>	<0>
PER1	TMKAEN	0	CMPEN	0	DTCEN	0	MUXEN	DACEN

DTCEN	Control of DTC input clock supply
0	Stops input clock supply. • DTC cannot run.
1	Enables input clock supply. • DTC can run.

Caution Be sure to clear bits 6, 4 and 2 to 0.

20.3.5 DTC control register j (DTCCRj) (j = 0 to 23)

The DTCCRj register is used to control the DTC operating mode.

Figure 20 - 6 Format of DTC control register j (DTCCRj)

Address:	Refer to 20.3.	2 Control data	allocation.	After res	set: Undefined	R/W		
Symbol	7	6	5	4	3	2	1	0
DTCCRj	0	SZ	RPTINT	CHNE	DAMOD	SAMOD	RPTSEL	MODE
Г								

SZ	Data size selection
0	8 bits
1	16 bits

RPTINT	Enabling/disabling repeat mode interrupts		
0	Interrupt generation disabled		
1	Interrupt generation enabled		
The setting of	The setting of the RPTINT bit is invalid when the MODE bit is 0 (normal mode).		

CHNE	Enabling/disabling chain transfers
0	Chain transfers disabled
1	Chain transfers enabled
Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).	

DAMOD	Transfer destination address control						
0	Fixed						
1	ncremented						
The setting of the DAMOD bit is invalid when the MODE bit is 1 (repeat mode) and the RPTSEL bit is 0 (transfer							
destination is the repeat area).							

SAMOD	Transfer source address control						
0	Fixed						
1	Incremented						
The setting of is the repeat a	The setting of the SAMOD bit is invalid when the MODE bit is 1 (repeat mode) and the RPTSEL bit is 1 (transfer source						

RPTSEL	Repeat area selection					
0	0 Transfer destination is the repeat area					
1	Transfer source is the repeat area					
The setting of	The setting of the RPTSEL bit is invalid when the MODE bit is 0 (normal mode).					

MODE	Transfer mode selection
0	Normal mode
1	Repeat mode

Caution Do not access the DTCCRj register using a DTC transfer.



20.3.6 DTC block size register j (DTBLSj) (j = 0 to 23)

This register is used to set the block size of the data to be transferred by one activation.

Figure 20 - 7 Format of DTC block size register j (DTBLSj)

Address:	Refer to 20.3.	2 Control data	allocation.	After res	set: Undefined	R/W	R/W				
Symbol	7	6	5	4	3	2	1	0			
DTBLSj	DTBLSj7	DTBLSj6	DTBLSj5	DTBLSj4	DTBLSj3	DTBLSj2	DTBLSj1	DTBLSj0			

DTBLSj	Transfer Block Size								
	8-Bit Transfer	16-Bit Transfer							
00H	256 bytes	512 bytes							
01H	1 byte	2 bytes							
02H	2 bytes	4 bytes							
03H	3 bytes	6 bytes							
•	•	•							
•	•	•							
•	•	•							
FDH	253 bytes	506 bytes							
FEH	254 bytes	508 bytes							
FFH	255 bytes	510 bytes							

Caution Do not access the DTBLSj register using a DTC transfer.

20.3.7 DTC transfer count register j (DTCCTj) (j = 0 to 23)

This register is used to set the number of DTC data transfers. The value is decremented by 1 each time DTC transfer is activated once.

Figure 20 - 8 Format of DTC transfer count register j (DTCCTj)

Address: Refer to 20.3.2 Control data allocation. After reset: Undefined R/W Symbol 7 6 5 3 2 0 1 DTCCTj1 DTCCTj DTCCTj7 DTCCTj6 DTCCTj5 DTCCTj4 DTCCTj3 DTCCTj2 DTCCTj0

DTCCTj	Number of Transfers
00H	256 times
01H	Once
02H	2 times
03H	3 times
•	•
•	•
•	•
FDH	253 times
FEH	254 times
FFH	255 times

Caution Do not access the DTCCTj register using a DTC transfer.



20.3.8 DTC transfer count reload register j (DTRLDj) (j = 0 to 23)

This register is used to set the initial value of the transfer count register in repeat mode. Since the value of this register is reloaded to the DTCCT register in repeat mode, set the same value as the initial value of the DTCCT register.

Figure 20 - 9 Format of DTC transfer count reload register j (DTRLDj)

Address:	Refer to 20.3.	2 Control data	allocation.	After res	set: Undefined	R/W	R/W				
	7	6	5	4	3	2	1	0			
DTRLDj	DTRLDj7	DTRLDj6	DTRLDj5	DTRLDj4	DTRLDj3	DTRLDj2	DTRLDj1	DTRLDj0			

Caution Do not access the DTRLDj register using a DTC transfer.

20.3.9 DTC source address register j (DTSARj) (j = 0 to 23)

This register is used to specify the transfer source address for data transfer.

When the SZ bit in the DTCCRj register is set to 1 (16-bit transfer), the lowest bit is ignored and the address is handled as an even address.

Figure 20 - 10 Format of DTC source address register j (DTSARj)

Address: Refer to 20.3.2 Control data allocation.								After re	set: Und	defined	R/	W				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DTSARj	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS	DTS
	ARj15	ARj14	ARj13	ARj12	ARj11	ARj10	ARj9	ARj8	ARj7	ARj6	ARj5	ARj4	ARj3	ARj2	ARj1	ARj0

Caution 1. Do not set the general-purpose register (FFEE0H to FFEFFH) space to the transfer source address. Caution 2. Do not access the DTSARj register using a DTC transfer.

20.3.10 DTC destination address register j (DTDARj) (j = 0 to 23)

This register is used to specify the transfer destination address for data transfer.

When the SZ bit in the DTCCRj register is set to 1 (16-bit transfer), the lowest bit is ignored and the address is handled as an even address.

Figure 20 - 11 Format of DTC destination address register j (DTDARj)

Address: Refer to 20.3.2 Control data allocation.								After re	set: Und	defined	R/	W				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DTDARj	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD	DTD
	ARJ15	ARJ14	ARJ13	ARJ12	ARJ11	ARJ10	ARJ9	ARJ8	ARJ/	ARJ6	ARJ5	ARJ4	ARJ3	ARJ2	ARJ1	ARJ0

Caution 1. Do not set the general-purpose register (FFEE0H to FFEFFH) space to the transfer source address. Caution 2. Do not access the DTDARj register using a DTC transfer.



20.3.11 DTC activation enable register i (DTCENi) (i = 0 to 3)

This is an 8-bit register which enables or disables DTC activation by interrupt sources. Table 20 - 6 lists the Correspondences between Interrupt Sources and Bits DTCENi0 to DTCENi7.

The DTCENi register can be set by an 8-bit memory manipulation instruction and a 1-bit memory manipulation instruction.

Caution 1. Modify bits DTCENi0 to DTCENi7 if an activation source corresponding to the bit has not been generated.

Caution 2. Do not access the DTCENi register using a DTC transfer.

Figure 20 - 12 Format of DTC activation enable register i (DTCENi) (i = 0 to 3)

Address: F02E8H (DTCEN0), F02E9H (DTCEN1), F02EAH (DTCEN2), After reset: 00H R/W F02EBH (DTCEN3) 7 6 5 4 2 0 Symbol 3 1 DTCENi DTCENi7 DTCENi6 DTCENi5 DTCENi4 DTCENi3 DTCENi2 DTCENi1 DTCENi0 DTCENi7 DTC activation enable i7 Λ Activation disabled Activation enabled The DTCENi7 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt. DTCENi6 DTC activation enable i6 0 Activation disabled 1 Activation enabled The DTCENi6 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.

DTCENi5	DTC activation enable i5						
0	Activation disabled						
1	ctivation enabled						
The DTCENi5	The DTCENi5 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.						

DTCENi4	DTC activation enable i4					
0	Activation disabled					
1	Activation enabled					
The DTCENi4 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.						

	DTCENi3	DTC activation enable i3						
	0	0 Activation disabled						
	1	1 Activation enabled						
-	The DTCENi3 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.							

DTCENi2	DTC activation enable i2						
0	Activation disabled						
1	1 Activation enabled						
The DTCENi2 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.							

DTCENi1	DTC activation enable i1						
0	Activation disabled						
1	Activation enabled						
The DTCENi1 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.							

DTCENi0	DTC activation enable i0							
0	ctivation disabled							
1	Activation enabled							
The DTCENi0	The DTCENi0 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.							

Table 20 - 6 Correspondences between Interrupt Sources and Bits DTCENi0 to DTCENi7

Register	DTCENi7 Bit	DTCENi6 Bit	DTCENi5 Bit	DTCENi4 Bit	DTCENi3 Bit	DTCENi2 Bit	DTCENi1 Bit	DTCENi0 Bit
DTCEN0	Reserved	INTP0	INTP1	INTP2	INTP3	INTP4	INTP5	INTP6
DTCEN1	INTP7	Key input	A/D	UART0	UART0	UART1	UART1	UART2
			conversion	reception	transmission	reception	transmission	reception
			end	transfer end	transfer	transfer end	transfer	transfer end
					end/CSI00		end/CSI10	
					transfer end		transfer end	
					or buffer		or buffer	
					empty/IIC00		empty/IIC10	
					transfer end		transfer end	
DTCEN2	UART2	UART3	UART3	End of	End of	End of	End of	End of
	transmission	reception	transmission	channel 0 of	channel 1 of	channel 2 of	channel 3 of	channel 4 of
	transfer	transfer end	transfer	timer array	timer array	timer array	timer array	timer array
	end/CSI20		end/CSI30	unit 0 count	unit 0 count	unit 0 count	unit 0 count	unit 0 count
	transfer end		transfer end	or capture	or capture	or capture	or capture	or capture
	or buffer		or buffer					
	empty/IIC20		empty/IIC30					
	transfer end		transfer end					
DTCEN3	End of	End of	End of	End of 12-bit	End of 8-bit	End of 8-bit	Comparator	Reserved
	channel 5 of	channel 6 of	channel 7 of	interval timer	interval timer	interval timer	detection 0	
	timer array	timer array	timer array		00	01		
	unit 0 count	unit 0 count	unit 0 count					
	or capture	or capture	or capture					

Remark i = 0 to 3

20.3.12 DTC base address register (DTCBAR)

This is an 8-bit register used to set the following addresses: the vector address where the start address of the DTC control data area is stored and the address of the DTC control data area. The value of the DTCBAR register is handled as the higher 8 bits to generate a 16-bit address.

- Caution 1. Change the DTCBAR register value with all DTC activation sources set to activation disabled.
- Caution 2. Do not rewrite the DTCBAR register more than once.
- Caution 3. Do not access the DTCBAR register using a DTC transfer.
- Caution 4. For the allocation of the DTC control data area and the DTC vector table area, refer to the cautions on 20.3.1 Allocation of DTC control data area and DTC vector table area.

Figure 20 - 13 Format of DTC base address register (DTCBAR)

Address: F02E0H		After reset: FD	H R/W					
Symbol	7	6	5	4	3	2	1	0
DTCBAR	DTCBAR7	DTCBAR6	DTCBAR5	DTCBAR4	DTCBAR3	DTCBAR2	DTCBAR1	DTCBAR0

20.4 DTC Operation

When the DTC is activated, control data is read from the DTC control data area to perform data transfers and control data after data transfer is written back to the DTC control data area. Twenty-four sets of control data can be stored in the DTC control data area, which allows 24 types of data transfers to be performed.

There are two transfer modes (normal mode and repeat mode) and two transfer sizes (8-bit transfer and 16-bit transfer). When the CHNE bit in the DTCCRj (j = 0 to 23) register is set to 1 (chain transfers enabled), multiple control data is read and data transfers are continuously performed by one activation source (chain transfers).

A transfer source address is specified by the 16-bit register DTSARj, and a transfer destination address is specified by the 16-bit register DTDARj.

The values in registers DTSARj and DTDARj are separately incremented or fixed according to the control data after the data transfer.

20.4.1 Activation sources

The DTC is activated by an interrupt signal from the peripheral functions. The interrupt signals to activate the DTC are selected with the DTCENi (i = 0 to 3) register.

The DTC sets the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi register to 0 (activation disabled) during operation when the setting of data transfer (the first transfer in chain transfers) is either of the following:

- A transfer that causes the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- A transfer that causes the DTCCTj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

Figure 20 - 14 shows the DTC Internal Operation Flowchart.

DTC activation source 0 is written to the bit among bits DTCENi0 to DTCENi7 and an interrupt request is generated when transfer is generation either of the following: - A transfer that causes the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode - A transfer that causes the DTCCTj register value to change from 1 to 0 while the RPTINT bit is 1 in repeat mode Read DTC vector DTCENi0 to DTCENi7: Bits in DTCENi (i = 0 to 3) register RPTINT, CHNE: Bits in DTCCRj (j = 0 to 23) register Read control data Write 0 to the bit among bits Yes DTCENi0 to DTCENi7 Branch (1) Generate an interrupt request **▼** No Read control data Transfer data Read control data Transfer data Write back Write back Transfer data Transfer data control data control data Yes Write back Yes Write back CHNE = 1? control data CHNE = 1? control data No Yes CHNE = 1? CHNE = 1? No No Interrupt handling End

Figure 20 - 14 DTC Internal Operation Flowchart

Note 0 is not written to the bit among bits DTCENi0 to DTCENi7 for data transfers activated by the setting to enable chain transfers (the CHNE bit is 1). Also, no interrupt request is generated.

20.4.2 Normal mode

One to 256 bytes of data are transferred by one activation during 8-bit transfer and 2 to 512 bytes during 16-bit transfer. The number of transfers can be 1 to 256 times. When the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 is performed, the DTC generates an interrupt request corresponding to the activation source to the interrupt controller during DTC operation, and sets the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 3) in the DTCENi register to 0 (activation disabled).

Table 20 - 7 lists Register Functions in Normal Mode. Figure 20 - 15 shows Data Transfers in Normal Mode.


Table 20 - 7 Register Functions in Normal Mode

Register Name	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of data transfers
DTC transfer count reload register j	DTRLDj	Not used Note
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address

Note Initialize this register to 00H when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.

Remark j = 0 to 23

Figure 20 - 15 Data Transfers in Normal Mode



DT	CCR Reg	ister Setti	ng	Source Address	Destination Address	Source Address	Destination Address
DAMOD	SAMOD	RPTSEL	MODE	Control	Control	after Transfer	after Transfer
0	0	Χ	0	Fixed	Fixed	SRC	DST
0	1	Х	0	Incremented	Fixed	SRC + N	DST
1	0	Х	0	Fixed	Incremented	SRC	DST + N
1	1	Х	0	Incremented	Incremented	SRC + N	DST + N

X: 0 or 1

The processing shown inside the dotted line is automatically executed by the DTC.

- (1) Example 1 of using normal mode: Consecutively capturing A/D conversion results The DTC is activated by an A/D conversion end interrupt and the value of the A/D conversion result register is transferred to RAM.
 - The vector address is FFB0AH and control data is allocated at FFBA0H to FFBA7H
 - Transfers 2-byte data of the A/D conversion result data register 0 (F0620H, F0621H) to 80 bytes of FFD80H to FFDCFH of RAM


DTCBAR = FBH Vector address (FFB0AH) = A0H DTCCR12 (FFBA0H) = 48H DTBLS12 (FFBA1H) = 01H **FDCEH** DTCCT12 (FFBA2H) = 28H DTSAR12 (FFBA4H) = 0620H RAM DTDAR12 (FFBA6H) = FD80H A/D conversion result FD80H register DTCEN15 = 1 Starting A/D conversion No A/D conversion end interrupt? Yes Yes DTCCT12 = 01H? No DTCEN15 = 0 Data transfer Data transfer Occurrence of A/D conversion end interrupt

Figure 20 - 16 Example 1 of using normal mode: Consecutively capturing A/D conversion results

The value of the DTRLD12 register is not used because of normal mode, but initialize the register to 00H when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.

- (2) Example 2 of using normal mode: UART consecutive transmission The DTC is activated by a UART0 transmit buffer empty interrupt and the value of RAM is transferred to the UART0 transmit buffer.
 - The vector address is FFB0CH and control data is allocated at FFBC8H to FFBCFH
 - Transfers 8 bytes of FFCF8H to FFCFFH of RAM to the UART0 transmit buffer (FFF10H)

Figure 20 - 17 Example 2 of using normal mode: UART0 consecutive transmission



The value of the DTRLD17 register is not used because of normal mode, but initialize the register to 00H when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.

Start the first UART0 transmission by software. The second and subsequent transmissions are automatically sent when the DTC is activated by a transmit buffer empty interrupt.

20.4.3 Repeat mode

One to 255 bytes of data are transferred by one activation. Either of the transfer source or destination should be specified as the repeat area. The number of transfers can be 1 to 255 times. On completion of the specified number of transfers, the DTCCTj (j = 0 to 23) register and the address specified for the repeat area are initialized to continue transfers. When the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the DTC generates an interrupt request corresponding to the activation source to the interrupt controller during DTC operation, and sets the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 3) register to 0 (activation disabled). When the RPTINT bit in the DTCCRj register is 0 (interrupt generation disabled), no interrupt request is generated even if the data transfer causing the DTCCTj register value to change to 0 is performed. Also, bits DTCENi0 to DTCENi7 are not set to 0.


Table 20 - 8 lists Register Functions in Repeat Mode. Figure 20 - 18 shows Data Transfers in Repeat Mode.

Table 20 - 8 Register Functions in Repeat Mode

Register Name	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of data transfers
DTC transfer count reload register j	DTRLDj	This register value is reloaded to the DTCCTj register (the number of transfers is initialized).
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address


Remark j = 0 to 23

Figure 20 - 18 Data Transfers in Repeat Mode



DT	CCR Reg	ister Setti	ng	Source Address	Destination Address	Source Address	Destination Address
DAMOD	SAMOD	RPTSEL	MODE	Control	Control	after Transfer	after Transfer
0	Х	1	1	Repeat area	Fixed	SRC + N	DST
1	Χ	1	1	Repeat area	Incremented	SRC + N	DST + N
Х	0	0	1	Fixed	Repeat area	SRC	DST + N
X	1	0	1	Incremented	Repeat area	SRC + N	DST + N

X: 0 or 1



DT	CCR Reg	ister Setti	ng	Source Address	Destination Address	Source Address	Destination Address
DAMOD	SAMOD	RPTSEL	MODE	Control	Control	after Transfer	after Transfer
0	Х	1	1	Repeat area	Fixed	SRC0	DST
1	Х	1	1	Repeat area	Incremented	SRC0	DST + N
Х	0	0	1	Fixed	Repeat area	SRC	DST0
Х	1	0	1	Incremented	Repeat area	SRC + N	DST0

SRC0: Initial source address value DST0: Initial destination address value


X: 0 or 1

Caution 1. When repeat mode is used, the lower 8 bits of the initial value for the repeat area address must be 00H.

Caution 2. When repeat mode is used, the data size of the repeat area must be set to 255 bytes or less.

- (1) Example 1 of using repeat mode: Outputting a stepping motor control pulse using ports The DTC is activated using the interval timer function of channel 0 of timer array unit 0, and the pattern of the motor control pulse stored in the code flash memory is transferred to the general-purpose port.
 - The vector address is FFC14H and control data is allocated at FFCD0H to FFCD7H
 - Transfers 8-byte data of 02000H to 02007H of the code flash memory from the mirror space (F2000H to F2007H) to port register 1 (FFF01H)
 - A repeat mode interrupt is disabled

Figure 20 - 19 Example 1 of using repeat mode: Outputting a stepping motor control pulse using ports



To stop the output, stop the timer first and then clear DTCEN24.


(2) Example 2 of using repeat mode: Outputting a sine wave using the 12-bit D/A converter

The DTC is activated using the interval timer function of channel 4 of timer array unit 0, and the table of the sine wave stored in the data flash memory is transferred to the 12-bit D/A conversion value setting register 0 (FFF70H).

The timer interval time is set to the D/A output setup time.

- The vector address is FFC17H and control data is allocated at FFCD8H to FFCDFH
- Transfers 128-byte data of F1200H to F127FH of the data flash memory to the D/A conversion value setting register (FFF70H)
- · A repeat mode interrupt is disabled

Figure 20 - 20 Example 2 of using repeat mode: Outputting a sine wave using the 12-bit D/A converter



To stop the output, stop the timer first and then clear DTCEN20.

20.4.4 Chain transfers

When the CHNE bit in the DTCCRj (j = 0 to 22) register is 1 (chain transfers enabled), multiple data transfers can be continuously performed by one activation source.

When the DTC is activated, one control data is selected according to the data read from the vector address corresponding to the activation source, and the selected control data is read from the DTC control data area. When the CHNE bit for the control data is 1 (chain transfers enabled), the next control data immediately following the current control data is read and transferred after the current transfer is completed. This operation is repeated until the data transfer with the control data for which the CHNE bit is 0 (chain transfers disabled) is completed. When chain transfers are performed using multiple control data, the number of transfers set for the first control data is enabled, and the number of transfers set for the second and subsequent control data to be processed will be invalid.

Figure 20 - 21 shows Data Transfers during Chain Transfers.




Figure 20 - 21 Data Transfers during Chain Transfers


- Caution 1. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).
- Caution 2. During chain transfers, bits DTCENi0 to DTCENi7 (i = 0 to 3) in the DTCENi register are not set to 0 (activation disabled) for the second and subsequent transfers. Also, no interrupt request is generated.

(1) Example of using chain transfers: Consecutively capturing A/D conversion results and transferring to the timer data register 00 (TDR00)

The DTC is activated by an A/D conversion end interrupt and A/D conversion results are transferred to RAM, and then transferred to the register TDR00.

- The vector address is FFB0AH
- Control data of capturing A/D conversion results is allocated at FFBA0H to FFBA7H
- · Control data to be transferred to the register TDR00 is allocated at FFBA8H at FFBAFH
- Transfers 2-byte data of the A/D conversion result register 0 (F0620H, F0621H) to FFD80H to FFDCFH of RAM, and transfers the data of the A/D conversion result register 0 (F0620H, F0621H) to the register TDR00 (FFF18H, FFF19H)

Figure 20 - 22 Example of using chain transfers: Consecutively capturing A/D conversion results and transferring to TDR00



20.5 Notes on DTC

20.5.1 Setting DTC registers and vector table

- Do not access the DTC extended special function register (2nd SFR), the DTC control data area, the DTC vector table area, or the general-register (FFEE0H to FFEFFH) space using a DTC transfer.
- Modify the DTC base address register (DTCBAR) while all DTC activation sources are set to activation disabled.
- Do not rewrite the DTC base address register (DTCBAR) twice or more.
- Modify the data of the DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, or DTDARj (j = 0 to 23) register when the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 3) register is 0 (activation disabled).
- Modify the start address of the DTC control data area to be set in the vector table when the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 3) register is 0 (activation disabled).
- Do not allocate RAM addresses which are used as a DTC transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.

20.5.2 Allocation of DTC control data area and DTC vector table area

The areas where the DTC control data and vector table can be allocated differ, depending on the usage conditions.

- It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as the DTC control data area or DTC vector table area.
- Make sure the stack area, the DTC control data area, and the DTC vector table area do not overlap.
- Initialize the DTRLD register to 00H even in normal mode when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.
- The internal RAM area in the following products cannot be used as the DTC control data area or DTC vector table area when using the self-programming and data-flash functions.

All products: FE900H to FED09H

• The internal RAM area in the following products cannot be used as the DTC control data area or DTC vector table area when using the on-chip debugging trace function.

All products: FED00H to FF0FFH



20.5.3 DTC pending instruction

Even if a DTC transfer request is generated, DTC transfer is held pending immediately after the following instructions. Also, the DTC is not activated between PREFIX instruction code and the instruction immediately after that code.

- Call/return instruction
- Unconditional branch instruction
- Conditional branch instruction
- Read access instruction for code flash memory
- Bit manipulation instructions for IFxx, MKxx, PRxx, and PSW, and an 8-bit manipulation instruction that has the ES register as operand
- · Instruction for accessing the data flash memory
- Instruction of Multiply, Divide, Multiply & Accumulate (excluding MULU)
- Caution 1. When a DTC transfer request is acknowledged, all interrupt requests are held pending until DTC transfer is completed.
- Caution 2. While the DTC is held pending by the DTC pending instruction, all interrupt requests are held pending.

20.5.4 Operation when accessing data flash memory space

Because DTC data transfer is suspended to access the data flash space, be sure to add the DTC pending instruction.

If the data flash space is accessed after an instruction execution from start of DTC data transfer, a 3-clock wait will be inserted to the next instruction.

Instruction 1

DTC data transfer

 $Instruction \leftarrow \ \ The \ wait \ of \ three \ clock \ cycles \ occurs.$

MOV A, ! Data Flash space



20.5.5 Number of DTC execution clock cycles

Table 20 - 9 lists the Operations Following DTC Activation and Required Number of Cycles for each operation.

Table 20 - 9 Operations Following DTC Activation and Required Number of Cycles

Vector Read	Contro	ol Data	Data Read	Data Write
vector Nead	Read	Write-back	Data Neau	Data Wille
1	4	Note 1	Note 2	Note 2

- Note 1. For the number of clock cycles required for control data write-back, refer to Table 20 10 Number of Clock Cycles Required for Control Data Write-Back Operation.
- Note 2. For the number of clock cycles required for data read/write, refer to Table 20 11 Number of Clock Cycles Required for One Data Read/Write Operation.

Table 20 - 10 Number of Clock Cycles Required for Control Data Write-Back Operation

DT	CCR Reg	jister Sett	ing	Address Setting		Co	ntrol Register t	o be Written B	ack	Number
DAMOD	SAMOD	RPTSEL	MODE	Source	Destination	DTCCTj	DTRLDj	DTSARj	DTDARj	of Clock
						Register	Register	Register	Register	Cycles
0	0	X	0	Fixed	Fixed	Written back	Written back	Not written	Not written	1
								back	back	
0	1	×	0	Incremented	Fixed	Written back	Written back	Written back	Not written	2
		,	,	moromoritou	1 100	William Back	William Back	William Back	back	
1	0	Х	0	Fixed	Incremented	Written back	Written back	Not written	Written back	2
'	O		O	Tixea	moremented	WITHOUT DACK	WIIIIOII DACK	back	WITHOUT DACK	
1	1	Χ	0	Incremented	Incremented	Written back	Written back	Written back	Written back	3
0	Х	1	1	Danast	Fixed	Written back	Written back	Written back	Not written	2
	Α	'	'	Repeat area	TIXCU	WITHOUT BACK	WILLOII BACK	WITHOUT BACK	back	
1	Χ	1	1	area	Incremented	Written back	Written back	Written back	Written back	3
Х	0	0	1	Fixed	Daniel	Written back	Written back	Not written	Written back	2
^	U	U	1	rixed	Repeat area	WILLET DACK	WILLET DACK	back	WILLEIT DACK	2
Х	1	0	1	Incremented	aita	Written back	Written back	Written back	Written back	3

Remark j = 0 to 23; X: 0 or 1

Table 20 - 11 Number of Clock Cycles Required for One Data Read/Write Operation

Operation	RAM	Code Flash	Data Flash	Special function register (SFR)	Extended spec	cial function register (2nd SFR)
Operation	IXAIVI	Memory	Memory	Special function register (SFR)	No Wait State	Wait States
Data read	1	2	4	1	1	1 + number of wait states Note
Data write	1			1	1	1 + number of wait states Note

Note The number of wait states differs depending on the specifications of the register allocated to the extended special function register (2nd SFR) to be accessed.



20.5.6 DTC response time

Table 20 - 12 lists the DTC Response Time. The DTC response time is the time from when the DTC activation source is detected until DTC transfer starts. It does not include the number of DTC execution clocks.

Table 20 - 12 DTC Response Time

	Minimum Time	Maximum Time
Response Time	3 clocks	19 clocks

Note that the response from the DTC may be further delayed under the following cases. The number of delayed clock cycles differs depending on the conditions.

- When executing an instruction from the internal RAM Maximum response time: 20 clocks
- When executing a DTC pending instruction (refer to 20.5.3 DTC pending instruction)
- Maximum response time: Maximum response time for each condition + execution clock cycles for the instruction to be held pending under the condition.
- When accessing the 8-bit interval timer counter register n (TRTn) that a wait occurs
 Maximum response time: Maximum response time for each condition + 1 clock

Remark 1 clock: 1/fclk (fclk: CPU/peripheral hardware clock)

20.5.7 DTC activation sources

- After inputting a DTC activation source, do not input the same activation source again until DTC transfer is completed.
- While a DTC activation source is generated, do not manipulate the DTC activation enable bit corresponding to the source.
- If DTC activation sources conflict, their priority levels are determined in order to select the source for activation when the CPU acknowledges the DTC transfer. For details on the priority levels of activation sources, refer to **20.3.3 Vector table**.
- When DTC activation is enabled under either of the following conditions, a DTC transfer is started and an interrupt is generated after completion of the transfer. Therefore, enable DTC activation after confirming the comparator monitor flag (CnMON) as necessary. (n = 0)
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the rising edge for the comparator, and IVCMP > IVREF (or internal reference voltage: 1.45 V)
- The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the falling edge for the comparator, and IVCMP < IVREF (or internal reference voltage: 1.45 V)



20.5.8 Operation in standby mode status

Status	DTC Operation	
HALT mode	Operable (Operation is disabled while in the low power consumption RTC mode)	
STOP mode	DTC activation sources can be accepted Note 1	
SNOOZE mode	Operable Notes 2, 3, 4	

- Note 1. In the STOP mode, detecting a DTC activation source enables transition to SNOOZE mode and DTC transfer.

 After completion of transfer, the system returns to the STOP mode. However, since the code flash memory and the data flash memory are stopped during the SNOOZE mode, the flash memory cannot be set as the transfer source.
- Note 2. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected as fclk.
- Note 3. When a transfer end interrupt is set as a DTC activation source from the CSIp SNOOZE mode function, release the SNOOZE mode by the transfer end interrupt to start CPU processing after completion of DTC transfer, or use a chained transfer to set CSIp reception again (writing 1 to the STm0 bit, writing 0 to the SWCm bit, setting of the SSCm register, and writing 1 to the SSm0 bit).
- Note 4. When a transfer end interrupt is set as a DTC activation source from the UARTq SNOOZE mode function, release the SNOOZE mode by the transfer end interrupt to start CPU processing after completion of DTC transfer, or use a chained transfer to set UARTq reception again (writing 1 to the STm1 bit, writing 0 to the SWCm bit, setting of the SSCm register, and writing 1 to the SSm1 bit).

Remark p = 00, 20; q = 0, 2; m = 0, 1

CHAPTER 21 EVENT LINK CONTROLLER (ELC)

21.1 Functions of ELC

The event link controller (ELC) mutually connects (links) events output from each peripheral function. By linking events, it becomes possible to coordinate operation between peripheral functions directly without going through the CPU.

The ELC has the following functions.

- Capable of directly linking event signals from 22 types of peripheral functions to specified peripheral functions
- Event signals can be used as activation sources for operating any one of 8 types of peripheral functions

21.2 Configuration of ELC

Figure 21 - 1 shows the ELC Block Diagram.

Figure 21 - 1 ELC Block Diagram

21.3 Registers Controlling ELC

Table 21 - 1 lists the Registers Controlling ELC.

Table 21 - 1 Registers Controlling ELC

Register Name	Symbol
Event link setting register 00	ELSELR00
Event link setting register 01	ELSELR01
Event link setting register 02	ELSELR02
Event link setting register 03	ELSELR03
Event link setting register 04	ELSELR04
Event link setting register 05	ELSELR05
Event link setting register 06	ELSELR06
Event link setting register 07	ELSELR07
Event link setting register 08	ELSELR08
Event link setting register 09	ELSELR09
Event link setting register 10	ELSELR10
Event link setting register 11	ELSELR11
Event link setting register 12	ELSELR12
Event link setting register 13	ELSELR13
Event link setting register 14	ELSELR14
Event link setting register 15	ELSELR15
Event link setting register 16	ELSELR16
Event link setting register 17	ELSELR17
Event link setting register 18	ELSELR18
Event link setting register 19	ELSELR19
Event link setting register 20	ELSELR20
Event link setting register 21	ELSELR21

21.3.1 Event output destination select register n (ELSELRn) (n = 00 to 21)

An ELSELRn register links each event signal to an operation of an event-receiving peripheral function (link destination peripheral function) after reception.

Do not set multiple event inputs to the same event output destination (event receive side). The operation of the event-receiving peripheral function will become undefined, and event signals may not be received correctly. In addition, do not set the event link generation source and the event link output destination to the same function. Set an ELSELRn register during a period when no event output peripheral functions are generating event signals.

Table 21 - 2 lists the Correspondence Between ELSELRn (n = 00 to 21) Registers and Peripheral Functions and Table 21 - 3 lists the Correspondence Between Values Set to ELSELRn (n = 00 to 21) Registers and Operation of Link Destination Peripheral Functions at Reception.

Figure 21 - 2 Format of Event output destination select register n (ELSELRn)

Address	Address: F01C0H (ELSELR00) to F01D5H (ELSELR21)		21) After re	set: 00H	R/W			
Symbol	7	6	5	4	3	2	1	0
ELSELRn	0	0	0	0	ELSELn3	ELSELn2	ELSELn1	ELSELn0

ELSELn3	ELSELn2	ELSELn1	ELSELn0	Event link selection
0	0	0	0	Event link disabled
0	0	0	1	Select operation of peripheral function 1 to link Note
0	0	1	0	Select operation of peripheral function 2 to link Note
0	0	1	1	Select operation of peripheral function 3 to link Note
0	1	0	0	Select operation of peripheral function 4 to link Note
0	1	0	1	Select operation of peripheral function 5 to link Note
0	1	1	0	Select operation of peripheral function 6 to link Note
0	1	1	1	Select operation of peripheral function 7 to link Note
1	0	0	0	Select operation of peripheral function 8 to link Note
	Other tha	an above	•	Setting prohibited

See Table 21 - 3 Correspondence Between Values Set to ELSELRn (n = 00 to 21) Registers and Operation of Link Destination Peripheral Functions at Reception.

Note

Table 21 - 2 Correspondence Between ELSELRn (n = 00 to 21) Registers and Peripheral Functions

Register Name	Event Generator (Output Origin of Event Input n)	Event Description
ELSELR00	External interrupt edge detection 0	INTP0
ELSELR01	External interrupt edge detection 1	INTP1
ELSELR02	External interrupt edge detection 2	INTP2
ELSELR03	External interrupt edge detection 3	INTP3
ELSELR04	External interrupt edge detection 4	INTP4
ELSELR05	External interrupt edge detection 5	INTP5
ELSELR06	External interrupt edge detection 6	INTP6
ELSELR07	External interrupt edge detection 7	INTP7
ELSELR08	Key return signal detection	INTKR
ELSELR09	RTC fixed-cycle signal/Alarm match detection	INTRTC
ELSELR10	12-bit interval timer signal detection	INTIT
ELSELR11	8-bit interval timer channel 00 compare match	INTIT00
	16-bit interval timer channel 0 compare match (cascaded)	
ELSELR12	8-bit interval timer channel 01 compare match	INTIT01
ELSELR13	TAU channel 00 Count end/Capture end	INTTM00
ELSELR14	TAU channel 01 Count end/Capture end	INTTM01
ELSELR15	TAU channel 02 Count end/Capture end	INTTM02
ELSELR16	TAU channel 03 Count end/Capture end	INTTM03
ELSELR17	TAU channel 04 Count end/Capture end	INTTM04
ELSELR18	TAU channel 05 Count end/Capture end	INTTM05
ELSELR19	TAU channel 06 Count end/Capture end	INTTM06
ELSELR20	TAU channel 07 Count end/Capture end	INTTM07
ELSELR21	Comparator detection 0	COMP_C0EVT
		(comparator 0 detection)

Table 21 - 3 Correspondence Between Values Set to ELSELRn (n = 00 to 21) Registers and Operation of Link

Destination Peripheral Functions at Reception

Bits ELSELn3 to ELSELn0 in ELSELRn Register	Link Destination Number	Link Destination Peripheral Function	Link Destination Peripheral Function
0000B	_	Event link disabled	_
0001B	1	A/D converter	A/D conversion starts
0010B	2	Timer input of timer array unit 0 channel 0 Note 1	Delay counter, input pulse interval measurement, external event counter
0011B	3	Timer input of timer array unit 0 channel 1 Note 2	Delay counter, input pulse interval measurement, external event counter
0100B	4	Operational amplifier ELC trigger 0	Operation starts
0101B	5	Operational amplifier ELC trigger 1	Operation starts
0110B	6	Operational amplifier ELC trigger 2	Operation starts
0111B	7	DA0 Note 3	Enable analog output(AN0) channel 0
1000B	8	DA1 Note 3	Enable analog output(AN1) channel 1
Other than above	_	Setting prohibited	_

- Note 1. To select the timer input of timer array unit 0 channel 0 as the link destination peripheral function, set the operating clock for channel 0 to fclk using timer clock select register 0 (TPS0), set the noise filter of the TI00 pin to OFF (TNFEN00 = 0) using noise filter enable register 1 (NFEN1), and then set the timer output used for channel 0 to an event input signal from the ELC using timer input select register 0 (TIS0).
- Note 2. To select the timer input of timer array unit 0 channel 1 as the link destination peripheral function, set the operating clock for channel 1 to fCLK using timer clock select register 0 (TPS0), set the noise filter of the TI01 pin to OFF (TNFEN01 = 0) using noise filter enable register 1 (NFEN1), and then set the timer output used for channel 1 to an event input signal from the ELC using timer input select register 0 (TIS0).
- Note 3. Disable linking of events through the ELC before placing the chip in STOP mode.

21.4 ELC Operation

The path for using an event signal generated by a peripheral function as an interrupt request to the interrupt control circuit is independent from the path for using it as an ELC event. Therefore, each event signal can be used as an event signal for operation of an event-receiving peripheral function, regardless of interrupt control.

In addition, event link operation can be performed without being influenced by the presence or absence of a CPU clock supply. However, the operating clock of a peripheral function needs to be supplied and be in an operational state.

Figure 21 - 3 shows the Relationship Between Interrupt Handling and ELC. The figure show an example of an interrupt request status flag and a peripheral function possessing the enable bits that control enabling/disabling of such interrupts.

A peripheral function which receives an event from the ELC will perform the operation corresponding to the event-receiving peripheral function after reception of an event.




Figure 21 - 3 Relationship Between Interrupt Handling and ELC

Note

Not available depending on the peripheral function.

Table 21 - 4 lists the Response of Peripheral Functions That Receive Events.

Table 21 - 4 Response of Peripheral Functions That Receive Events

Event Receiver No.	Event Link Destination Function	Operation after Event Reception	Response
1	A/D converter	A/D conversion	A hardware trigger of A/D conversion is generated after 1 or 2 cycles of fCLK after an ELC event is generated.
2	Timer array unit 0 Timer input of channel 0	Delay counter Input pulse width measurement	The edge is detected 3 or 4 cycles of fCLK after an ELC event is generated.
3	Timer array unit 0 Timer input of channel 1	External event counter	
4	Operational amplifier ELC trigger 0	Operational amplifier activation	An event from the ELC is directly used as an activation trigger of operational amplifier 0.
5	Operational amplifier ELC trigger 1	Operational amplifier activation	An event from the ELC is directly used as an activation trigger of operational amplifier 1.
6	Operational amplifier ELC trigger 2	Operational amplifier activation	An event from the ELC is directly used as an activation trigger of operational amplifier 2.
7	Channel 0 of D/A converter	Analog output from channel 0	A trigger of D/A conversion on channel 0 is generated after 1 or 2 clock cycles of fclk after an ELC event is generated.
8	Channel 1 of D/A converter	Analog output from channel 1	A trigger of D/A conversion on channel 1 is generated after 1 or 2 clock cycles of fCLK after an ELC event is generated.

CHAPTER 22 INTERRUPT FUNCTIONS

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

The number of interrupt sources are shown below.

		80-pin	100-pin
Maskable interrupts	External	9	9
	Internal	31	31

22.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the default priority of vectored interrupt servicing. For the default priority, see **Tables 22** - 1 to 22 - 4.

A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

22.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to five reset sources (see **Tables 22 - 1** to **22 - 4**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.



Table 22 - 1 Interrupt Source List (1/4)

Interrupt	Default		Interrupt Source	Internal/	Vector	Basic	100-pin	80-pin
Type	Priority Note 1	Name	Trigger	External	Table Address	Configuration Type Note 2		
	0	INTWDTI	Watchdog timer interval Note 3 (75% of overflow time + 1/2fiL)	Internal	00004H	(A)	V	V
	1	INTLVI	Voltage detection Note 4		00006H		√	√
	2	INTP0	Pin input edge detection	External	H80000	(B)	√	V
	3	INTP1			0000AH		√	√
	4	INTP2			0000CH		√	V
	5	INTP3			0000EH		√	V
	6	INTP4			00010H		√	√
	7	INTP5			00012H		√	V
Maskable	8	INTST2/ INTCSI20/ INTIIC20	UART2 transmission transfer end or buffer empty interrupt/CSI20 transfer end or buffer empty interrupt/IIC20 transfer end	Internal	00014H	(A)	V	V
	9	INTSR2	UART2 reception transfer end		00016H		√	V
	10	INTSRE2	UART2 reception communication error occurrence		00018H		V	√
	11	INTSTO/ INTCSI00/ INTIIC00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt/IIC00 transfer end		0001EH		V	√
	12	INTTM00	End of timer channel 0 count or capture		00020H		√	√
	13	INTSR0	UART0 reception transfer end		00022H]	√	√

Note 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 39 indicates the lowest priority.

Note 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 22 - 1.

Note 3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.

Note 4. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is cleared to 0.

Table 22 - 2 Interrupt Source List (2/4)

Interrupt	Default		Interrupt Source	Internal/E	Vector	Basic	100-pin	80-pin
Туре	Priority Note 1	Name	Trigger	xternal	Table Address	Configuration Type Note 2		
Maskable	14	INTSRE0	UART0 reception communication error occurrence	Internal	00024H	(A)	V	√
		INTTM01H	End of timer channel 1 count or capture (at higher 8-bit timer operation)				V	V
	15 INTST1/ INTCSI10 INTIIC10		UART1 transmission transfer end or buffer empty interrupt/CSI10 transfer end or buffer empty interrupt/IIC10 transfer end		00026H		V	V
	16	INTSR1	UART1 reception transfer end		00028H		1	√
	17	INTSRE1	UART1 reception communication error occurrence		0002AH		V	V
		INTTM03H	End of timer channel 03 count or capture (at higher 8-bit timer operation)				V	V
	18	INTIICA0	End of IICA0 communication		0002CH		√	√
	19	INTRTIT	RTC correction timing		0002EH		√	√
	20	INTTM01	End of timer channel 01 count or capture (at 16-bit/lower 8-bit timer operation)		00032H		V	V
	21	INTTM02	End of timer channel 02 count or capture		00034H		√	√
	22	INTTM03	End of timer channel 03 count or capture (at 16-bit/lower 8-bit timer operation)		00036H		V	V
	23	INTAD	End of A/D conversion		00038H		√	√
	24	INTRTC	Fixed-cycle signal of real-time clock/alarm match detection		0003AH		V	V
	25	INTIT	Interval signal of 12-bit interval timer detection		0003CH		√	√
	26	INTKR	Key return signal detection Ext		0003EH	(C)	√	√
	27 INTST3/ UART3 transmission transfer end or buffer empty interrupt/CSl30 transfer end or buffer empty interrupt/IIC30 transfer end		Internal	00040H	(A)	V	V	

Note 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 39 indicates the lowest priority.

Note 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 22 - 1.

Table 22 - 3 Interrupt Source List (3/4)

Interrupt	Type Priority		Interrupt Source	Internal/E	Vector	Basic	100-pin	80-pin
Туре	Priority Note 1	Name	Trigger	xternal	Table Address	Configuration Type Note 2		
Maskable	28	INTSR3	UART3 reception transfer end	Internal	00042H	(A)	V	V
	29	INTSRE3	UART3 reception communication error occurrence		00044H		V	V
	30	INTTM04	End of timer channel 04 count or capture		00046H		√	V
	31	INTTM05	End of timer channel 05 count or capture		00048H		V	V
	32	INTP6	Pin input edge detection Ex		0004AH	(B)	√	V
	33	INTP7			0004CH		V	V
	34	INTCMP0	Comparator detection 0	Internal	00050H	(A)	V	V
	35	INTTM06	End of timer channel 06 count or capture		00054H		V	V
	36	INTTM07	End of timer channel 07 count or capture		00056H		V	V
	37	INTIT00	End of 8-bit interval timer 00 count (at 8-bit/16-bit timer operation)		00058H		V	V
	38	INTIT01	IT01 End of 8-bit interval timer 01 count		0005AH		V	V
	39 INTFL Reserved Note 3			00062H		√	V	

Note 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 39 indicates the lowest priority.

Note 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 22 - 1.

Note 3. Be used at the flash self programming library or the data flash library.

Table 22 - 4 Interrupt Source List (4/4)


Interrupt	Default		Interrupt Source	Internal/	Vector	Basic	100-pin	80-pin
Type	Priority Note 1	Name	Trigger	External	Table Address	Configuration Type Note 2		
Software	_	BRK	Execution of BRK instruction	_	0007EH	(D)	1	V
Reset	_	RESET	RESET pin input	-	00000H	_	1	V
		POR	Power-on-reset				√	V
		LVD	Voltage detection Note 3				1	V
		WDT	Overflow of watchdog timer				1	V
		TRAP	Execution of illegal instruction Note 4				V	V
		IAW	Illegal-memory access				1	V
		RPE	RAM parity error				V	V

- **Note 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 39 indicates the lowest priority.
- Note 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 22 1.
- Note 3. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is set to 1.
- Note 4. When the instruction code in FFH is executed.


 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Figure 22 - 1 Basic Configuration of Interrupt Function

(A) Internal maskable interrupt




(B) External maskable interrupt (INTPn)




IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag
PR0: Priority specification flag 0
PR1: Priority specification flag 1

Remark n = 0 to 7

(C) External maskable interrupt (INTKR)



(D) Software interrupt



IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag
PR0: Priority specification flag 0
PR1: Priority specification flag 1

Remark n = 0 to 7

22.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)
- External interrupt rising edge enable registers (EGP0)
- External interrupt falling edge enable registers (EGN0)
- Program status word (PSW)

Tables 22 - 5 to **22 - 8** show a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 22 - 5 Flags Corresponding to Interrupt Request Sources (1/4)

				•	•	. ,		
Interrupt Source	Interrupt Red	quest Flag	Interrupt M	ask Flag	Priority Specifica	tion Flag	100-pin	80-pin
		Register		Register]	Register		
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0,	PR00L,	√	\checkmark
					WDTIPR1	PR10L		
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1		√	V
INTP0	PIF0		PMK0		PPR00, PPR10		√	V
INTP1	PIF1		PMK1		PPR01, PPR11		√	V
INTP2	PIF2		PMK2		PPR02, PPR12		√	V
INTP3	PIF3		PMK3		PPR03, PPR13		√	V
INTP4	PIF4		PMK4		PPR04, PPR14		√	V
INTP5	PIF5	1	PMK5	1	PPR05, PPR15		√	V

Table 22 - 6 Flags Corresponding to Interrupt Request Sources (2/4)

Interrupt Source	Interrupt Requ	est Flag	Interrupt Masi	k Flag	Priority Specification Fla	Priority Specification Flag		80-pin
		Register		Register		Register		
INTST2 Note 1	STIF2 Note 1	IF0H	STMK2 Note 1	MK0H	STPR02, STPR12 Note 1	PR00H,	V	1
INTCSI20 Note 1	CSIIF20 Note 1		CSIMK20 Note 1		CSIPR020, CSIPR120 Note 1	PR10H	V	V
INTIIC20 Note 1	IICIF20 Note 1		IICMK20 Note 1		IICPR020, IICPR120 Note 1		√	√
INTSR2	SRIF2		SRMK2		SRPR02, SRPR12		√	√
INTSRE2	SREIF2		SREMK2		SREPR02, SREPR12		√	√
INTST0 Note 2	STIF0 Note 2		STMK0 Note 2		STPR00, STPR10 Note 2		V	V
INTCSI00 Note 2	CSIIF00 Note 2		CSIMK00 Note 2		CSIPR000, CSIPR100 Note 2		V	V
INTIIC00 Note 2	IICIF00 Note 2		IICMK00 Note 2		IICPR000, IICPR100 Note 2		√	√
INTTM00	TMIF00		TMMK00		TMPR000, TMPR100		V	√
INTSR0	SRIF0		SRMK0		SRPR00, SRPR10		V	√

Note 1. If one of the interrupt sources INTST2, INTCSI20, and INTIIC20 is generated, bit 0 of the IF0H register is set to 1. Bit 0 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.

Note 2. If one of the interrupt sources INTST0, INTCSI00, and INTIIC00 is generated, bit 5 of the IF0H register is set to 1. Bit 5 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.

Interrupt Source Interrupt Request Flag Interrupt Mask Flag Priority Specification Flag 100-pin 80-pin Register Register Register INTSRE0 Note 1 IF1L SREMK0 Note 1 MK1L PR01L, $\sqrt{}$ SREIF0 Note 1 SREPR00, SREPR10 Note 1 $\sqrt{}$ PR11L TMMK01H INTTM01H Note 1 TMIF01H Note 1 TMPR001H, TMPR101H Note 1 Note 1 INTCSI10 Note 2 CSIIF10 Note 2 CSIMK10 Note 2 CSIPR010, CSIPR110 Note 2 $\sqrt{}$ INTIIC10 Note 2 IICIF10 Note 2 IICMK10 Note 2 IICPR010, IICPR110 Note 2 V V INTST1 Note 2 STIF1 Note 2 STMK1 Note 2 STPR01, STPR11 Note 2 V INTSR1 SRIF1 SRMK1 SRPR01, SRPR11 $\sqrt{}$ $\sqrt{}$ INTSRE1 Note 3 SREMK1 Note 3 $\sqrt{}$ $\sqrt{}$ SREIF1 Note 3 SREPR01, SREPR11 Note 3 INTTM03H Note 3 TMIF03H Note 3 TMMK03H TMPR003H TMPR103H Note 3 Note 3 INTIICA0 IICAIF0 IICAMK0 IICAPR00, IICAPR10 INTRTIT RTITIF RTITMK RTITPR0, RTITPR1 V V INTTM01 TMIF01 TMMK01 TMPR001, TMPR101 $\sqrt{}$ $\sqrt{}$ INTTM02 TMIF02 IF1H TMMK02 TMPR002, TMPR102 PR01H, $\sqrt{}$ $\sqrt{}$ MK1H PR11H INTTM03 TMIF03 TMMK03 TMPR003. TMPR103 V V INTAD ADIF **ADMK** ADPR0, ADPR1 $\sqrt{}$ $\sqrt{}$ INTRTC **RTCIF RTCMK** RTCPR0, RTCPR1 $\sqrt{}$ $\sqrt{}$ INTIT TMKAIF TMKAMK TMKAPR0, TMKAPR1 $\sqrt{}$ $\sqrt{}$ **INTKR** KRIF KRMK KRPR0, KRPR1 $\sqrt{}$ V INTST3 Note 4 STIF3 Note 4 STMK3 Note 4 $\sqrt{}$ $\sqrt{}$ STPR03, STPR13 Note 4 INTCSI30 Note 4 CSIIF30 Note 4 CSIMK30 Note 4 CSIPR030, CSIPR130 Note 4 $\sqrt{}$ $\sqrt{}$ V V INTIIC30 Note 4 IICIF30 Note 4 IICMK30 Note 4 IICPR030, IICPR130 Note 4 INTSR3 SRIF3 SRMK3 SRPR03, SRPR13

Table 22 - 7 Flags Corresponding to Interrupt Request Sources (3/4)

- Note 1. Do not use a UART0 reception error interrupt and an interrupt of channel 1 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART0 reception error interrupt is not used (EOC01 = 0), UART0 and channel 1 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE0 and INTTM01H is generated, bit 0 of the IF1L register is set to 1. Bit 0 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.
- Note 2. If one of the interrupt sources INTST1, INTCSI10, and INTIIC10 is generated, bit 1 of the IF1L register is set to 1. Bit 1 of the MK1L, PR01L, and PR11L registers supports these three interrupt sources.
- Note 3. Do not use a UART1 reception error interrupt and an interrupt of channel 3 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART1 reception error interrupt is not used (EOC03 = 0), UART1 and channel 3 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE1 and INTTM03H is generated, bit 3 of the IF1L register is set to 1. Bit 3 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.
- **Note 4.** If one of the interrupt sources INTST3, INTCSI30, and INTIIC30 is generated, bit 6 of the IF1H register is set to 1. Bit 6 of the MK1H, PR01H, and PR11H registers supports these three interrupt sources.

Table 22 - 8 Flags Corresponding to Interrupt Request Sources (4/4)

Interrupt Source	Interrupt Requ	uest Flag	Interrupt Ma	sk Flag	Priority Specification F	lag	100-pin	80-pin
		Register		Register		Register		
INTSRE3	SREIF3	IF2L	SREMK3	MK2L	SREPR03, SREPR13	PR02L,	V	√
INTTM04	TMIF04		TMMK04		TMPR004, TMPR104	PR12L	V	√
INTTM05	TMIF05		TMMK05		TMPR005, TMPR105		V	√
INTP6	PIF6		PMK6		PPR06, PPR16		√	√
INTP7	PIF7		PMK7		PPR07, PPR17		√	√
INTCMP0	CMPIF0		СМРМК0		CMPPR00, CMPPR10		√	√
INTTM06	TMIF06	IF2H	TMMK06	MK2H	TMPR006, TMPR106	PR02H,	√	√
INTTM07	TMIF07		TMMK07		TMPR007, TMPR107	PR12H	√	√
INTIT00	ITIF00		ITMK00		ITPR000, ITPR100		V	√
INTIT01	ITIF01		ITMK01		ITPR001, ITPR101		V	√
INTFL	FLIF		FLMK		FLPR0, FLPR1		V	√

22.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, IF2L, and IF2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers, and the IF2L and IF2H registers are combined to form 16-bit registers IF0, IF1, and IF2, they can be set by a 16-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 22 - 2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (1/2)

Address:	FFFE0H	After reset: 00l	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
Address:	FFFE1H	After reset: 00h	H R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	<0>
IF0H	SRIF0	TMIF00	STIF0 CSIIF00 IICIF00	0	0	SREIF2	SRIF2	STIF2 CSIIF20 IICIF20
Address:	FFFE2H	After reset: 00h	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	TMIF01	0	RTITIF	IICAIF0	SREIF1 TMIF03H	SRIF1	CSIIF10 IICIF10 STIF1	SREIF0 TMIF01H
Address:	FFFE3H	After reset: 00h	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1H	SRIF3	CSIIF30 IICIF30 STIF3	KRIF	TMKAIF	RTCIF	ADIF	TMIF03	TMIF02
Address:	FFFD0H	After reset: 00h	H R/W					
Symbol	7	<6>	5	<4>	<3>	<2>	<1>	<0>
IF2L	0	CMPIF0	0	PIF7	PIF6	TMIF05	TMIF04	SREIF3

Figure 22 - 3 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (2/2)

Address:	FFFD1H	After reset: 00l	H R/W					
Symbol	<7>	6	5	4	<3>	<2>	<1>	<0>
IF2H	FLIF	0	0	0	ITIF01	ITIF00	TMIF07	TMIF06

XXIFX	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

- Caution 1. The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Tables 22 5 to 22 8. Be sure to set bits that are not available to the initial value.
- Caution 2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm ("clr1 IF0L,0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IFOL & = 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L

and a, #0FEH

mov IF0L, a

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

22.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt.

The MK0L, MK0H, MK1L, MK1H, MK2L, and MK2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MK0L and MK0H registers, the MK1L and MK1H registers, and the MK2L and MK2H registers are combined to form 16-bit registers MK0, MK1, and MK2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 22 - 4 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (1/2)

Address:	FFFE4H	After reset: FF	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
Address:	FFFE5H	After reset: FF	H R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	<0>
мкон	SRMK0	TMMK00	STMK0 CSIMK00 IICMK00	1	1	SREMK2	SRMK2	STMK2 CSIMK20 IICMK20
Address:	FFFE6H	After reset: FF	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	TMMK01	1	RTITMK	IICAMK0	SREMK1 TMMK03H	SRMK1	CSIMK10 IICMK10 STMK1	SREMK0 TMMK01H
Address:	FFFE7H	After reset: FF	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1H	SRMK3	CSIMK30 IICMK30 STMK3	KRMK	TMKAMK	RTCMK	ADMK	TMMK03	TMMK02
Address:	FFFD4H	After reset: FF	H R/W					_
Symbol	7	<6>	5	<4>	<3>	<2>	<1>	<0>
MK2L	1	CMPMK0	1	PMK7	PMK6	TMMK05	TMMK04	SREMK3

Figure 22 - 5 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (2/2)

Address:	FFFD5H	After reset: FF	H R/W					
Symbol	<7>	6	5	4	<3>	<2>	<1>	<0>
MK2H	FLMK	1	1	1	ITMK01	ITMK00	TMMK07	TMMK06

XXMKX	Interrupt servicing control						
0	Interrupt servicing enabled						
1	Interrupt servicing disabled						

Caution

The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Tables 22 - 5 to 22 - 8. Be sure to set bits that are not available to the initial value.



22.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level. A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, 2L, or 2H). The PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR02L and PR02H registers, the PR10L and PR10H registers, the PR11L and PR11H registers, and the PR12L and PR12H registers are combined to form 16-bit registers PR00, PR01, PR02, PR10, PR11, and PR12, they can be set by a 16-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 22 - 6 Format of Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (1/2)

Address	: FFFE8H	After reset: FFI	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR01 PPR00 LVIPR0		WDTIPR0
Address: FFFECH After reset: FFH			H R/W					
Symbol	<7>	<6>	<5>	<5> <4> <3> <2> <1>				<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1
Address	: FFFE9H	After reset:FFH	I R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	<0>
PR00H	SRPR00	TMPR000	STPR00 CSIPR000 IICPR000	1	1	SREPR02	SRPR02	STPR02 CSIPR020 IICPR020
Address	: FFFEDH	After reset: FFI	H R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	<0>
PR10H	SRPR10	TMPR100	STPR10 CSIPR100 IICPR100	1	1	SREPR12 SRPR12		STPR12 CSIPR120 IICPR120
Address: FFFEAH After reset: FFH R/W								
Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>
PR01L	TMPR001	1	RTITPR0	IICAPR00	SREPR01 TMPR003H	SRPR01	CSIPR010 IICPR010 STPR01	SREPR00 TMPR001H
							SIFKUI	

Figure 22 - 7 Format of Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR11H, PR11L, PR11H, PR12L, PR12H) (2/2)

Address:	FFFEEH	After reset: FF	H R/W							
Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>		
PR11L	TMPR101	1	RTITPR1	IICAPR10	SREPR11 TMPR103H	SRPR11	CSIPR110 IICPR110 STPR11	SREPR10 TMPR101H		
Address: FFFEBH After rese			H R/W							
Symbol	<7>	<6>	<5>	<4>	<4> <3> <2> <1>					
PR01H	SRPR03	CSIPR030 IICPR030 STPR03	KRPR0	TMKAPR0	RTCPR0	ADPR0	TMPR003	TMPR002		
Address:	FFFEFH	After reset: FF	H R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR11H	SRPR13	CSIPR130 IICPR130 STPR13	KRPR1	TMKAPR1	APR1 RTCPR1 ADPR1		TMPR103	TMPR102		
Address:	FFFD8H	After reset: FF	H R/W							
Symbol	7	<6>	5	<4>	<4> <3> <2> <1>		<1>	<0>		
PR02L	1	CMPPR00	1	PPR07	PPR06	TMPR005	TMPR004	SREPR03		
Address:	FFFDCH	After reset: FF	H R/W							
Symbol	7	<6>	5	<4>	<3>	<2>	<1>	<0>		
PR12L	1	CMPPR10	1	PPR17	PPR16	TMPR105	TMPR104	SREPR13		
Address:	FFFD9H	After reset: FF	H R/W							
Symbol	<7>	6	5	4	<3>	<2>	<1>	<0>		
PR02H	FLPR0	1	1	1	ITPR001	ITPR000	TMPR007	TMPR006		
Address:	FFFDDH	After reset: FF	H R/W							
Symbol	<7>	6	5	4 <3> <2		<2>	<1>	<0>		
PR12H	FLPR1	1	1	1	ITPR101	ITPR100	TMPR107	TMPR106		
ſ	XXPR1X XXPR0X Priority level selection									
	0	0 0 Specify level 0 (high priority level)								
	0	0 1 Specify level 1								
	1	0	Specify leve	12						
	1	1	Specify leve	l 3 (low priority	level)					

Caution The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Tables 22 - 5 to 22 - 8. Be sure to set bits that are not available to the initial value.



22.3.4 External interrupt rising edge enable registers (EGP0), external interrupt falling edge enable registers (EGN0)

These registers specify the valid edge for INTP0 to INTP7.

The EGP0 and EGN0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 22 - 8 Format of External Interrupt Rising Edge Enable Registers (EGP0) and External Interrupt Falling Edge Enable Registers (EGN0)

Address: FFF38H		After reset: 00	H R/W									
Symbol	7	6	5	4	3	2	1	0				
EGP0	EGP7	EGP6	EGP5 EGP4 EGP3 EGP2 E		EGP1	EGP0						
Address	: FFF39H	After reset: 00	H R/W									
Symbol	7	6	5	4	3	2	1	0				
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0				
•		1	ı									
	EGPn	EGNn		INTPr	pin valid edge	selection (n = 0	0 to 7)					
	0	0	Edge detection	n disabled								
	0	1	Falling edge	Falling edge								
	1	0	Rising edge									
	1	1	Both rising and	Both rising and falling edges								

Table 22 - 9 shows the Ports Corresponding to EGPn and EGNn Bits.

Table 22 - 9 Ports Corresponding to EGPn and EGNn Bits

Detection	Interrupt Request Signal	
EGP0	EGN0	INTP0
EGP1	EGN1	INTP1
EGP2	EGN2	INTP2
EGP3	EGN3	INTP3
EGP4	EGN4	INTP4
EGP5	EGN5	INTP5
EGP6	EGN6	INTP6
EGP7	EGN7	INTP7

Caution When the input port pins used for the external interrupt functions are switched to the output mode, the INTPn interrupt might be generated upon detection of a valid edge.

When switching the input port pins to the output mode, set the port mode register (PMxx) to 0 after disabling the edge detection (by setting EGPn and EGNn to 0).

Remark 1. For edge detection port, see 2.1 Port Function.

Remark 2. n = 0 to 7

22.3.5 Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. Upon acknowledgment of a maskable interrupt request, if the value of the priority specification flag register of the acknowledged interrupt is not 00, its value minus 1 is transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.




Figure 22 - 9 Configuration of Program Status Word

22.4 Interrupt Servicing Operations

22.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 22 - 10 below.

For the interrupt request acknowledgment timing, see Figures 22 - 11 and 22 - 12.

Table 22 - 10 Time from Generation of Maskable Interrupt Until Servicing

	Minimum Time	Maximum Time ^{Note}
Servicing time	9 clocks	16 clocks

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 22 - 10 shows the Interrupt Request Acknowledgment Processing Algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.





Figure 22 - 10 Interrupt Request Acknowledgment Processing Algorithm

xxIF: Interrupt request flagxxMK: Interrupt mask flagxxPR0: Priority specification flag 0xxPR1: Priority specification flag 1

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)
ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see **Figure 22 - 9**)


Note For the default priority, refer to Tables 22 - 1 to 22 - 4 Interrupt Source List.

Figure 22 - 11 Interrupt Request Acknowledgment Timing (Minimum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

Figure 22 - 12 Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

22.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution The RETI instruction cannot be used for restoring from the software interrupt.

22.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority equal to or lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. However, when setting the IE flag to 1 during the interruption at level 0, other level 0 interruptions can be allowed.

Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 22 - 11 shows Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing and Figures 22 - 13 and 22 - 14 show multiple interrupt servicing examples.



Table 22 - 11 Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing

During Interrupt Servicing

Multiple Interrupt Request		Maskable Interrupt Request								
		Priority Level 0 Priority Level 1 (PR = 00) (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		Software Interrupt Request		
Interrupt Being Serviced		IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	V	×	×	×	×	×	×	×	V
	ISP1 = 0 ISP0 = 1	V	×	V	×	×	×	×	×	V
	ISP1 = 1 ISP0 = 0	V	×	V	×	V	×	×	×	V
	ISP1 = 1 ISP0 = 1	V	×	V	×	V	×	V	×	V
Software interrupt		√	×	√	×	1	×	√	×	V

Remark 1. √: Multiple interrupt servicing enabled

Remark 2. x: Multiple interrupt servicing disabled

Remark 3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment (all interrupts are enabled).

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

Remark 4. PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and PR13L registers.

PR = 00: Specify level 0 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 0 (higher priority level)


PR = 01: Specify level 1 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 1

PR = 10: Specify level 2 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 0

PR = 11: Specify level 3 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 1 (lower priority level)


Figure 22 - 13 Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)

PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1

PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0


PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabledIE = 1: Interrupt request acknowledgment is enabled.



Figure 22 - 14 Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled



Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)

PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1

PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0

PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabledIE = 1: Interrupt request acknowledgment is enabled.

22.4.4 Interrupt servicing during division instruction

The RL78/L1A handles interrupts during the DIVHU/DIVWU instruction in order to enhance the interrupt response when a division instruction is executed.

- When an interrupt is generated while the DIVHU/DIVWU instruction is executed, the instruction is suspended
- After the instruction is suspended, the PC indicates the next instruction after DIVHU/DIVWU
- An interrupt is generated by the next instruction
- PC-3 is stacked to execute the DIVHU/DIVWU instruction again

Normal interrupt	Interrupts while Executing DIVHU/DIVWU Instruction
(SP-1) ← PSW	(SP-1) ← PSW
(SP-2) ← (PC)s	(SP-2) ← (PC-3)S
(SP-3) ← (PC)H	(SP-3) ← (PC-3)H
(SP-4) ← (PC)L	(SP-4) ← (PC-3)L
PCs ← 0000	PCs ← 0000
PCH ← (Vector)	PCH ← (Vector)
PCL ← (Vector)	PCL ← (Vector)
SP ← SP-4	SP ← SP-4
IE ← 0	IE ← 0

POP BC

POP AX

RETI

MOVW AX, #8081H Interrupt 1 Interrupt 2 MOVW BC, #8080H **PUSH AX PUSH AX** MOVW DE, #0002H **PUSH BC PUSH BC** MOVW HL, #0000H **PUSH DE PUSH DE PUSH HL PUSH HL** DIVWU MOVW !addr16, AX MOVW AX, BC DIVWU DIVWU MOVW !addr16, AX MOVW AX, DE POP HL POP HL MOVW !addr16, AX POP DE POP DE MOVW AX, HL

POP BC

POP AX

RETI

The AX, BC, DE, and HL registers are used for DIVHU/DIVWU. Use these registers by stacking them for interrupt servicing.

Caution

MOVW !addr16, AX

Disable interrupts when executing the DIVHU or DIVWU instruction in an interrupt servicing routine. Alternatively, unless they are executed in the RAM area, note that execution of a DIVHU or DIVWU instruction is possible even with interrupts enabled as long as a NOP instruction is added immediately after the DIVHU or DIVWU instruction in the assembly language source code. The following compilers automatically add a NOP instruction immediately after any DIVHU or DIVWU instruction output during the build process.

- V. 1.71 and later versions of the CA78K0R (Renesas Electronics compiler), for both C and assembly language source code
- Service pack 1.40.6 and later versions of the EWRL78 (IAR compiler), for C language source code
- GNURL78 (KPIT compiler), for C language source code


22.4.5 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- EI
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- MULHU
- MULH
- MACHU
- MACH
- Write instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers

Figure 22 - 15 shows the timing at which interrupt requests are held pending.

Figure 22 - 15 Interrupt Request Hold



Remark 1. Instruction N: Interrupt request hold instruction

Remark 2. Instruction M: Instruction other than interrupt request hold instruction



CHAPTER 23 KEY INTERRUPT FUNCTION

23.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by inputting a rising edge/falling edge to the key interrupt input pins (KR0 to KR7).

Table 23 - 1 Assignment of Key Interrupt Detection Pins

Key interrupt pins	Key return mode register (KRM0)	
KR0	KRM00	
KR1	KRM01	
KR2	KRM02	
KR3	KRM03	
KR4	KRM04	
KR5	KRM05	
KR6	KRM06	
KR7	KRM07	


23.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Table 23 - 2 Configuration of Key Interrupt

Item	Configuration
Input	KR0 to KR7
Control register	Key return control register (KRCTL) Key return mode register (KRM0) Key return flag register (KRF) Port mode register 7 (PM7)

Figure 23 - 1 Block Diagram of Key Interrupt



23.3 Registers Controlling Key Interrupt

The key interrupt function is controlled by the following registers:

- Key return control register (KRCTL)
- Key return mode register (KRM0)
- Key return flag register (KRF)
- Port mode register 7 (PM7)

23.3.1 Key return control register (KRCTL)

This register controls the usage of the key return flags (KRF0 to KRF7) and sets the detection edge.

The KRCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23 - 2 Format of Key return control register (KRCTL)

Address:	FFF34H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
KRCTL	KRMD	0	0	0	0	0	0	KREG

KRMD	Usage of key return flags (KRF0 to KRF7)
0	Does not use key return flags
1	Uses key return flags

KREG	Selection of detection edge (KR0 to KR7)
0	Falling edge
1	Rising edge

23.3.2 Key return mode register (KRM0)

This register sets the key interrupt mode.

The KRM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 23 - 3 Format of Key return mode register (KRM0)

Address: I	FFF37H	After reset: 00H	H R/W					
Symbol	7	6	5	4	3	2	1	0
KRM0	KRM07	KRM06	KRM05	KRM04	KRM03	KRM02	KRM01	KRM00
	I/DM0-			Marriata mur		(n 0 to 7)		

KRM0n	Key interrupt mode control (n = 0 to 7)
0	Does not detect key interrupt signal
1	Detects key interrupt signal

- Caution 1. The on-chip pull-up resistors can be applied by setting the corresponding key interrupt input pins (bits) in pull-up resistor register 7 (PU7) to 1.
- Caution 2. An interrupt will be generated if the target bit of the KRM0 register is set while a low level (KREG is set to 0) or a high level (KREG is set to 1) is being input to the key interrupt input pin. To ignore this interrupt, set the KRM0 register after disabling interrupt servicing by using the interrupt mask flag. Afterward, clear the interrupt request flag and enable interrupt servicing after waiting for the key interrupt input low-level width (see 35.4 AC Characteristics).
- Caution 3. The bits not used in the key interrupt mode can be used as normal ports.

23.3.3 Key return flag register (KRF)

This register controls the key return flags (KRF0 to KRF7).

The KRF register can be set by a 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23 - 4 Format of Key return flag register (KRF)

Address:	FFF35H	After reset: 00l	H R/W No	ote				
Symbol	7	6	5	4	3	2	1	0
KRF	KRF7	KRF6	KRF5	KRF4	KRF3	KRF2	KRF1	KRF0

KRFn	Key interrupt flag (n = 0 to 7)					
0	No key interrupt signal has been detected.					
1	1 A key interrupt signal has been detected.					

Note

Writing to 1 is invalid. To clear the KRFn bit, write 0 to the corresponding bit and 1 to the other bits using an 8-bit memory manipulation instruction.

Caution When KRMD = 0, set to KRFn = 1 is prohibited.

23.3.4 Port mode register 7 (PM7)

When port 7 is used as the key interrupt input pins (KR0 to KR7), set the PM7n bit to 1. The output latches of P7n at this time may be 0 or 1.

The PM7 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to FFH.

Use of an on-chip pull-up resistor can be specified in 1-bit units by the pull-up resistor option register 7 (PU7).

Figure 23 - 5 Format of Port mode register 7 (PM7)

Address: F	FF27H	After reset: FFI	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70

	PM7n	I/O mode selection for P7n/KRn pin (n = 0 to 7)				
	0	Output mode (output buffer on)				
1 Input mode (output buffer off)						

CHAPTER 24 STANDBY FUNCTION

24.1 Standby function

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, high-speed on-chip oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

(3) SNOOZE mode

In the case of CSIp or UARTq data reception, DTC start source generation, the STOP mode is exited, and CSIp or UARTq data reception and DTC operation is performed without operating the CPU. This can only be specified when the high-speed on-chip oscillator is selected for the CPU/peripheral hardware clock (fclk).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Caution 1. The STOP mode can be used only when the CPU is operating on the main system clock. The STOP mode cannot be set while the CPU operates with the subsystem clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
- Caution 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction (except SNOOZE mode setting unit).
- Caution 3. When using CSIp or UARTq in the SNOOZE mode, set up serial standby control register m (SSCm) before switching to the STOP mode. For details, see 17.3 Registers Controlling Serial Array Unit.
- Caution 4. Whether the low-speed on-chip oscillator continues to oscillate or stops in the HALT or STOP modes is selected by the WDTON and WDSTBYON bits of the option byte and the WUTMMCK0 bit of the subsystem clock supply mode control register (OSMC). For details, see 5.1 (3) Low-speed on-chip oscillator.

Remark p = 00, 20; q = 0, 2; m = 0, 1



24.2 Registers controlling standby function

The registers which control the standby function are described below.

- Subsystem clock supply mode control register (OSMC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For details of registers described above, see **CHAPTER 5 CLOCK GENERATOR**. For registers which control the SNOOZE mode, **CHAPTER 17 SERIAL ARRAY UNIT**.



24.3 Standby Function Operation

24.3.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

Caution Because the interrupt request signal is used to clear the HALT mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the HALT mode is not entered even if the HALT instruction is executed in such a situation.



Table 24 - 1 Operating Statuses in HALT Mode (1/2)

	HALT Mode Settin	g When HALT Instruction is E	xecuted While CPU is Operati	ing on Main System Clock	
	_	When CPU is Operating on	When CPU is Operating on X1	When CPU is Operating on	
		High-speed On-chip Oscillator	Clock (fx)	External Main System Clock	
Item		Clock (fHOCO)		(fEX)	
System clock		Clock supply to the CPU is stop	Clock supply to the CPU is stopped		
Main system clock	fhoco	Operation continues	Operation disabled		
		(cannot be stopped)			
	fx	Operation disabled	Operation continues (cannot be stopped)	Cannot operate	
	fEX		Cannot operate	Operation continues (cannot be stopped)	
Subsystem clock	fxT	Status before HALT mode was	set is retained		
	fext				
fiL		Set by bits 0 (WDSTBYON) WUTMMCK0 bit of subsyst • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTOI • WUTMMCK0 = 0, WDTON =	em clock supply mode con N = 0: Stops 1, and WDSTBYON = 1: Oscil	ntrol register (OSMC)	
		• WUTMMCK0 = 0, WDTON =	1, and WDSTBYON = 0: Stops	S	
CPU		Operation stopped			
Code flash memory		Operation stopped			
Data flash memory					
RAM		Operation stopped (Operable w	· · · · · · · · · · · · · · · · · · ·		
Port (latch)		Status before HALT mode was	set is retained		
Timer array unit		Operable			
8-bit interval timer					
Real-time clock 2					
12-bit Interval timer					
Watchdog timer		See CHAPTER 11 WATCHDO	G TIMER.		
Clock output/buzzer output		Operable			
A/D converter		_			
D/A converter		_			
Operational amplifier		_			
Voltage reference					
Comparator		_			
Analog MUX					
Low-resistance switch					
Serial array unit (SAU)					
Serial interface (IICA)					
LCD controller/driver		Operable (However, this depen- clock: operation is possible if th selected clock is stopped.)			
DTC		Operable			
ELC		Operable function blocks can be linked			
Power-on-reset function		Operable			
Voltage detection function					
External interrupt					
Key interrupt function					
CRC operation function	High-speed CRC				
	General-purpose CRC	Operation stopped (capable of for calculations from the RAM a		ss by the DTC to obtain date	
RAM parity error detection function		Operation stopped (Operable w	hile in the DTC is executed)		
RAM guard function		7			
SFR guard function		7			
Illegal-memory access dete	ction function	7			

Remark Operation stopped: Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode. fHoco: High-speed on-chip oscillator clock fex: External main system clock

fil: Low-speed on-chip oscillator clock fxt: XT1 clock

fx: X1 clock fext: External subsystem clock



Table 24 - 2 Operating Statuses in HALT Mode (2/2)

	HALT Mode Setting	When HALT Instruction is Executed	While CPU is Operating on Subsystem Clock	
Item		When CPU is Operating on XT1 Clock (fxT)	When CPU is Operating on External Subsystem Clock (fext)	
System clock		Clock supply to the CPU is stopped		
Main system	fHOCO	Operation disabled		
clock	fx			
	fEX			
Subsystem	fxT	Operation continues (cannot be stopped)	Cannot operate	
clock	fext	Cannot operate	Operation continues (cannot be stopped)	
fiL		Set by bits 0 (WDSTBYON) and 4 (WD WUTMMCK0 bit of subsystem clock su • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDST • WUTMMCK0 = 0, WDTON = 1, and WDST	pply mode control register (OSMC) BYON = 1: Oscillates	
CPU		Operation stopped		
Code flash memory				
Data flash memory				
RAM		Operation stopped (Operable while in the DT	C is executed)	
Port (latch)		Status before HALT mode was set is retained	1	
Timer array unit		Operable (Operation is disabled while in the I the OSMC register is 1))	low consumption RTC mode (when the RTCLPC bit of	
8-bit interval timer		Operable		
Real-time clock 2				
12-bit Interval timer				
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER.		
Clock output/buzzer	output	Operable (Operation is disabled while in the low consumption RTC mode (when the RTCLPC bit of the OSMC register is 1))		
A/D converter		Operation disabled		
D/A converter		Operable (Operation is disabled while in the low consumption RTC mode (when the RTCLPC bit of the OSMC register is 1))		
Operational amplifie	r	Operable		
Voltage reference				
Analog MUX		Operation disabled		
Low-resistance swite	ch			
Comparator		Operable (Operation is disabled while in the low consumption RTC mode (when the RTCLPC bit of the OSMC register is 1))		
Serial array unit (SA	U)	Operable (Operation is disabled while in the low consumption RTC mode (when the RTCLPC bit of the OSMC register is 1))		
Serial interface (IICA	<i>\</i>)	Operation disabled		
LCD controller/drive	r	Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)		
DTC		Operable (Operation is disabled while in the low consumption RTC mode (when the RTCLPC bit of the OSMC register is 1))		
ELC		Operable function blocks can be linked		
Power-on-reset fund	etion	Operable		
Voltage detection ful	nction			
External interrupt				
Key interrupt functio	n			
CRC operation High-speed CRC		Operation disabled		
function	General-purpose CRC	Operation stopped (capable of operation in recalculations from the RAM area)	esponse to access by the DTC to obtain data for	
RAM parity error det	tection function	Operation stopped (Operable while in the DT	C is executed)	
RAM guard function		1		
SFR guard function				
Illegal-memory acce	ss detection function			

Remark Operation stopped:Operation is automatically stopped before switching to the HALT mode. Operation disabled: Operation is stopped before switching to the HALT mode.



fHOCO: High-speed on-chip oscillator clock fIL: Low-speed on-chip oscillator clock

fex: External main system clock

fXT: XT1 clock


fx: X1 clock fEXT: External subsystem clockHALT mode release

(2) The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 24 - 1 HALT Mode Release by Interrupt Request Generation



Note 1. For details of the standby release signal, see Figure 22 - 1.

Note 2. Wait time for HALT mode release

• When vectored interrupt servicing is carried out

Main system clock: 15 to 16 clocks
Subsystem clock (RTCLPC = 0): 10 to 11 clocks
Subsystem clock (RTCLPC = 1): 11 to 12 clocks
• When vectored interrupt servicing is not carried out
Main system clock: 9 to 10 clocks
Subsystem clock (RTCLPC = 0): 4 to 5 clocks
Subsystem clock (RTCLPC = 1): 5 to 6 clocks


Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 24 - 2 HALT Mode Release by Reset (1/2)

(1) When high-speed on-chip oscillator clock is used as CPU clock




(2) When high-speed system clock is used as CPU clock



Note For the reset processing time, see CHAPTER 25 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 26 POWER-ON-RESET CIRCUIT.

Figure 24 - 3 HALT Mode Release by Reset (2/2)

(3) When subsystem clock is used as CPU clock



Note

For the reset processing time, see **CHAPTER 25 RESET FUNCTION**. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see **CHAPTER 26 POWER-ON-RESET CIRCUIT**.

24.3.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the high-speed on-chip oscillator clock, X1 clock, or external main system clock.

Caution Because the interrupt request signal is used to clear the STOP mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the STOP mode is immediately cleared if set when the STOP instruction is executed in such a situation.

Accordingly, once the STOP instruction is executed, the system returns to its normal operating mode after the elapse of release time from the STOP mode.

The operating statuses in the STOP mode are shown below.

Table 24 - 3 Operating Statuses in STOP Mode

	STOP Mode Setting	When STOP Instruction is Executed While CPU is Operating on Main System Clock			
Item		When CPU is Operating on High-speed On-chip Oscillator Clock (fHOCO)	When CPU is Operating on X1 Clock (fx)	When CPU is Operating on External Main System Clock (fEX)	
System clock		Clock supply to the CPU is s	topped	ļ	
Main system clock	fHOCO	Stopped			
	fx				
	fex				
Subsystem clock	fxT	Status before STOP mode w	as set is retained		
	fext				
fiL		bit of subsystem clock supply • WUTMMCK0 = 1: Oscillate • WUTMMCK0 = 0 and WDT • WUTMMCK0 = 0, WDTON		Scillates	
CPU		Operation stopped			
Code flash memory					
Data flash memory		Operation stopped			
RAM		Operation stopped			
Port (latch)		Status before STOP mode w	as set is retained		
Timer array unit		Operation disabled			
8-bit interval timer		Operable			
Real-time clock 2					
12-bit Interval timer		Coo CHARTER 44 WATCHE	OC TIMED		
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER. Operable only when subsystem clock is selected as the count clock (when low-			
Clock output/buzzer output		consumption RTC mode (set RTCLPC bit of OSMC register to 1), operation disabled)			
A/D converter		Operation stopped	<u> </u>	,,,,	
D/A converter		Operable (status before STC	P mode was set is retained)		
Comparator		Operable (when digital filter i	is not used)		
Operational amplifier		Operable (status before STC	P mode was set is retained)		
Voltage reference					
Analog MUX		Operation stopped			
Low-resistance switch					
Serial array unit (SAU)		Wakeup operation is enabled only for CSIp and UARTq (switching to the SNOOZE mode) Operation is disabled for anything other than CSIp and UARTq			
Serial interface (IICA)		Wakeup by address match o		1	
LCD controller/driver		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)			
DTC		Operable (Status before tran	sitioning to SNOOZE is retain	ed)	
ELC		Operable function blocks can be linked			
Power-on-reset function		Operable			
Voltage detection function					
External interrupt					
Key interrupt function					
CRC operation function	High-speed CRC General-purpose CRC	Operation stopped			
RAM parity error detection function					
RAM guard function					
SFR guard function					
Illegal-memory access detection function					

(Cautions and Remarks are listed on the next page.)



Caution To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.

Remark 1. Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

fhoco: High-speed on-chip oscillator clock fex: External main system clock

fil: Low-speed on-chip oscillator clock fxT: XT1 clock

fx: X1 clock fext: External subsystem clock

Remark 2. p = 00, 20; q = 0, 2

(2) STOP mode release


The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 24 - 4 STOP Mode Release by Interrupt Request Generation (1/2)

(1) When high-speed on-chip oscillator clock is used as CPU clock



- Note 1. For details of the standby release signal, see Figure 22 1.
- Note 2. STOP mode release time

Supply of the clock is stopped: 18 μs to 65 μs

Wait:


- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

Remark 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.

Remark 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 24 - 5 STOP Mode Release by Interrupt Request Generation (2/2)


(2) When high-speed system clock (X1 oscillation) is used as CPU clock



- Note 1. For details of the standby release signal, see Figure 22 1 Basic Configuration of Interrupt Function.
- Note 2. STOP mode release time

Supply of the clock is stopped: 18 μ s to "whichever is longer 65 μ s or the oscillation stabilization time (set by OSTS)" Wait:

- When vectored interrupt servicing is carried out: 10 to 11 clocks
- When vectored interrupt servicing is not carried out: 4 to 5 clocks
 - (3) When high-speed system clock (external clock input) is used as CPU clock



- Note 1. For details of the standby release signal, see Figure 22 1.
- Note 2. STOP mode release time

Supply of the clock is stopped: 18 μs to 65 μs

Wait:

- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.

Remark 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.


Remark 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 24 - 6 STOP Mode Release by Reset

(1) When high-speed on-chip oscillator clock is used as CPU clock



(2) When high-speed system clock is used as CPU clock



Note For the reset processing time, see CHAPTER 25 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 26 POWER-ON-RESET CIRCUIT.

24.3.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

The SNOOZE mode can only be specified for CSIp, UARTq, and DTC. Note that this mode can only be specified if the CPU clock is the high-speed on-chip oscillator clock.

When using CSIp or UARTq in the SNOOZE mode, set up serial standby control register m (SSCm) before switching to the STOP mode. For details, see **17.3 Registers Controlling Serial Array Unit**.

When DTC transfer is used in SNOOZE mode, before switching to the STOP mode, allow DTC activation by interrupt to be used. During STOP mode, detecting DTC activation by interrupt enables DTC transit to SNOOZE mode, automatically. For details, see **20.3 Registers Controlling DTC**.

Remark p = 00, 20; q = 0, 2; m = 0, 1

In SNOOZE mode transition, wait status to be only following time.

Transition time from STOP mode to SNOOZE mode: 18 μs to 65 μs

Remark Transition time from STOP mode to SNOOZE mode varies depending on the temperature conditions and the STOP mode period.

Transition time from SNOOZE mode to normal operation:

• When vectored interrupt servicing is carried out:

HS (High-speed main) mode: "4.99 μ s to 9.44 μ s" + 7 clocks LS (Low-speed main) mode: "1.10 μ s to 5.08 μ s" + 7 clocks

• When vectored interrupt servicing is not carried out:

HS (High-speed main) mode: "4.99 μ s to 9.44 μ s" + 1 clock LS (Low-speed main) mode: "1.10 μ s to 5.08 μ s" + 1 clock

The operating statuses in the SNOOZE mode are shown next.



Table 24 - 4 Operating Statuses in SNOOZE Mode

	STOP Mode Setting	During STOP mode, reception of data through CSIp or UARTq, or activation of the DTC by an interrupt		
Item		When CPU is Operating on High-speed On-chip Oscillator Clock (fHoco)		
System clock (Clock supply to the CPU is stopped		
Main system clock fHOCO C		Operation started		
	fx	Stopped		
	fEX			
Subsystem clock	fxT	Use of the status while in the STOP mode continues		
	fext			
fiL		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops		
CPU		Operation stopped		
Code flash memory				
Data flash memory				
RAM		Operation stopped (Operable while in the DTC is executed)		
Port (latch)		Use of the status while in the STOP mode continues		
Timer array unit		Operation disabled		
8-bit interval timer		Operable		
Real-time clock 2				
12-bit interval timer				
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER.		
Clock output/buzzer outp	ut	Operable only when subsystem clock is selected as the count clock (when low-consumption RTC mode (set RTCLPC bit of OSMC register to 1), operation disabled)		
A/D converter		Operation stopped		
D/A converter		Operable (Status before SNOOZE mode was set is retained)		
Operational amplifier				
Voltage reference				
Comparator		Operable (when digital filter is not used)		
Analog MUX		Operation stopped		
Low-resistance switch				
Serial array unit (SAU)		Operable only CSIp and UARTq only.		
Serial interface (IICA)		Operation disabled other than CSIp and UARTq. Operation disabled		
LCD controller/driver		Operation disabled Operable (However, this depends on the status of the clock selected as the LCD source clock:		
LCD controller/driver		operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)		
DTC		Operable		
ELC		Operable function blocks can be linked		
Power-on-reset function		Operable		
Voltage detection function				
External interrupt				
Key interrupt function				
CRC operation function High-speed CRC		Operation stopped		
General-purpose CRC		Operation disabled		
RAM parity error detectio	n function	Operation stopped (capable of operation in response to access by the DTC)		
RAM guard function				
SFR guard function				
Illegal-memory access de	etection function			

(Remarks are listed on the next page.)



Remark 1. Operation stopped: Operation is automatically stopped before switching to the STOP mode.


Operation disabled: Operation is stopped before switching to the STOP mode.

fHoco: High-speed on-chip oscillator clock
fx: X1 clock
fx: X71 clock
fx: XT1 clock
fEX: External main system clock
fEX: External subsystem clock

Remark 2. p = 00, 20; q = 0, 2

(2) Timing diagram when the interrupt request signal is generated in the SNOOZE mode


Figure 24 - 7 When the Interrupt Request Signal is Generated in the SNOOZE Mode



....,,,,

- Note 1. For details of the standby release signal, see Figure 22 1.
- Note 2. Transition time from STOP mode to SNOOZE mode
- Note 3. Transition time from SNOOZE mode to normal operation
- Note 4. Enable the SNOOZE mode (SWCm = 1) immediately before switching to the STOP mode.
- Note 5. Be sure to release the SNOOZE mode (SWCm = 0) immediately after return to the normal operation.
 - (3) Timing diagram when the interrupt request signal is not generated in the SNOOZE mode

Figure 24 - 8 When the Interrupt Request Signal is not Generated in the SNOOZE Mode



- Note 1. For details of the standby release signal, see Figure 22 1.
- Note 2. Transition time from STOP mode to SNOOZE mode
- Note 3. Enable the SNOOZE mode (SWCm = 1) immediately before switching to the STOP mode.

Remark For details of the SNOOZE mode function, see CHAPTER 17 SERIAL ARRAY UNIT

CHAPTER 25 RESET FUNCTION

The following seven operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-reset (POR) circuit
- (4) Internal reset by comparison of supply voltage of the voltage detector (LVD) and detection voltage
- (5) Internal reset by execution of illegal instruction Note
- (6) Internal reset by RAM parity error
- (7) Internal reset by illegal-memory access

External and internal resets start program execution from the address at 00000H and 00001H when the reset signal is generated.

A reset is effected when a low level is input to the RESET pin, the watchdog timer overflows, or by POR and LVD circuit voltage detection, execution of illegal instruction Note, RAM parity error or illegal-memory access, and each item of hardware is set to the status shown in Table 25 - 1.

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Caution 1. For an external reset, input a low level for 10 µs or more to the RESET pin.

To perform an external reset upon power application, input a low level to the RESET pin, turn power on, continue to input a low level to the pin for 10 μ s or more within the operating voltage range shown in 35.4 AC Characteristics, and then input a high level to the pin.

- Caution 2. During reset input, the X1 clock, XT1 clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock oscillating. External main system clock input and external subsystem clock input become invalid.
- Caution 3. The port pins become the following state because each SFR and 2nd SFR are initialized after reset.
 - P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset or after receiving a reset signal (connected to the internal pull-up resistance).
 - P130: Low level during the reset period or after receiving a reset signal.
 - Ports other than P40 and P130: High-impedance during the reset period or after receiving a reset signal.

Remark VPOR: POR power supply rise detection voltage

VLVD: LVD detection voltage






Figure 25 - 1 Block Diagram of Reset Function

Caution An LVD circuit internal reset does not reset the LVD circuit.

Remark 1. LVIM: Voltage detection register
Remark 2. LVIS: Voltage detection level register

25.1 Timing of Reset Operation


This LSI is reset by input of the low level on the RESET pin and released from the reset state by input of the high level on the RESET pin. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.


Wait for oscillation accuracy stabilization High-speed on-chip oscillator clock High-speed system clock (when X1 oscillation is selected) Reset period Normal operation **CPU** status Normal operation (high-speed on-chip oscillator clock) RESET Reset processing for release from the external reset state Internal reset signal Delay Port pin Hi-Z Note 3 (Except P130) Port pin Note 1 (P130)

Figure 25 - 2 Timing of Reset by RESET Input

(Notes and Caution are listed on the next page.)

Release from the reset state is automatic in the case of a reset due to a watchdog timer overflow, execution of an illegal instruction, detection of a RAM parity error, or detection of illegal memory access. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.





(Notes and Caution are listed on the next page.)

Note 1. When P130 is set to high-level output before reset is effected, the output signal of P130 can be dummy-output as a reset signal to an external device, because P130 outputs a low level when reset is effected. To release a reset signal to an external device, set P130 to high-level output by software.

Note 2. Reset times (times for release from the external reset state)

After the first release of the POR: 0.672 ms (typ.), 0.832 ms (max.) when the LVD is in use.

0.399 ms (typ.), 0.519 ms (max.) when the LVD is off.

After the second release of the POR: 0.531 ms (typ.), 0.675 ms (max.) when the LVD is in use.

0.259 ms (typ.), 0.362 ms (max.) when the LVD is off.

After power is supplied, a voltage stabilization waiting time of about 0.99 ms (typ.) and up to 2.30 ms (max.) is required before reset processing starts after release of the external reset.

Note 3. The state of P40 is as follows.

- High-impedance during the external reset period or reset period by the POR.
- High level during other types of reset or after receiving a reset signal (connected to the internal pull-up resistance).

Reset by POR and LVD circuit supply voltage detection is automatically released when internal VDD \geq VPOR or internal VDD \geq VLVD after the reset. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.

For details, see CHAPTER 26 POWER-ON-RESET CIRCUIT or CHAPTER 27 VOLTAGE DETECTOR.

Remark VPOR: POR power supply rise detection voltage

VLVD: LVD detection voltage

25.2 States of Operation During Reset Periods

Table 25 - 1 shows the states of operation during reset periods. Table 25 - 2 shows the states of the hardware after receiving a reset signal.

Table 25 - 1 Operation Statuses During Reset Period

Į:	tem	During Reset Period
System clock		Clock supply to the CPU is stopped.
Main system clock	fHOCO	Operation stopped
	fx	Operation stopped (the X1 and X2 pins are input port mode)
	fex	Clock input invalid (the pin is input port mode)
Subsystem clock	fxT	During a reset other than the POR reset: Operation possible
		During a POR reset: Operation stopped (the X1 and X2 pins are input port mode)
	fext	During a reset other than the POR reset: Operation possible
		During a POR reset: Clock input invalid (the pin is input port mode)
fI∟		Operation stopped
CPU		
Code flash memory		Operation stopped
Data flash memory		Operation stopped
RAM		Operation stopped
Port (latch)		High impedance Note
Timer array unit		Operation stopped
8-bit interval timer		[↑]
Real-time clock 2		During a reset other than the POR reset: Operation possible
		During a POR reset: Calendar operation possible; operation of the RTCC0, RTCC1, and
		SUBCUD registers stops.
12-bit Interval timer		Operation stopped
Watchdog timer		_
Clock output/buzzer output		
A/D converter		
D/A converter		
Operational amplifier		7
Voltage reference		_
Comparator		-
Analog MUX		-
Low-resistance switch		-
Serial array unit (SAU)		_
Serial interface (IICA)		_
LCD controller/driver		Operation stopped
LOD CONTROLLONGIVOI		(COM only pin, COM/SEG alternate pin: GND output, SEG/general-purpose port alternate
		pin: high-impedance output, V _{L1} to V _{L4} pins: high-impedance output, CAPH/P127 pin,
		CAPL/P126 pin: high-impedance output)
DTC		Operation stopped
ELC		
Power-on-reset function		Detection operation possible
Voltage detection function		Operation is possible in the case of an LVD reset and stopped in the case of other types of
		reset.
External interrupt		Operation stopped
Key interrupt function		
CRC operation function High-speed CRC		
General-purpose CRC		
RAM parity error detection function		
RAM guard function		
SFR guard function		
Illegal-memory access detection function		

(Note and Remark are listed on the next page.)



Note P40 and P130 become the following state.

• P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset (connected to the on-chip pull-up resistance).

• P130: Low level during the reset period

Remark fHoco: High-speed on-chip oscillator clock fxT: XT1 oscillation clock

fx: X1 oscillation clock fext: External subsystem clock fext: External main system clock fil: Low-speed on-chip oscillator clock

Table 25 - 2 State of Hardware After Receiving a Reset Signal

Hardware		After Reset Acknowledgment Note	
, ,		The contents of the reset vector table (00000H, 00001H) are set.	
Stack pointer (SP)		Undefined	
Program status word (PSW)		06H	
RAM	Data memory	Undefined	
	General-purpose registers	Undefined	

Note During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark For the state of the special function register (SFR) after receiving a reset signal, see 3.2.4 Special function register (SFR) area and 3.2.5 Extended special function register (2nd SFR: 2nd Special Function Register) area.

25.3 Register for Confirming Reset Source

25.3.1 Reset control flag register (RESF)

Many internal reset generation sources exist in the RL78 microcontroller. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-reset (POR) circuit, and reading the RESF register clear TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags.

Figure 25 - 4 Format of Reset control flag register (RESF)

Address: FFFA8H		After reset: Un	defined Note 1	R				
Symbol	7	6	5	4	3	2	1	0
RESF	TRAP	0	0	WDTRF	0	RPERF	IAWRF	LVIRF

TRAP		Internal reset request by execution of illegal instruction Note 2
	0	Internal reset request is not generated, or the RESF register is cleared.
	1	Internal reset request is generated.

ĺ	WDTRF	Internal reset request by watchdog timer (WDT)
ĺ	0	Internal reset request is not generated, or the RESF register is cleared.
ĺ	1	Internal reset request is generated.

RPERF	Internal reset request t by RAM parity
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

IAWRF	Internal reset request t by illegal-memory access
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by voltage detector (LVD)
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

- Note 1. The value after reset varies depending on the reset source. See Table 25 3.
- Note 2. The illegal instruction is generated when instruction code FFH is executed.

 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
- Caution 1. Do not read data by a 1-bit memory manipulation instruction.
- Caution 2. An instruction code fetched from RAM is not subject to parity error detection while it is being executed. However, the data read by the instruction is subject to parity error detection.
- Caution 3. Because the RL78's CPU executes look ahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error. Therefore, when enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.



IAWRF bit

LVIRF bit

Set (1)

Held

Set (1)

The status of the RESF register when a reset request is generated is shown in Table 25 - 3.

Reset Source Reset by Reset by Reset by Execution of Reset by illegal-RESET Input Reset by POR RAM parity Reset by LVD WDT Illegal memory error Flag Instruction access TRAP bit Cleared (0) Set (1) Held Held Cleared (0) Held Held WDTRF bit Held Set (1) RPERF bit Held Set (1)

Held

Table 25 - 3 RESF Register Status When Reset Request Is Generated

The RESF register is automatically cleared when it is read by an 8-bit memory manipulation instruction.

25.3.2 Power-on-reset status register (PORSR)

The PORSR register is used to check the occurrence of a power-on reset.

Writing 1 to bit 0 (PORF) of the PORSR register enables this function. Writing 0 disables this function.

Write 1 to the PORF bit in advance to enable checking of the occurrence of a power-on reset.

The PORSR register can be set by an 8-bit memory manipulation instruction.

Power-on reset signal generation clears this register to 00H.

Caution 1. The PORSR register is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.

Caution 2. If the PORF bit is set to 1, it guarantees that no power-on reset has occurred, but it does not guarantee that the RAM value is retained.

Figure 25 - 5 Format of Power-on-reset status register (PORSR)

Address:	F00F9H	After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
PORSR	0	0	0	0	0	0	0	PORF

PORF	Checking occurrence of power-on reset
0	A value 1 has not been written, or a power-on reset has occurred.
1	No power-on reset has occurred.

Figure 25 - 6 shows the procedure for checking a reset source.

Check reset source Yes TRAP of RESF register = 1? Reset processing by illegal instruction execution Yes WDTRF of RESF register = 1? Reset processing by No watchdog timer Yes RPERF of RESF register = 1? Reset processing by No RAM parity error Yes IAWRF of RESF register = 1? Reset processing by No illegal-memory access Yes LVIRF of RESF register = 1? Reset processing by voltage detector Yes PORF of PORSR register = 0? External reset generated No Power-on-reset generated

Figure 25 - 6 Example of Procedure for Checking Reset Source

Caution The flow described above is an example of the procedure for checking.



CHAPTER 26 POWER-ON-RESET CIRCUIT

26.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

Generates internal reset signal at power on.
 The reset signal is released when the supply voltage (VDD) exceeds the detection voltage (VPOR). Note that the reset state must be retained until the operating voltage becomes in the range defined in 35.4 AC Characteristics.

This is done by utilizing the voltage detection circuit or controlling the externally input reset signal.

- Compares supply voltage (VDD) and detection voltage (VPDR), generates internal reset signal when VDD < VPDR.
 <p>Note that, after power is supplied, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the operation voltage falls below the range defined in 35.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.
- Caution If an internal reset signal is generated in the power-on-reset circuit, the reset control flag register (RESF) and the power-on-reset status register (PORSR) are cleared (00H).
- Remark 1. The RL78 microcontroller incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access.

 For details of the RESF register, see **CHAPTER 25 RESET FUNCTION**.
- **Remark 2.** The occurrence of an internal reset in the power-on-reset circuit can be checked by the power-on reset status register (PORSR). For details on the PORSR register, refer to **CHAPTER 25 RESET FUNCTION**.
- **Remark 3.** VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage


For details, see 35.6.9 POR circuit characteristics.



26.2 Configuration of Power-on-reset Circuit

The block diagram of the power-on-reset circuit is shown in Figure 26 - 1.

Figure 26 - 1 Block Diagram of Power-on-reset Circuit




26.3 Operation of Power-on-reset Circuit

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown next.

Figure 26 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

(1) When the externally input reset signal on the RESET pin is used



- **Note 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.
- Note 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
- Note 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached.

With the LVD circuit in use: 0.672 ms (typ.), 0.832 ms (max.)

With the LVD circuit not in use: 0.399 ms (typ.), 0.519 ms (max.)

Note 4. The reset processing times in the case of the second or subsequent external reset following release from the POR state are listed below.

With the LVD circuit in use: 0.531 ms (typ.), 0.675 ms (max.)

With the LVD circuit not in use: 0.259 ms (typ.), 0.362 ms (max.)

Note 5. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 35.4 AC Characteristics. This is done by controlling the externally input reset signal.


After power supply is turned off, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the voltage falls below the operating range. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Caution For power-on reset, be sure to use the externally input reset signal on the RESET pin when the LVD is off. For details, see CHAPTER 27 VOLTAGE DETECTOR.

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 26 - 3 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/3)

(2) LVD interrupt & reset mode (option byte 000C1: LVIMDS1, LVIMDS0 = 1, 0)



- **Note 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.
- Note 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
- Note 3. After the interrupt request signal (INTLVI) is generated, the LVILV and LVIMD bits of the voltage detection level register (LVIS) are automatically set to 1. After INTLVI is generated, appropriate settings should be made according to Figure 27 8 Processing Procedure After an Interrupt Is Generated and Figure 27 9 Initial Setting of Interrupt and Reset Mode, taking into consideration that the supply voltage might return to the high voltage detection level (VLVDH) or higher without falling below the low voltage detection level (VLVDL).
- Note 4. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVDH) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, TYP.) is reached.


LVD reset processing time: 0 ms to 0.0701 ms (MAX.)

Remark VLVDH, VLVDL: LVD detection voltage

VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 26 - 4 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (3/3)

(3) LVD reset mode (option byte 000C1H: LVIMDS1, LVIMDS0 = 1, 1)



- Note 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.
- Note 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
- Note 3. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVD) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, TYP.) is reached.
 - LVD reset processing time: 0 ms to 0.0701 ms (MAX.)
- Note 4. When the power supply voltage is below the lower limit for operation and the power supply voltage is then restored after an internal reset is generated only by the voltage detector (LVD), the following LVD reset processing time is required after the LVD detection level (VLVD) is reached.

LVD reset processing time: 0.0511 ms (TYP.), 0.0701 ms (MAX.)

Remark 1. VLVDH, VLVDL: LVD detection voltage

VPOR: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

Remark 2. When the LVD interrupt mode is selected (option byte 000C1H: LVIMD1 = 0, LVIMD0 = 1), the time until normal operation starts after power is turned on is the same as the time specified in Note 3 of Figure 26 - 4.

CHAPTER 27 VOLTAGE DETECTOR

27.1 Functions of Voltage Detector

The operation mode and detection voltages (VLVDH, VLVDL, VLVD) for the voltage detector is set by using the option byte (000C1H). The voltage detector (LVD) has the following functions.

- The LVD circuit compares the supply voltage (VDD) with the detection voltage (VLVDH, VLVDL, VLVD), and generates an internal reset or internal interrupt signal.
- The detection level for the power supply detection voltage (VLVDH, VLVD) can be selected by using the option byte as one of 10 levels (For details, see **CHAPTER 30 OPTION BYTE**).
- Operable in STOP mode.
- After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 35.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).
- (a) Interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0)

 The two detection voltages (VLVDH, VLVDL) are selected by the option byte 000C1H. The high-voltage detection level (VLVDH) is used for releasing resets and generating interrupts. The low-voltage detection level (VLVDL) is used for generating resets.
- (b) Reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1)

 The detection voltage (VLVD) selected by the option byte 000C1H is used for triggering and ending resets.
- (c) Interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1) The detection voltage (VLVD) selected by the option byte 000C1H is used for releasing resets/generating interrupts.

The reset and internal interrupt signals are generated in each mode as follows.

Interrupt & reset mode	Reset mode	Interrupt mode
(LVIMDS1, LVIMDS0 = 1, 0)	(LVIMDS1, LVIMDS0 = 1, 1)	(LVIMDS1, LVIMDS0 = 0, 1)
Generates an interrupt request signal by detecting VDD < VLVDH when the operating voltage falls, and an internal reset by detecting VDD < VLVDL. Releases an internal reset by detecting VDD ≥ VLVDH.	Releases an internal reset by detecting VDD ≥ VLVD. Generates an internal request signal by detecting VDD < VLVD.	Retains the state of an internal reset by the LVD immediately after a reset until VDD ≥ VLVD. Releases the LVD internal reset by detecting VDD ≥ VLVD. Generates an interrupt request signal (INTLVI) by detecting VDD < VLVD or VDD ≥ VLVD after the LVD internal reset is released.



While the voltage detector is operating, whether the supply voltage is more than or less than the detection level can be checked by reading the voltage detection flag (LVIF: bit 0 of the voltage detection register (LVIM)).

Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see **CHAPTER 25 RESET FUNCTION**.

27.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in Figure 27 - 1.

- N-ch - Internal reset signal Voltage detection level selector Controller VLVDH Selector VLVDL/VLVD - INTLVI Reference Option byte (000C1H) LVIS1, LVIS0 voltage LVIF LVIOMSK LVISEN LVIMD LVILV source Option byte (000C1H) VPOC2 to VPOC0 Voltage detection Voltage detection register (LVIM) level register (LVIS) Internal bus

Figure 27 - 1 Block Diagram of Voltage Detector

27.3 Registers Controlling Voltage Detector

The voltage detector is controlled by the following registers.

- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)

27.3.1 Voltage detection register (LVIM)

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the LVD output mask status.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 27 - 2 Format of Voltage detection register (LVIM)

Address: FFFA9H		After reset: 00H Note 1 R/W Note 2									
Symbol	<7>	6	5	4	3	2	<1>	<0>			
LVIM	LVISEN Note 3	0	0	0	0	0	LVIOMSK	LVIF			

LVISEN Note 3	Specification of whether to enable or disable rewriting the voltage detection level register (LVIS)							
0	Disabling of rewriting the LVIS register (LVIOMSK = 0 (Mask of LVD output is invalid)							
1	Enabling of rewriting the LVIS register Note 3 (LVIOMSK = 1 (Mask of LVD output is valid)							

LVI	OMSK	Mask status flag of LVD output					
	0	Mask of LVD output is invalid					
	1	Mask of LVD output is valid Note 4					

LVIF	Voltage detection flag							
0	Supply voltage (VDD) ≥ detection voltage (VLVD), or when LVD is off							
1	Supply voltage (VDD) < detection voltage (VLVD)							

- Note 1. The reset value changes depending on the reset source.

 If the LVIS register is reset by LVD, it is not reset but holds the current value. The value of this register is reset to "00H" if a reset other than by LVD is effected.
- Note 2. Bits 0 and 1 are read-only.
- Note 3. Can only be set in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not change the initial value in other modes.
- **Note 4.** LVIOMSK bit is only automatically set to "1" when the interrupt & reset mode is selected (option byte LVIMDS1, LVIMDS0 = 1, 0) and reset or interrupt by LVD is masked.
 - Period during LVISEN = 1
 - Waiting period from the time when LVD interrupt is generated until LVD detection voltage becomes stable
 - Waiting period from the time when the value of LVILV bit changes until LVD detection voltage becomes stable

27.3.2 Voltage detection level register (LVIS)

This register selects the voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation input sets this register to 00H/01H/81H Note 1.

Figure 27 - 3 Format of Voltage detection level register (LVIS)

Address: FFFAAH		After reset:00H	I/01H/81H Note	1 R/W				
Symbol	<7>	6	5	4	3	2	1	<0>
LVIS	LVIMD Note 2	0	0	0	0	0	0	LVILV Note 2

LVIMD Note 2	Operation mode of voltage detection						
0	Interrupt mode						
1	Reset mode						

LVILV Note 2	LVD detection level						
0	High-voltage detection level (VLVDH)						
1	Low-voltage detection level (VLVDL or VLVD)						

Note 1. The reset value changes depending on the reset source and the setting of the option byte.

This register is not cleared (00H) by LVD reset.

The generation of reset signal other than an LVD reset sets as follows.

- When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H
- When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H
- When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H
- **Note 2.** Writing "0" can only be allowed in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not set LVIMD and LVILV in other cases. The value is switched automatically when reset or interrupt is generated in the interrupt & reset mode.
- Caution 1. Rewrite the value of the LVIS register according to Figures 27 7 and 27 8.
- Caution 2. Specify the LVD operation mode and detection voltage (VLVDH, VLVDL, VLVD) of each mode by using the option byte 000C1H. Table 27 1 shows the format of the user option byte (000C1H/010C1H). For details about the option byte, see CHAPTER 30 OPTION BYTE.



Table 27 - 1 Format of User Option Byte (000C1H/010C1H) (1/2)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

D	etection voltage		Option byte Setting Value							
VLV	/DH	VLVDL				LVIS1	LVIS0	Mode setting		
Rising edge	Falling edge	Falling edge	VPOC2	VPOC1	VPOC0			LVIMDS1	LVIMDS0	
1.98 V	1.94 V	1.84 V	0	0	1	1	0	1	0	
2.09 V	2.04 V					0	1			
3.13 V	3.06 V					0	0			
2.61 V	2.55 V	2.45 V		1	0	1	0			
2.71 V	2.65 V					0	1			
2.92 V	2.86 V	2.75 V		1	1	1	0			
3.02 V	2.96 V	2.75 V				0	1	1		
	_		Setting of va	alues other th	nan above is p	prohibited		•	•	

• LVD setting (reset mode)

Detection	Detection voltage		Option byte Setting Value							
VL	VD	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge	VPOC2	VPOCT	VPOCU	LVIST	LVISU	LVIMDS1	LVIMDS0		
1.88 V	1.84 V	0	0	1	1	1	1	1		
1.98 V	1.94 V		0	1	1	0				
2.09 V	2.04 V		0	1	0	1				
2.50 V	2.45 V		1	0	1	1				
2.61 V	2.55 V		1	0	1	0				
2.71 V	2.65 V		1	0	0	1				
2.81 V	2.75 V		1	1	1	1				
2.92 V	2.86 V		1	1	1	0				
3.02 V	2.96 V		1	1	0	1				
3.13 V	3.06 V		0	1	0	0	1			
_		Setting of va	alues other th	an above is p	prohibited	•	•	•		

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Remark The detection voltage is a TYP. value. For details, see **35.6.10 LVD circuit characteristics**.

(Cautions are listed on the next page.)



Table 27 - 2 Format of User Option Byte (000C1H/010C1H) (2/2)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detection	Detection voltage		Option byte Setting Value							
VL	VLVD		VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge	VPOC2	VFOCT	VFOCO	LVIOI	LVISO	LVIMDS1	LVIMDS0		
1.88 V	1.84 V	0	0	1	1	1	0	1		
1.98 V	1.94 V		0	1	1	0				
2.09 V	2.04 V		0	1	0	1				
2.50 V	2.45 V		1	0	1	1				
2.61 V	2.55 V		1	0	1	0				
2.71 V	2.65 V		1	0	0	1				
2.81 V	2.75 V		1	1	1	1				
2.92 V	2.86 V		1	1	1	0				
3.02 V	2.96 V		1	1	0	1				
3.13 V 3.06 V			0	1	0	0	1			
_	_	Setting of va	alues other th	an above is p	prohibited	•	•			

• LVD off (use of external reset input via RESET pin)

Detection	Option byte Setting Value							
VL	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting		
Rising edge	Rising edge Falling edge					LVIMDS1	LVIMDS0	
		1	×	×	×	×	×	1
-	Setting of va	alues other th	an above is p	orohibited				

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Caution 1. Set bit 4 to 1.

Caution 2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 35.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).

Remark 1. x: don't care

Remark 2. The detection voltage is a TYP. value. For details, see 35.6.10 LVD circuit characteristics.



27.4 Operation of Voltage Detector

27.4.1 When used as reset mode

Specify the operation mode (the reset mode (LVIMDS1, LVIMDS0 = 1, 1)) and the detection voltage (VLVD) by using the option byte 000C1H.

The operation is started in the following initial setting state when the reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 81H.
 Bit 7 (LVIMD) is 1 (reset mode).
 Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).

• Operation in LVD reset mode

In the reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1), the state of an internal reset by LVD is retained until the supply voltage (VDD) exceeds the voltage detection level (VLVD) after power is supplied. The internal reset is released when the supply voltage (VDD) exceeds the voltage detection level (VLVD).

At the fall of the operating voltage, an internal reset by LVD is generated when the supply voltage (VDD) falls below the voltage detection level (VLVD).

Figure 27 - 4 shows the timing of the internal reset signal generated in the LVD reset mode.

Supply voltage (VDD) VLVD Lower limit of operation voltage VPOR = 1.51 V (TYP.) VPDR = 1.50 V (TYP.) Time Cleared LVIF flag Not cleared LVIMD flag Not cleared LVILV flag Cleared LVIRF flag (RESF register) **LVD** reset signal Cleared by software POR reset signal Internal reset signal

Figure 27 - 4 Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)

Remark

VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

27.4.2 When used as interrupt mode

Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)) and the detection voltage (VLVD) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 01H.
 Bit 7 (LVIMD) is 0 (interrupt mode).
 Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).

• Operation in LVD interrupt mode

In the interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1), the state of an internal reset due to LVD is retained until the supply voltage (VDD) exceeds the voltage detection level (VLVD) immediately after a reset is generated. Release from the internal reset state proceeds when VDD exceeds VLVD.

An interrupt request signal due to LVD (INTLVI) is generated when VDD exceeds VLVD after release from the internal reset due to LVD.

When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in **35.4 AC Characteristics**. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Figure 27 - 5 shows the timing of the interrupt request signal generated in the LVD interrupt mode.




Figure 27 - 5 Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)

Note 1. The LVIMK flag is set to "1" by reset signal generation.

Note 2. When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in 35.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

27.4.3 When used as interrupt and reset mode

Specify the operation mode (the interrupt & reset (LVIMDS1, LVIMDS0 = 1, 0)) and the detection voltage (VLVDH, VLVDL) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt & reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 00H.
 Bit 7 (LVIMD) is 0 (interrupt mode).
 Bit 0 (LVILV) is 0 (high-voltage detection level: VLVDH).

• Operation in LVD interrupt & reset mode

In the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0), the state of an internal reset by LVD is retained until the supply voltage (VDD) exceeds the high-voltage detection level (VLVDH) after power is supplied. The internal reset is released when the supply voltage (VDD) exceeds the high-voltage detection level (VLVDH). An interrupt request signal by LVD (INTLVI) is generated and arbitrary save processing is performed when the supply voltage (VDD) falls below the high-voltage detection level (VLVDH). After that, an internal reset by LVD is generated when the supply voltage (VDD) falls below the low-voltage detection level (VLVDL). After INTLVI is generated, an interrupt request signal is not generated even if the supply voltage becomes equal to or higher than the high-voltage detection voltage (VLVDH) without falling below the low-voltage detection voltage (VLVDL). To use the LVD reset & interrupt mode, perform the processing according to Figure 27 - 8 Processing Procedure After an Interrupt Is Generated and Figure 27 - 9 Initial Setting of Interrupt and Reset Mode.

Figures 27 - 6 and 27 - 7 show the timing of the internal reset signal and interrupt signal generated in the LVD interrupt & reset mode.



If a reset is not generated after releasing the mask, determine that a condition of Vob becomes Vob \geq Vvvb-clear LVIMD bit to 0, and the MCU shift to normal oper Supply voltage (VDD) VLVDH VLVDL Lower limit of operation voltage VPOR = 1.51 V (TYP.) VPDR = 1.50 V (TYP.) Time LVIMK flag (set by software) Cleared by Cleared by software software Normal Wait for stabilization by software (400 μs or 5 clocks of fil.) $^{\text{Note 3}}$ operation Save Normal RESET RESET RESET Operation status processing Save processing Cleared LVIF flag LVISEN flag (set by software) LVIOMSK flag LVIMD flag Cleared by software Note 3 LVILV flag Cleared by software Note 2 LVIRF flag Cleared LVD reset signal POR reset signal Internal reset signal INTLVI LVIIF flag

Figure 27 - 6 Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (1/2)

(Notes and \mathbf{Remark} are listed on the next page.)

- **Note 1.** The LVIMK flag is set to "1" by reset signal generation.
- **Note 2.** After an interrupt is generated, perform the processing according to Figure 27 8 Processing Procedure After an Interrupt Is Generated in interrupt and reset mode.
- **Note 3.** After a reset is released, perform the processing according to Figure 27 9 Initial Setting of Interrupt and Reset Mode in interrupt and reset mode.

Remark VPOR: POR power supply rise detection voltage VPOR: POR power supply fall detection voltage






Figure 27 - 7 Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (2/2)


- **Note 1.** The LVIMK flag is set to "1" by reset signal generation.
- **Note 2.** After an interrupt is generated, perform the processing according to Figure 27 8 Processing Procedure After an Interrupt Is Generated in interrupt and reset mode.
- **Note 3.** After a reset is released, perform the processing according to Figure 27 9 Initial Setting of Interrupt and Reset Mode in interrupt and reset mode.

(Remark are listed on the next page.)



Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 27 - 8 Processing Procedure After an Interrupt Is Generated



When setting an interrupt and reset mode (LVIMDS1, LVIMDS0 = 1, 0), voltage detection stabilization wait time for 400 μs or 5 clocks of fIL is necessary after LVD reset is released (LVIRF = 1). After waiting until voltage detection stabilizes, (0) clear the LVIMD bit for initialization. While voltage detection stabilization wait time is being counted and when the LVIMD bit is rewritten, set LVISEN to 1 to mask a reset or interrupt generation by LVD.

Figure 27 - 9 shows the procedure for Initial Setting of Interrupt and Reset Mode.




Figure 27 - 9 Initial Setting of Interrupt and Reset Mode

Remark fil.: Low-speed on-chip oscillator clock frequency

27.5 Cautions for Voltage Detector

(1) Voltage fluctuation when power is supplied


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the LVD detection voltage, the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 27 - 10 Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of LVD

Detection Voltage




Note If reset is generated again during this period, initialization processing <2> is not started.

Remark m = 0, n = 0 to 7

(2) Delay from the time LVD reset source is generated until the time LVD reset has been generated or released There is some delay from the time supply voltage (VDD) < LVD detection voltage (VLVD) until the time LVD reset has been generated.

In the same way, there is also some delay from the time LVD detection voltage (VLVD) \leq supply voltage (VDD) until the time LVD reset has been released (see **Figure 27 - 11**).

Figure 27 - 11 Delay from the time LVD reset source is generated until the time LVD reset has been generated or released



<1>: Detection delay (300 μs (MAX.))

(3) Power on when LVD is off

Use the external rest input via the RESET pin when the LVD is off.

For an external reset, input a low level for $10~\mu s$ or more to the \overline{RESET} pin. To perform an external reset upon power application, input a low level to the \overline{RESET} pin, turn power on, continue to input a low level to the pin for $10~\mu s$ or more within the operating voltage range shown in **35.4 AC Characteristics**, and then input a high level to the pin.

(4) Operating voltage fall when LVD is off or LVD interrupt mode is selected When the operating voltage falls with the LVD is off or with the LVD interrupt mode is selected, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in 35.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation. <R>

CHAPTER 28 SAFETY FUNCTIONS

28.1 Overview of Safety Functions

The following safety functions are provided in the RL78/L1A to comply with the IEC60730 safety standard.

These functions enable the microcontroller to self-diagnose abnormalities and stop operating if an abnormality is detected.

(1) Flash memory CRC operation function (high-speed CRC, general-purpose CRC)

This detects data errors in the flash memory by performing CRC operations.

Two CRC functions are provided in the RL78/L1A that can be used according to the application or purpose of use.

• High-speed CRC: The CPU can be stopped and a high-speed check executed on its entire code flash

memory area during the initialization routine.

• General CRC: This can be used for checking various data in addition to the code flash memory area

while the CPU is running.

(2) RAM parity error detection function

This detects parity errors when the RAM is read as data.

(3) RAM guard function

This prevents RAM data from being rewritten when the CPU freezes.

(4) SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.

(5) Invalid memory access detection function

This detects illegal accesses to invalid memory areas (such as areas where no memory is allocated and areas to which access is restricted).

(6) Frequency detection function

This function allows a self-check of the CPU/peripheral hardware clock frequencies using the timer array unit.

(7) A/D test function

Self-diagnosis is used to detect a failure of the 12-bit A/D converter. Specifically, one of the internally generated voltage values 0, the reference power supply \times 1/2, and the reference power supply is converted.

(8) Digital output signal level detection function for I/O ports

When the I/O ports are output mode in which PMm bit of the port mode register (PMm) is 0, the output level of the pin can be read.

Remark m = 0 to 8, 10, 12, 14, 15; n = 0 to 7



28.2 Registers Used by Safety Functions

The safety functions use the following registers:

Register	Each Function of Safety Function
Flash memory CRC control register (CRC0CTL) Flash memory CRC operation result register (PGCRCL)	Flash memory CRC operation function (high-speed CRC)
CRC input register (CRCIN) CRC data register (CRCD)	CRC operation function (general-purpose CRC)
RAM parity error control register (RPECTL)	RAM parity error detection function
Invalid memory access detection control register (IAWCTL)	RAM guard function
	SFR guard function
	Invalid memory access detection function
Timer input select register 0 (TIS0)	Frequency detection function
A/D self-diagnosis data register (ADRD)	A/D test function
Port mode select register (PMS)	Digital output signal level detection function for I/O ports

The content of each register is described in 28.3 Operation of Safety Functions.

28.3 Operation of Safety Functions

28.3.1 Flash memory CRC operation function (high-speed CRC)

The IEC60730 standard mandates the checking of data in the flash memory, and recommends using CRC to do it. The high-speed CRC provided in the RL78/L1A can be used to check the entire code flash memory area during the initialization routine. The high-speed CRC can be executed only when the program is allocated on the RAM and in the HALT mode of the main system clock.

The high-speed CRC performs an operation by reading 32-bit data per clock from the flash memory while stopping the CPU. This function therefore can finish a check in a shorter time (for example, 341 μ s@24 MHz with 32 KB flash memory).

The CRC generator polynomial used complies with " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT. The high-speed CRC operates in MSB first order from bit 31 to bit 0.

Caution The CRC operation result might differ during on-chip debugging because the monitor

program is allocated.

Remark The operation result is different between the high-speed CRC and the general CRC, because the general CRC operates in LSB first order.



28.3.1.1 Flash memory CRC control register (CRC0CTL)

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range.

The CRC0CTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 1 Format of Flash memory CRC control register (CRC0CTL)

Address: F02F0H		After reset:00H	l R/W					
Symbol	<7>	6	5	4	3	2	1	0
CRC0CTL	CRC0EN	0	0	0	0	FEA2	FEA1	FEA0

Ī	CRC0EN	Control of high-speed CRC ALU operation
	0	Stop the operation.
	1	Start the operation according to HALT instruction execution.

FEA2	FEA1	FEA0	High-speed CRC operation range				
0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		00000H to 03FFBH (16 K - 4 bytes)				
0			00000H to 07FFBH (32 K - 4 bytes)				
0			00000H to 0BFFBH (48 K - 4 bytes)				
0			00000H to 0FFFBH (64 K - 4 bytes)				
1	0	0	00000H to 13FFBH (80 K - 4 bytes)				
1	0	1	00000H to 17FFBH (96 K - 4 bytes)				
1	1 1 0		00000H to 1BFFBH (112 K - 4 bytes)				
1 1 1		1	00000H to 1FFFBH (128 K - 4 bytes)				
Other than the above		ove	Setting prohibited				

Remark Input the expected CRC operation result value to be used for comparison in the lowest 4 bytes of the flash memory. Note that the operation range will thereby be reduced by 4 bytes.

28.3.1.2 Flash memory CRC operation result register (PGCRCL)

This register is used to store the high-speed CRC operation results.

The PGCRCL register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 28 - 2 Format of Flash memory CRC operation result register (PGCRCL)


Address: F02F2H		After reset: 00	00H R/W						
Symbol	15	14	13	12	11	10	9	8	
PGCRCL	PGCRC15	PGCRC14	PGCRC13	PGCRC12	PGCRC11	PGCRC10	PGCRC9	PGCRC8	
-									
	7	6	5	4	3	2	1	0	
	PGCRC7	PGCRC6	PGCRC5	PGCRC4	PGCRC3	PGCRC2	PGCRC1	PGCRC0	
-									
	PGCRC15	to PGCRC0	High-speed CRC operation results						
	0000H to	o FFFFH	Store the high	-speed CRC op	eration results.				

Caution The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.

Figure 28 - 3 shows the Flowchart of Flash Memory CRC Operation Function (High-speed CRC).

<Operation flow>

Figure 28 - 3 Flowchart of Flash Memory CRC Operation Function (High-speed CRC)



- Caution 1. The CRC operation is executed only on the code flash.
- Caution 2. Store the expected CRC operation value in the area below the operation range in the code flash.
- Caution 3. The CRC operation is enabled by executing the HALT instruction in the RAM area.

 Be sure to execute the HALT instruction in RAM area.

The expected CRC value can be calculated by using the Integrated Development Environment CubeSuite+. See the Integrated Development Environment CubeSuite+ user's manual for details.


<R>

28.3.2 CRC operation function (general-purpose CRC)

In the RL78/L1A, a general CRC operation can be executed as a peripheral function while the CPU is operating. The general CRC can be used for checking various data in addition to the code flash memory area. The data to be checked can be specified by using software (a user-created program). CRC calculation function in the HALT mode can be used only during the DTC transmission.

The general CRC operation can be executed in the main system clock operation mode as well as the subsystem clock operation mode.

The CRC generator polynomial used is " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT. The data to be input is inverted in bit order and then calculated to allow for LSB-first communication. For example, if the data 12345678H is sent from the LSB, values are written to the CRCIN register in the order of 78H, 56H, 34H, and 12H, enabling a value of 08F6H to be obtained from the CRCD register. This is the result obtained by executing a CRC operation on the bit rows shown below, which consist of the data 12345678H inverted in bit order.



Caution Because the debugger rewrites the software break setting line to a break instruction during program execution, the CRC operation result differs if a software break is set in the CRC operation target area.

28.3.2.1 CRC input register (CRCIN)

CRCIN register is an 8-bit register that is used to set the CRC operation data of general-purpose CRC.

The possible setting range is 00H to FFH.

The CRCIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 4 Format of CRC input register (CRCIN)

Address:	FFFACH	After reset:00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
CRCIN								
	Bits	7 to 0			Fun	ction		
	00H to FFH		Data input.					



28.3.2.2 CRC data register (CRCD)

This register is used to store the CRC operation result of the general-purpose CRC.


The possible setting range is 0000H to FFFFH.

After 1 clock of CPU/peripheral hardware clock (fcLK) has elapsed from the time CRCIN register is written, the CRC operation result is stored to the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 28 - 5 Format of CRC data register (CRCD)




Caution 1. Read the value written to CRCD register before writing to CRCIN register.

Caution 2. If writing and storing operation result to CRCD register conflict, the writing is ignored.

<Operation flow>

Figure 28 - 6 CRC Operation Function (General-Purpose CRC)



28.3.3 RAM parity error detection function

The IEC60730 standard mandates the checking of RAM data. A single-bit parity bit is therefore added to all 8-bit data in the RL78/L1A's RAM. By using this RAM parity error detection function, the parity bit is appended when data is written, and the parity is checked when the data is read. This function can also be used to trigger a reset when a parity error occurs.

28.3.3.1 RAM parity error control register (RPECTL)

This register is used to control parity error generation check bit and reset generation due to parity errors.

The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 7 Format of RAM parity error control register (RPECTL)

Address: F00F5H		After reset: 00l	H R/W					
Symbol	<7>	6	5	4	3	2	1	<0>
RPECTL	RPERDIS	0	0	0	0	0	0	RPEF

RPERDIS	Parity error reset mask flag
0	Enable parity error resets.
1	Disable parity error resets.

RPEF	Parity error status flag
0	No parity error has occurred.
1	A parity error has occurred.

Caution

The parity bit is appended when data is written, and the parity is checked when the data is read.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed before reading data.

The RL78's CPU executes look-ahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area + 10 bytes when instructions are fetched from RAM areas. When using the self-programming function while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area to overwrite + 10 bytes before overwriting.

- **Remark 1.** The parity error reset is enabled by default (RPERDIS = 0).
- Remark 2. Even if the parity error reset is disabled (RPERDIS = 1), the RPEF flag will be set (1) if a parity error occurs.

 If parity error resets are enabled (RPERDIS = 0) with RPEF set to 1, a parity error reset is generated when the RPERDIS bit is cleared to 0.
- Remark 3. The RPEF flag in the RPECTL register is set (1) when the RAM parity error occurs and cleared (0) by writing 0 to it or by any reset source. When RPEF = 1, the value is retained even if RAM for which no parity error has occurred is read.
- Remark 4. The general registers are not included for RAM parity error detection.



<R>




Figure 28 - 8 RAM Parity Error Check Flow

Note See CHAPTER 25 RESET FUNCTION for details on how to confirm internal resets due to RAM parity errors.

28.3.4 RAM guard function

This RAM guard function is used to protect data in the specified memory space.

If the RAM guard function is specified, writing to the specified RAM space is disabled, but reading from the space can be carried out as usual.

28.3.4.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GRAM1 and GRAM0 bits are used in RAM guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

DAM

Reset signal generation clears this register to 00H.

After reset: OOL

Figure 28 - 9 Format of Invalid memory access detection control register (IAWCTL)

Address:	F0078H	After reset: 001	H R/VV					
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC
	GRAM1	GRAM0	RAM guard space Note					
	0	0	Disabled. RAM can be written to.					
	0	1	The 128 bytes of space starting at the start address in the RAM					
	1	0	The 256 bytes	of space starti	ng at the start a	address in the R	RAM	

The 512 bytes of space starting at the start address in the RAM

Note The RAM start address differs depending on the size of the RAM provided with the product.



Address: E0079L

<R>

28.3.5 SFR guard function

This SFR guard function is used to protect data in the control registers used by the port function, interrupt function, clock control function, voltage detection function, and RAM parity error detection function.

If the SFR guard function is specified, writing to the specified SFRs is disabled, but reading from the SFRs can be carried out as usual.

28.3.5.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function. GPORT, GINT and GCSC bits are used in SFR guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 10 Format of Invalid memory access detection control register (IAWCTL)

Address:	F0078H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GPORT	Control registers of port function guard
0	Disabled. Control registers of port function can be read or written to.
1	Enabled. Writing to control registers of port function is disabled. Reading is enabled. [Guarded SFR] PMxx, PUxx, PIMxx, POMxx, PMCxx, PIOR, PFSEGxx, ISCLCD Note

GINT	Registers of interrupt function guard		
0	Disabled. Registers of interrupt function can be read or written to.		
1	Enabled. Writing to registers of interrupt function is disabled. Reading is enabled. [Guarded SFR] IFxx, MKxx, PRxx, EGPx, EGNx		

GCSC	Control registers of clock control function, voltage detector and RAM parity error detection function guard
0	Disabled. Control registers of clock control function, voltage detector and RAM parity error detection function can be read or written to.
1	Enabled. Writing to control registers of clock control function, voltage detector and RAM parity error detection function is disabled. Reading is enabled. [Guarded SFR] CMC, CSC, OSTS, CKC, PERx, OSMC, LVIM, LVIS, RPECTL

Note Pxx (Port register) is not guarded.



28.3.6 Invalid memory access detection function

The IEC60730 standard mandates checking that the CPU and interrupts are operating correctly.

The illegal memory access detection function triggers a reset if a memory space specified as access-prohibited is accessed.

The illegal memory access detection function applies to the areas indicated by NG in Figure 28 - 11.

Fetching Possibility access instructions (execute) Read Write FFFFFH Special function register (SFR) 256 byte NG FFF00H FFEFFH General-purpose register OK FFEE0H 32 byte **FFEDFH** RAM Note OK zzzzzH Mirror OK NG NG Data flash memory F1000H F0FFFH Reserved F0800H F07FFH OK Extended special function register (2nd SFR) NG 2 Kbyte F0000H EFFFFH OK EF000H EEFFFH Reserved NG NG NG уууууН xxxxxH OK OK Code flash memory Note 00000H

Figure 28 - 11 Invalid access detection area

Note The following table lists the code flash memory, RAM, and lowest detection address for each product:

Products	Code flash memory (00000H to xxxxxH)	RAM (zzzzzH to FFEFFH)	Detected lowest address for read/instruction fetch (execution) (yyyyyH)
R5F11MMD	49152 x 8 bits (00000H to 0BFFFH)	5632 × 8 bits (FE900H to FFEFFH)	10000H
R5F11MxE (x = M, P)	65536 × 8 bits (00000H to 0FFFFH)	5632 × 8 bits (FE900H to FFEFFH)	10000H
R5F11MxF (x = M, P)	98304 × 8 bits (00000H to 17FFFH)	5632 × 8 bits (FE900H to FFEFFH)	20000H
R5F11MPG	131072 × 8 bits (00000H to 1FFFFH)	5632 × 8 bits (FE900H to FFEFFH)	20000H



28.3.6.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

IAWEN bit is used in invalid memory access detection function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 12 Format of Invalid memory access detection control register (IAWCTL)

Address:	F0078H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN Note	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

IAWEN Note	Control of invalid memory access detection		
0	Disable the detection of invalid memory access.		
1	Enable the detection of invalid memory access.		

Note Only writing 1 to the IAWEN bit is enabled, not writing 0 to it after setting it to 1.

Remark By specifying WDTON = 1 (watchdog timer operation enabled) in the option byte (000C0H), the invalid memory access detection function is enabled even IAWEN = 0.

28.3.7 Frequency detection function


The IEC60730 standard mandates checking that the oscillation frequency is correct.

By using the CPU/peripheral hardware clock frequency (fCLK) and measuring the pulse width of the input signal to channel 1 of the timer array unit (TAU), whether the proportional relationship between the two clock frequencies is correct can be determined. Note that, however, if one or both clock operations are completely stopped, the proportional relationship between the clocks cannot be determined.

<Clocks to be compared>

- <1> CPU/peripheral hardware clock frequency (fclk):
 - High-speed on-chip oscillator clock (fIH)
 - High-speed system clock (fMX)
- <2> Input to channel 1 of the timer array unit
 - Timer input to channel 1 (TI01)
 - Low-speed on-chip oscillator clock (fil: 15 kHz (typ.))
 - Subsystem clock (fSUB)

Figure 28 - 13 Configuration of Frequency Detection Function



If pulse interval measurement results in an abnormal value, it can be concluded that the clock frequency is abnormal.

For how to execute pulse interval measurement, see 6.8.3 Operation as input pulse interval measurement.

28.3.7.1 Timer input select register 0 (TIS0)

This register is used to select the timer input of channels 0, 1.

By selecting the low-speed on-chip oscillator clock for the timer input, its pulse width can be measured to determine whether the proportional relationship between the low-speed on-chip oscillator clock and the timer operation clock is correct.

The TISO register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 14 Format of Timer input select register 0 (TIS0)

Address:	: F0074H	After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
TIS0	0	0	0	TIS04	0	TIS02	TIS01	TIS00

TIS04	Selection of timer input used with channel 0		
0	nput signal of timer input pin (TI00)		
1	Event input signal from ELC		

TIS02	TIS01	TIS00	Selection of timer input used with channel 1
0	0	0	Input signal of timer input pin (TI01)
0	1	0	
0	1	1	
0	0	1	Event input signal from ELC
1	0	0	Low-speed on-chip oscillator clock (fIL)
1	0	1	Subsystem clock (fSUB)
C	Other than abov	е	Setting prohibited

28.3.8 A/D test function

28.3.8.1 A/D self-diagnosis data register (ADRD)

ADRD is a 16-bit read-only register that stores the A/D conversion results based on the 12-bit A/D converter's self-diagnosis. In addition to the A/D-converted value, the self-diagnosis status is included in. In the ADRD register, the different formats are used depending on the conditions below.

• Settings of the A/D data register format select bit (ADCER.ADRFMT) (flush-right or flush-left)

The A/D-converted value addition mode and A/D-converted value average mode cannot be applied to the A/D self-diagnosis function. For details of self-diagnosis, see 12.2.8 A/D control extended register (ADCER).

Figure 28 - 15 Format of A/D Self-diagnosis Data Register (ADRD)



The data formats for each given condition are shown below.

· Flush-right format

The A/D-converted value is stored in bits 11 to 0. The self-diagnosis status is stored in bits 15 and 14. Bits 13 and 12 are read as 0.

Flush-left format

The A/D-converted value is stored in bits 15 to 4. The self-diagnosis status is stored in bits 1 and 0. Bits 3 and 2 are read as 0.

Table 28 - 1 Self-diagnosis Status Description Note

Bits 15 and 14 for Flush-right Format Setting Bits 1 and 0 for Flush-left Format Setting	Self-diagnosis Status
00b	Self-diagnosis has never been executed since power-on.
01b	Self-diagnosis using the voltage of 0 V has been executed.
10b	Self-diagnosis using the voltage of reference power supply x 1/2 has been executed.
11b	Self-diagnosis using the voltage of reference power supply has been executed.

Note For details of self-diagnosis, see 12.2.8 A/D control extended register (ADCER).

28.3.9 Digital output signal level detection function for I/O ports

In the IEC60730, it is required to check that the I/O function correctly operates.

By using the digital output signal level detection function for I/O ports, the digital output level of the pin can be read when the port is set to output mode (the PMmn bit in the port mode register (PMm) is 0).

28.3.9.1 Port mode select register (PMS)

This register is used to select the output level from output latch level or port output level when the port is output mode in which PMm bit of port mode register (PMm) is 0.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 28 - 16 Format of Port mode select register (PMS)

Address:	F007BH	After reset: 001	H R/W					
Symbol	7	6	5	4	3	2	1	0
PMS	0	0	0	0	0	0	0	PMS0

PMS0	Method for selecting output level to be read when port is output mode (PMmn = 0)
0	Pmn register value is read.
1	Digital output level of the pin is read.


- Caution 1. When setting the PMS0 bit to 1 and rewriting the port register (Pm register), use an 8-bit memory manipulation instruction only.
- Caution 2. When using P60 and P61 as general-purpose ports, the output level of these pins cannot be read by setting PMS0 (However, only when the IICA0EN bit in the PER0 register is set to 1, the output level of P60 and P61 can be read by setting the PMS0 bit).

Remark m = 0 to 8, 10, 12, 14, 15n = 0 to 7

CHAPTER 29 REGULATOR

29.1 Regulator Overview

The RL78/L1A contains a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

Table 29 - 1 Regulator Output Voltage Conditions

Mode	Output Voltage	Condition
LS (low-speed main) mode	1.8 V	_
HS (high-speed main) mode	1.8 V	In STOP mode
		When both the high-speed system clock (fMX) and the high-speed on-chip oscillator clock (fHOCO) are stopped during CPU operation with the subsystem clock (fSUB)
		When both the high-speed system clock (fMx) and the high-speed on-chip oscillator clock (fHOCO) are stopped during the HALT mode when the CPU operation with the subsystem clock (fSUB) has been set
	2.1 V	Other than above (include during OCD mode) Note

Note When it shifts to the subsystem clock operation or STOP mode during the on-chip debugging, the regulator output voltage is kept at 2.1 V (not decline to 1.8 V).



CHAPTER 30 OPTION BYTE

30.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the RL78/L1A form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

For the bits to which no function is allocated, do not change their initial values.

To use the boot swap operation during self programming, 000C0H to 000C3H are replaced by 010C0H to 010C3H. Therefore, set the same values as 000C0H to 000C3H to 010C0H to 010C3H.

Remark The option bytes should always be set regardless of whether each function is used.

30.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)

- (1) 000C0H/010C0H
 - Operation of watchdog timer
 - Enabling or disabling of counter operation
 - Enabling or disabling of counter operation in the HALT or STOP mode
 - Setting of interval time of watchdog timer
 - O Setting of window open period of watchdog timer
 - O Setting of interval interrupt of watchdog timer
 - Whether or not to use the interval interrupt is selectable

Caution Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.



CHAPTER 30 OPTION BYTE

- (2) 000C1H/010C1H
 - O Setting of LVD operation mode
 - Interrupt & reset mode
 - Reset mode
 - Interrupt mode
 - LVD off (by controlling the externally input reset signal on the RESET pin)
 - Setting of LVD detection level (VLVDH, VLVDL, VLVD)
- Caution 1. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 35.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).
- Caution 2. Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.
- (3) 000C2H/010C2H
 - Setting of flash operation mode
 Make the setting depending on the main system clock frequency (fMAIN) and power supply voltage (VDD) to be used.
 - LS (low speed main) mode
 - HS (high speed main) mode
 - Setting of the frequency of the high-speed on-chip oscillator
 - Select from 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz (TYP).
- Caution Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

30.1.2 On-chip debug option byte (000C3H/010C3H)

- Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.
- O Handling of data of flash memory in case of failure in on-chip debug security ID authentication
 - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.
- Caution Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.



30.2 Format of User Option Byte

The format of user option byte is shown below.

Figure 30 - 1 Format of User Option Byte (000C0H/010C0H)

Address: 000C0H/010C0H Note 1

1	0	5	4	3	2	1	Ü
WDTINT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDTINT	Use of interval interrupt of watchdog timer
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% of the overflow time + 1/2fIL is reached. Note 3

WINDOW1	WINDOW0	Watchdog timer window open period Note 2
0	0	Setting prohibited
0	1	50%
1	0	75%Note 4
1	1	100%

WDTON	Operation control of watchdog timer counter
0	Counter operation disabled (counting stopped after reset)
1	Counter operation enabled (counting started after reset)

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (fiL = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /fiL (3.71 ms)
0	0	1	2 ⁷ /fiL (7.42 ms)
0	1	0	28/fiL (14.84 ms)
0	1	1	2 ⁹ /fiL (29.68 ms)
1	0	0	2 ¹¹ /fiL (118.72 ms)
1	0	1	2 ¹³ /fiL (474.89 ms)
1	1	0	2 ¹⁴ /fiL (949.79 ms)
1	1	1	2 ¹⁶ /fı∟ (3799.18 ms)

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)
0	Counter operation stopped in HALT/STOP mode Note 2
1	Counter operation enabled in HALT/STOP mode

- **Note 1.** Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.
- **Note 2.** The window open period is 100% when WDSTBYON = 0, regardless the value of the WINDOW1 and WINDOW0 bits.
- Note 3. When the interval interrupt of the watchdog timer is in use, clear the counter of the watchdog timer by following the procedure described in the note in 11.4.2 Setting overflow time of watchdog timer.



Note 4. When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (fIL = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the window open period is set to 75%
0	0	0	2 ⁶ /fiL (3.71 ms)	1.85 ms to 2.51 ms
0	0	1	2 ⁷ /fiL (7.42 ms)	3.71 ms to 5.02 ms
0	1	0	2 ⁸ /fiL (14.84 ms)	7.42 ms to 10.04 ms
0	1	1	2 ⁹ /fiL (29.68 ms)	14.84 ms to 20.08 ms
1	0	0	2 ¹¹ /fiL (118.72 ms)	56.36 ms to 80.32 ms
1	0	1	2 ¹³ /fiL (474.89 ms)	237.44 ms to 321.26 ms
1	1	0	2 ¹⁴ /fiL (949.79 ms)	474.89 ms to 642.51 ms
1	1	1	2 ¹⁶ /fiL (3799.18 ms)	1899.59 ms to 2570.04 ms

Remark fil: Low-speed on-chip oscillator clock frequency

Figure 30 - 2 Format of User Option Byte (000C1H/010C1H) (1/2)

Address: 000C1H/010C1H Note

 7
 6
 5
 4
 3
 2
 1
 0

 VPOC2
 VPOC1
 VPOC0
 1
 LVIS1
 LVIS0
 LVIMDS1
 LVIMDS0

• LVD setting (interrupt & reset mode)

	etection volta	ge	Option byte Setting Value						
VĽ	VDH	VLVDL	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting	
Rising edge	Falling edge	Falling edge		VPOCT			LVISO	LVIMDS1	LVIMDS0
1.98 V	1.94 V	1.84 V	0	0	1	1	0	1	0
2.09 V	2.04 V					0	1		
3.13 V	3.06 V					0	0		
2.61 V	2.55 V	2.45 V		1	0	1	0		
2.71 V	2.65 V					0	1		
2.92 V	2.86 V	2.75 V		1	1	1	0		
3.02 V	2.96 V					0	1		
	_		Setting of	values othe	r than abov	e is prohib	ited		

• LVD setting (reset mode)

Detection	n voltage			Option	byte Settin	g Value		
VL	VLVD		VPOC1	VPOC0	LVIS1	LVIS0	Mode setting	
Rising edge	Falling edge	VPOC2	VFOCT	VFOCU	LVIST	LVISO	LVIMDS1	LVIMDS0
1.88 V	1.84 V	0	0	1	1	1	1	1
1.98 V	1.94 V				1	0		
2.09 V	2.04 V				0	1		
2.50 V	2.45 V		1	0	1	1		
2.61 V	2.55 V				1	0		
2.71 V	2.65 V				0	1		
2.81 V	2.75 V		1	1	1	1		
2.92 V	2.86 V				1	0		
3.02 V	2.96 V				0	1		
3.13 V	3.06 V	1	0	1	0	0]	
_		Setting of	values othe	r than abov	e is prohibi	ted	•	

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Remark 1. For details on the LVD circuit, see CHAPTER 27 VOLTAGE DETECTOR.

Remark 2. The detection voltage is a typical value. For details, see **35.6.10 LVD circuit characteristics**. (**Cautions** are listed on the next page.)



Figure 30 - 3 Format of User Option Byte (000C1H/010C1H) (2/2)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detection	n voltage		Option byte Setting Value						
VL	VD	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting		
Rising edge	Falling edge	VF002	VFOCT	VFOCU	LVIST	LVISO	LVIMDS1	LVIMDS0	
1.88 V	1.84 V	0	0	1	1	1	0	1	
1.98 V	1.94 V				1	0			
2.09 V	2.04 V				0	1			
2.50 V	2.45 V		1	0	1	1			
2.61 V	2.55 V				1	0			
2.71 V	2.65 V				0	1			
2.81 V	2.75 V		1	1	1	1			
2.92 V	2.86 V				1	0			
3.02 V	2.96 V				0	1			
3.13 V	3.06 V]	0	1	0	0]		
_		Setting of	values othe	r than abov	e is prohibi	ted	•		

• LVD off (by controlling the externally input reset signal on the RESET pin)

Detection		Option byte Setting Value						
VLVD		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting	
Rising edge	Falling edge	VF002	VFOCT	V1 OC0	LVIST	LVISO	LVIMDS1	LVIMDS0
_			×	×	×	×	×	1
_	Setting of	values othe	r than abov	e is prohibi	ted			

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Caution 1. Be sure to set bit 4 to "1".

Caution 2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 35.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).

Remark 1. ×: don't care

Remark 2. For details on the LVD circuit, see CHAPTER 27 VOLTAGE DETECTOR.

Remark 3. The detection voltage is a typical value. For details, see 35.6.10 LVD circuit characteristics.



Figure 30 - 4 Format of User Option Byte (000C2H/010C2H)

Address: 000C2H/010C2H Note

7	6	5	4	3	2	1	0
CMODE1	CMODE0	1	0	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0

		;	Setting of flash operation mod	е	
CMODE1	CMODE0		Operating Frequency Range (fMAIN)	Operating Voltage Range (VDD)	
1	0	LS (low speed main) mode	1 to 8 MHz	1.8 to 3.6 V	
1	1	HS (high speed main) mode	1 to 16 MHz	2.4 to 3.6 V	
			1 to 24 MHz	2.7 to 3.6 V	
Other than above		Setting prohibited			

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator clock		
TINGOLLO	TINGOLLZ	TINGSELT	TRQSLLO	fhoco	fıн	
0	0	0	0	24 MHz	24 MHz	
1	0	0	1	16 MHz	16 MHz	
0	0	0	1	12 MHz	12 MHz	
1	0	1	0	8 MHz	8 MHz	
0	0	1	0	6 MHz	6 MHz	
1	0	1	1	4 MHz	4 MHz	
0	0	1	1	3 MHz	3 MHz	
1	1	0	0	2 MHz	2 MHz	
1	1	0	1	1 MHz	1 MHz	
	Other that	an above	•	Setting prohibited		

Note Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

Caution 1. Be sure to set bits 5 and 4 to 10B.

Caution 2. The ranges of operation frequency and operation voltage vary depending on the flash operation mode. For details, see 35.4 AC Characteristics.

30.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 30 - 5 Format of On-chip Debug Option Byte (000C3H/010C3H)

Address: 000C3H/010C3H Note

7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debug operation.
0	1	Setting prohibited
1	0	Enables on-chip debugging. Erases data of flash memory in case of failures in authenticating on-chip debug security ID.
1	1	Enables on-chip debugging. Does not erases data of flash memory in case of failures in authenticating on-chip debug security ID.

Note Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

Caution Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. Be sure to write 000010B to bits 6 to 1.

Remark The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set the default values (0, 1,and 0) to bits 3 to 1 at setting.



30.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the link option, in addition to describing to the source. When doing so, the contents set by using the link option take precedence, even if descriptions exist in the source, as mentioned below.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BYTE	
	DB	36H	; Does not use interval interrupt of watchdog timer,
			; Enables watchdog timer operation,
			; Window open period of watchdog timer is 50%,
			; Overflow time of watchdog timer is 29/fiL,
			; Stops watchdog timer operation during HALT/STOP mode
	DB	3AH	; Select 1.84 V for VLVDL
			; Select rising edge 1.98 V, falling edge 1.94 V for VLVDH
			; Select the interrupt & reset mode as the LVD operation mode
	DB	ADH	; Select the LS (low speed main) mode as the flash operation mode
			and 1 MHz as the frequency of the high-speed on-chip oscillator clock
	DB	85H	; Enables on-chip debug operation, does not erase flash memory
			data when security ID authorization fails

When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.


OPT2	CSEG	AT	010C0H	
	DB		36H	; Does not use interval interrupt of watchdog timer,
				; Enables watchdog timer operation,
				; Window open period of watchdog timer is 50%,
				; Overflow time of watchdog timer is 29/fiL,
				; Stops watchdog timer operation during HALT/STOP mode
	DB		ЗАН	; Select 1.84 V for VLVDL
				; Select rising edge 1.98 V, falling edge 1.94 V for VLVDH
				; Select the interrupt & reset mode as the LVD operation mode
	DB		ADH	; Select the LS (low speed main) mode as the flash operation mode
				and 1 MHz as the frequency of the high-speed on-chip oscillator clock
	DB		85H	; Enables on-chip debug operation, does not erase flash memory
				data when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.



CHAPTER 31 FLASH MEMORY

The RL78 microcontroller incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board. The flash memory includes the "code flash memory", in which programs can be executed, and the "data flash memory", an area for storing data.



The following methods for programming the flash memory are available.

The code flash memory can be rewritten to through serial programming using a flash memory programmer or an external device (UART communication), or through self-programming.

- Serial programming using flash memory programmer (see **31.4**)

 Data can be written to the flash memory on-board or off-board by using a dedicated flash memory programmer.
- Serial programming using external device (UART communication) (see **31.2**)

 Data can be written to the flash memory on-board through UART communication with an external device (microcontroller or ASIC).
- Self-programming (see 31.6)
 The user application can execute self-programming of the code flash memory by using the flash self-programming library.

The data flash memory can be rewritten to by using the data flash library during user program execution (background operation). For access and writing to the data flash memory, see **31.8 Data Flash**.



31.1 Serial Programming Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78 microcontroller.

- PG-FP6
- E1, E2, E2 Lite, E20 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the RL78 microcontroller has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter before the RL78 microcontroller is mounted on the target system.



Table 31 - 1 Wiring Between RL78/L1A and Dedicated Flash Memory Programmer

	Pin Configuration of		Pin	No.		
	Fin Configuration of		80-pin	100-pin		
S	ignal Name	Pi		Pin Name		
PG-FP6	E1, E2, E2 Lite, E20 on-chip debugging emulator	I/O	Pin Function		LQFP (12 × 12)	LQFP (14 × 14)
_	TOOL0	I/O	Transmit/receive signal	TOOL0/	9	12
SI/RxD	_	I/O	Transmit/receive signal	P40		
_	RESET	Output	Reset signal	RESET	10	13
/RESET	_	Output	reset signal	REGET		
Vcc	VDD	I/O	VDD voltage generation/power monitoring	VDD	18	21
				Vss	17	20
	GND		Ground	REGC Note	16	19
FLMD1	EMVdd	_	Driving power for TOOL pin	VDD	18	21


Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.

31.1.1 Programming Environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 31 - 1 Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART.

31.1.2 Communication Mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 31 - 2 Communication with Dedicated Flash Memory Programmer



- **Note 1.** The name of the signal for connection in the case of the PG-FP6 is Vcc.
- Note 2. When using E1, E2, E2 Lite, E20 on-chip debugging emulator.
- Note 3. When using PG-FP6.
- **Note 4.** Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

The dedicated flash memory programmer generates the following signals for the RL78 microcontroller. See each manual of PG-FP6, or E1, E2, E2 Lite, E20 on-chip debugging emulator for details.

Table 31 - 2 Pin Connection

	RL78 microcontroller				
	Signal Name				
PG-FP6 E1, E2, E2 Lite, E20 on-chip debugging emulator		I/O	Pin Function	Pin Name Note 1	
Vcc	VDD	I/O	VDD voltage generation/power monitoring	VDD	
GND		_	Ground	Vss, REGC Note 2	
FLMD1	EMVDD	_	Driving power for TOOL0 pin	VDD	
/RESET	_	Output	Donat simul	RESET	
_	RESET	Output	Reset signal	KESET	
_	TOOL0	I/O	Transmit/receive signal	TOOLO	
SI/RxD	_	I/O	Transmit/receive signal	TOOL0	

Note 1. Pins to be connected differ with the product. For details, see Table 31 - 1.

Note 2. Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

31.2 Serial Programming Using External Device (that Incorporates UART)


On-board data writing to the internal flash memory is possible by using the RL78 microcontroller and an external device (a microcontroller or ASIC) connected to a UART.

On the development of flash memory programmer by user, refer to RL78 microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

31.2.1 Programming Environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 31 - 3 Environment for Writing Program to Flash Memory




Processing to write data to or delete data from the RL78 microcontroller by using an external device is performed on-board. Off-board writing is not possible.

31.2.2 Communication Mode

Communication between the external device and the RL78 microcontroller is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 31 - 4 Communication with External Device



Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

The external device generates the following signals for the RL78 microcontroller.

Table 31 - 3 Pin Connection

External Device			RL78 microcontroller
Signal Name	I/O	Pin Function	Pin Name
VDD	I/O	VDD voltage generation/power monitoring	VDD
GND		Ground	Vss, REGC Note
RESETOUT	Output	Reset signal output	RESET
RxD	Input	Receive signal	TOOLTxD
TxD	Output	Transmit signal	TOOLRxD
PORT	Output	Mode signal	TOOL0

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

31.3 Connection of Pins on Board

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

Remark For flash programming mode, see 31.4.2 Flash memory programming mode.

31.3.1 P40/TOOL0 pin

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1 $k\Omega$ pull-up resistor.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of low-level is prohibited for the period after external reset release.

However, when this pin is used via pull-down resistors, use the 500 $k\Omega$ or more

resistors.

When used as an output pin: When this pin is used via pull-down resistors, use the 500 k Ω or more resistors.

Remark 1. thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end for setting of the flash memory programming mode.

Remark 2. The SAU and IICA pins are not used for communication between the RL78 microcontroller and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

31.3.2 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the RESET pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.



Figure 31 - 5 Signal Conflict (RESET Pin)

RL78 microcontroller

| Dedicated flash memory programmer connection pin
| Another device | Output pin |

In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.

31.3.3 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to either to VDD, or VSS, via a resistor.

31.3.4 REGC pin

Connect the REGC pin to GND via a capacitor having excellent characteristics (0.47 to 1 μ F) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

31.3.5 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the high-speed on-chip oscillator clock (fHOCO) is used.

31.3.6 Power supply

To use the supply voltage output of the flash memory programmer, connect the VDD pin to VDD^{Note} of the flash memory programmer, and the Vss pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the VDD and Vss pins to VDD^{Note} and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

Note The name of the signal for connection in the case of the PG-FP6 is Vcc.




31.4 Serial Programming Method

31.4.1 Serial programming procedure

The following figure illustrates a flow for rewriting the code flash memory through serial programming.

Figure 31 - 6 Code Flash Memory Manipulation Procedure



31.4.2 Flash memory programming mode

To rewrite the contents of the code flash memory through serial programming, specify the flash memory programming mode. To enter the mode, set as follows.

<Serial programming using the dedicated flash memory programmer>

Connect the RL78 microcontroller to a dedicated flash memory programmer. Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.


<Serial programming using an external device (UART communication)>

Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 31 - 4**). After that, enter flash memory programming mode according to the procedures <1> to <4> shown in **Figure 31 - 7**. For details, refer to **RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815)**.

Table 31 - 4 Relationship Between TOOL0 Pin and Operation Mode After Reset Release

TOOL0	Operation Mode	
VDD	Normal operation mode	
0 V	Flash memory programming mode	

Figure 31 - 7 Setting of Flash Memory Programming Mode



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the pin reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Baud rate setting by UART reception is completed.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms

from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends

thd: How long to keep the TOOL0 pin at the low level from when the external reset end (the flash firmware

processing time is excluded)

There are two flash memory programming modes: wide voltage mode and full speed mode. The supply voltage value applied to the microcontroller during write operations and the setting information of the user option byte for setting of the flash memory programming mode determine which mode is selected.

When a dedicated flash memory programmer is used for serial programming, setting the voltage on GUI selects the mode automatically.



Table 31 - 5 Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified

Power Supply Voltage (VDD)		User Option Byte Setting for Switching to Flash Memory Programming Mode		
	Flash Operation Mode	Operating Frequency		
2.7 V ≤ VDD ≤ 3.6 V	Blank state		Full speed mode	
	HS (high speed main) mode	1 MHz to 24 MHz	Full speed mode	
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode	
2.4 V ≤ VDD < 2.7 V	Blank state	Blank state		
	HS (high speed main) mode	1 MHz to 16 MHz	Full speed mode	
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode	
1.8 V ≤ VDD < 2.4 V	Blank state		Wide voltage mode	
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode	

Remark 1. Using both the wide voltage mode and full speed mode imposes no restrictions on writing, deletion, or verification.

Remark 2. For details about communication commands, see 31.4.4 Communication commands.

31.4.3 Selecting communication mode

Communication mode of the RL78 microcontroller as follows.

Table 31 - 6 Communication Modes

Communication Mode	Standard Setting Note 1				Pins Used
Communication Mode	Port	Speed Note 2	Frequency	Multiply Rate	Fills Oseu
1-line mode (when flash memory programmer is used, or when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	_	_	TOOL0
Dedicated UART (when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	_	Ι	TOOLTxD, TOOLRxD

Note 1. Selection items for Standard settings on GUI of the flash memory programmer.

31.4.4 Communication commands

The RL78 microcontroller executes serial programming through the commands listed in Table 31 - 7.

The signals sent from the dedicated flash memory programmer or external device to the RL78 microcontroller are called commands, and programming functions corresponding to the commands are executed. For details, refer to RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

Table 31 - 7 Flash Memory Control Commands

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased
Write	Programming	Writes data to a specified area in the flash memory. Note
Getting information	Silicon Signature	Gets the RL78 microcontroller information (such as the part number, flash memory configuration, and programming firmware version).
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
	Security Get	Gets security information.
	Security Release	Release setting of prohibition of writing.
Others	Reset	Used to detect synchronization status of communication.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.



Note 2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

Product information (such as product name and firmware version) can be obtained by executing the "Silicon Signature" command.

Tables 31 - 8 and 31 - 9 show signature data list and example of signature data list.

Table 31 - 8 Signature Data List

Field name	Description	Number of transmit data
Device code	The serial number assigned to the device	3 bytes
Device name	Device name (ASCII code)	10 bytes
Code flash memory area last address	Last address of code flash memory area (Sent from lower address. Example. 00000H-0BFFFH (48 KB) → FFH, BFH, 00H)	3 bytes
Data flash memory area last address	Last address of data flash memory area (Sent from lower address. Example. F1000H to F2FFFH (8 KB) → FFH, 2FH, 0FH)	3 bytes
Firmware version	Version information of firmware for programming (Sent from upper address. Example. From Ver. 1.23 → 01H, 02H, 03H)	3 bytes

Table 31 - 9 Signature Data List

Field name	Description	Number of transmit data	Data (hexad	decimal)
Device code	RL78 protocol A	3 bytes	10 00 0)6
Device name	R5F11MMD	10 bytes	52 = "R" 35 = "5" 46 = "F" 31 = "1" 4D = "M" 4D = "M" 44 = "D" 20 = ""	
Code flash memory area last address	Code flash memory area 00000H to 0BFFFH (48 KB)	3 bytes	FF BF C	00
Data flash memory area last address	Data flash memory area F1000H to F2FFFH (8 KB)	3 bytes	FF 2F C)F
Firmware version	Ver.1.23	3 bytes	01 02 0)3

31.5 Processing Time for Each Command When Dedicated Flash Memory Programmer Is in Use (Reference Value)

The following shows the processing time for each command (reference value) when PG-FP6 is used as a dedicated flash memory programmer.

Table 31 - 10 Processing Time for Each Command When PG-FP6 Is in Use (Reference Value)

PG-FP6 Command		Code Flash			
PG-FF6 Command	48 Kbytes	64 Kbytes	96 Kbytes	128 Kbytes	
Erasing	0.9 s	1.0 s	1.2 s	1.4 s	
Writing	1.9 s	2.2 s	3.0 s	3.7 s	
Verification	1.6 s	1.9 s	2.6 s	3.3 s	
Writing after erasing	2.5 s	3.0 s	3.9 s	4.8 s	

The command processing times (reference values) shown in the table are typical values under the following conditions.

Port: TOOL0 (single-line UART)

Speed: 1,000,000 bps

Mode: Full speed mode (flash operation mode: HS (high speed main) mode)

31.6 Self-Programming

The RL78 microcontroller supports a self-programming function that can be used to rewrite the code flash memory via a user program. Because this function allows a user application to rewrite the code flash memory by using the flash self-programming library, it can be used to upgrade the program in the field.

- Caution 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.
- Caution 2. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the flash self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library.
- Caution 3. The high-speed on-chip oscillator should be kept operating during self-programming. If it is kept stopping, it should be operated (HIOSTOP = 0). The flash self-programming library should be executed after 30 μ s have elapsed.
- Remark 1. For details of the self-programming function, refer to RL78 Microcontroller Self-Programming Library Type01 User's Manual (R01US0050).
- **Remark 2.** For details of the time required to execute self-programming, see the notes on use that accompany the flash self-programming library tool.

The self-programming function has two flash memory programming modes; wide voltage mode and full speed mode. Specify the mode that corresponds to the flash operation mode specified in bits CMODE1 and CMODE0 in option byte 000C2H.

Specify the full speed mode when the HS (high speed main) mode is specified. Specify the wide voltage mode when the LS (low speed main) mode is specified.

If the argument fsl_flash_voltage_u08 is 00H when the FSL_Init function of the flash self-programming library provided by Renesas Electronics is executed, full speed mode is specified. If the argument is other than 00H, the wide voltage mode is specified.

Remark Using both the wide voltage mode and full speed mode imposes no restrictions on writing, deletion, or verification.



31.6.1 Self-programming procedure

The following figure illustrates a flow for rewriting the code flash memory by using a flash self-programming library.




Figure 31 - 8 Flow of Self-Programming (Rewriting Flash Memory)

31.6.2 Boot swap function

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0 ^{Note}, which is a boot area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the RL78 microcontroller, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.




Figure 31 - 9 Boot Swap Function

In an example of above figure, it is as follows.

Boot cluster 0: Boot area before boot swap

Boot cluster 1: Boot area after boot swap

Block number Erasing block 4 Erasing block 5 Erasing block 6 Erasing block 7 User program Boot User program User program cluster 1 User program 01000H Boot program Boot program 3 Boot program Boot Boot program Boot program Boot program Boot program Boot program cluster 0 0 Boot program 00000H 0 Boot program 0 Boot program 0 Boot program 0 Boot program Booted by boot cluster 0 Writing blocks 4 to 7 Erasing block 5 Erasing block 4 Boot swap 7 New boot program Boot program 7 Boot program 7 Boot program 6 New boot program 6 Boot program Boot program Boot program 5 New boot program 5 Boot program Boot program 4 New boot progran Boot program 01000H Boot program 3 New boot program New boot program 3 New boot program Boot program New boot program New boot program 2 New boot program Boot program New boot program 1 New boot program 1 New boot program 0 Boot program 0 New boot program 00000H 0 New boot program 0 New boot program Booted by boot cluster 1 Erasing block 6 Erasing block 7 Writing blocks 4 to 7 Boot program 7 New user program 6 New user program 5 New user program 4 New user program 01000H 3 New boot program 3 New boot program 3 New boot progra 2 New boot program 2 New boot program 2 New boot program New boot program 1 New boot program 1 New boot program 0 New boot program 0 New boot program 0 New boot program 00000H

Figure 31 - 10 Example of Executing Boot Swapping


31.6.3 Flash shield window function

The flash shield window function is provided as one of the security functions for self-programming. It disables writing to and erasing areas outside the range specified as a window only during self-programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both serial programming and self-programming.

Writing to and erasing areas outside the window range are disabled during self-programming. During serial programming, however, areas outside the range specified as a window can be written and erased.

Figure 31 - 11 Flash Shield Window Setting Example (Target Devices: R5F11MME, Start Block: 04H, End Block: 06H)



Caution 1. If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.

Caution 2. The flash shield window can only be used for the code flash memory (and is not supported for the data flash memory).

Table 31 - 11 Relationship between Flash Shield Window Function Setting/Change Methods and Commands

Programming conditions	Window Range Setting/	Execution Commands		
1 Togramming conditions	Change Methods	Block erase	Write	
Self-programming	Specify the starting and ending blocks by the flash self-programming library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.	
Serial programming	Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.	Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.	

Remark See 31.7 Security Settings to prohibit writing/erasing during serial programming.



31.7 Security Settings

The RL78 microcontroller supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command.

· Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during serial programming. However, blocks can be erased by means of self-programming.

Disabling write

Execution of the write command for entire blocks in the code flash memory is prohibited during serial programming. However, blocks can be written by means of self-programming.

After the setting of prohibition of writing is specified, releasing the setting by the Security Release command is enabled by a reset.

• Disabling rewriting boot cluster 0

Execution of the block erase command and write command on boot cluster 0 (00000H to 00FFFH) in the code flash memory is prohibited by this setting.

The block erase, write commands, and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by serial programming and self-programming. Each security setting can be used in combination.

Table 31 - 12 shows the relationship between the erase and write commands when the RL78 microcontroller security function is enabled.

Caution The security function of the dedicated flash programmer does not support self-programming.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see **31.6.3** for detail).



Table 31 - 12 Relationship Between Enabling Security Function and Command

(1) During serial programming

Valid Security	Executed Command	
valid Security	Block Erase	Write
Prohibition of block erase	Blocks cannot be erased.	Can be performed. Note
Prohibition of writing	Blocks can be erased.	Cannot be performed.
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

(2) During self-programming

Valid Security	Executed Command	
valid Security	Block Erase	Write
Prohibition of block erase	Blocks can be erased.	Can be performed.
Prohibition of writing		
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see 31.6.3 for detail).

Table 31 - 13 Setting Security in Each Programming Mode

(1) During serial programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of writing	programmer, etc.	Set via GUI of dedicated flash memory programmer, etc.
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

Caution Releasing the setting of prohibition of writing is enabled only when the security is not set as the block erase prohibition and the boot cluster 0 rewrite prohibition with code flash memory area and data flash memory area being blanks.

(2) Self-programming

Security	Security Setting	How to Disable Security Setting	
Prohibition of block erase	Set by using flash self-programming	Cannot be disabled after set.	
Prohibition of writing	library.	Cannot be disabled during self- programming (set via GUI of dedicated flash memory programmer, etc. during serial programming).	
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.	



31.8 Data Flash

31.8.1 Data flash overview

An overview of the data flash memory is provided below.

- The user program can rewrite the data flash memory by using the flash data library. For details, refer to RL78 Family Data Flash Library User's Manual.
- The data flash memory can also be rewritten to through serial programming using the dedicated flash memory programmer or an external device.
- The data flash can be erased in 1-block (1-Kbyte) units.
- The data flash can be accessed only in 8-bit units.
- The data flash can be directly read by CPU instructions.
- Instructions can be executed from the code flash memory while rewriting the data flash memory (that is, background operation (BGO) is supported).
- Because the data flash memory is an area exclusively used for data, it cannot be used to execute instructions.
- Accessing the data flash memory is not possible while rewriting the code flash memory (during self-programming).
- Manipulating the DFLCTL register is not possible while rewriting the data flash memory.
- Transition to the STOP mode is not possible while rewriting the data flash memory.
- Caution 1. The data flash memory is stopped after a reset is canceled. The data flash control register (DFLCTL) must be set up in order to use the data flash memory.
- Caution 2. The high-speed on-chip oscillator should be kept operating during data flash rewrite. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The data flash library should be executed after 30 μ s have elapsed.

Remark For rewriting the code flash memory via a user program, see 31.6 Self-Programming.



31.8.2 Register controlling data flash memory

31.8.2.1 Data flash control register (DFLCTL)

This register is used to enable or disable accessing to the data flash.

The DFLCTL register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset input sets this register to 00H.

Figure 31 - 12 Format of Data flash control register (DFLCTL)

Address	F0090H	After reset: 00l	H R/W					
Symbol	7	6	5	4	3	2	1	<0>
DFLCTL	0	0	0	0	0	0	0	DFLEN

DFLEN	Data flash access control
0	Disables data flash access
1	Enables data flash access

Caution Manipulating the DFLCTL register is not possible while rewriting the data flash memory.

31.8.3 Procedure for accessing data flash memory

The data flash memory is stopped after release from the reset state and is inaccessible (neither readable nor programmable) at that time. To access the memory, perform the following procedure:

- <1> Write 1 to bit 0 (DFLEN) of the data flash control register (DFLCTL).
- <2> Wait for the setup to finish for software timer, etc.

The time setup takes differs for each flash operation mode for the main clock.

- <Setup time for each flash operation mode>
- HS (High-speed main): $5 \mu s$
- LS (Low-speed main): 720 ns
- <3> After the wait, the data flash memory can be accessed.
- Caution 1. Accessing the data flash memory is not possible during the setup time.
- Caution 2. Transition to the STOP mode is not possible during the setup time. To enter the STOP mode during the setup time, clear DFLEN to 0 and then execute the STOP instruction.
- Caution 3. The high-speed on-chip oscillator should be kept operating during data flash rewrite. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The data flash library should be executed after 30 μ s have elapsed.
- Caution 4. Once the data flash memory is read while the subsystem clock is selected as the CPU/peripheral hardware clock (CLS = 1), follow the procedure listed as steps (1) to (3) below, in that order, to read the data flash area after switching the CPU/peripheral hardware clock from the subsystem clock to the main system clock.
 - (1) Make sure the main system clock is selected as the CPU/peripheral hardware clock (CLS = 0).
 - (2) Read data from any location in the data flash area. The value read at this point is undefined.
 - (3) Wait for the time listed below according to the operating mode, then read data from the desired parts of the data flash area.

HS (high-speed main) mode: 5 μs

LS (low-speed main) mode: 1 µs





CHAPTER 32 ON-CHIP DEBUG FUNCTION

32.1 Connecting E1, E2, E2 Lite, E20 On-chip Debugging Emulator

The RL78 microcontroller uses the VDD, RESET, TOOL0, and VSS pins to communicate with the host machine via an E1, E2, E2 Lite, E20 on-chip debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOL0 pin.

Caution The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 32 - 1 Connection Example of E1 On-chip Debugging Emulator

- Note 1. Connecting the dotted line is not necessary during serial programming.
- **Note 2.** If the reset circuit on the target system does not have a buffer and generates a reset signal only with resistors and capacitors, this pull-up resistor is not necessary.

Caution This circuit diagram is assumed that the reset signal outputs from an N-ch O.D. buffer (output resistor: 100 Ω or less)



32.2 On-Chip Debug Security ID

The RL78 microcontroller has an on-chip debug operation control bit in the flash memory at 000C3H (see **CHAPTER 30 OPTION BYTE**) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 010C3H and 010C4H to 010CDH in advance, because 000C3H, 000C4H to 000CDH and 010C3H, and 010C4H to 010CDH are switched.

Table 32 - 1 On-Chip Debug Security ID

Address	On-Chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes Note (excluding all FFH)
010C4H to 010CDH	

32.3 Securing of User Resources

To perform communication between the RL78 microcontroller and E1, E2, E2 Lite, E20 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using link options.

(1) Securement of memory space

The shaded portions in Figure 32 - 2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.

Code flash memory Internal RAM Use prohibited SFR area Note 1 (512 bytes or 256 bytes Note 2) Internal RAM Stack area for debugging (4 bytes) Note area Mirror area Code flash area 01000H : Area used for on-chip debugging 000D8H Debug monitor area (10 bytes) 000CEH Security ID area (10 bytes) On-chip debug option byte area 000C4H (1 byte) 000C3H Debug monitor area 00002H (2 bytes) 00000H Note 3

Figure 32 - 2 Memory Spaces Where Debug Monitor Programs Are Allocated

Note 1. Address differs depending on products as follows.

Products (code flash memory capacity)	Address of Note 1.
R5F11MMD	0BFFFH
R5F11MxE $(x = M, P)$	OFFFFH
R5F11MxF $(x = M, P)$	17FFFH
R5F11MPG	1FFFFH

- **Note 2.** When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are not used, it is 256 bytes.
- **Note 3.** In debugging, reset vector is rewritten to address allocated to a monitor program.
- **Note 4.** Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 4 extra bytes are consumed for the stack area used.

 When using self-programming, 12 extra bytes are consumed for the stack area used.



CHAPTER 33 BCD CORRECTION CIRCUIT

33.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCD correction result register (BCDADJ).

33.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

33.2.1 BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 33 - 1 Format of BCD correction result register (BCDADJ)

Address: F00FEH After reset: Undefined		R							
Symbol	7	6	5	4	3	3	2	1	0
BCDADJ									



33.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

- (1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value
 - <1> The BCD code value to which addition is performed is stored in the A register.
 - <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
 - <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instruction			A Register	CY Flag	AC Flag	BCDADJ Register
MOV	A, #99H	; <1>	99H	_	_	_
ADD	A, #89H	; <2>	22H	1	1	66H
ADD	A, !BCDADJ	; <3>	88H	1	0	_

Examples 2: 85 + 15 = 100

Instruction			A Register	CY Flag	AC Flag	BCDADJ Register
MOV	A, #85H	; <1>	85H	_	_	_
ADD	A, #15H	; <2>	9AH	0	0	66H
ADD	A, !BCDADJ	; <3>	00H	1	1	_

Examples 3: 80 + 80 = 160

	Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV	A, #80H	; <1>	80H	_	_	_
ADD	A, #80H	; <2>	00H	1	0	60H
ADD	A, !BCDADJ	; <3>	60H	1	0	_



- (2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value
 - <1> The BCD code value from which subtraction is performed is stored in the A register.
 - <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
 - <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

	Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV	A, #91H	; <1>	91H	_	_	_
SUB	A, #52H	; <2>	3FH	0	1	06H
SUB	A, !BCDADJ	; <3>	39H	0	0	_

CHAPTER 34 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document RL78 Family User's Manual Software (R01US0015).



34.1 Conventions Used in Operation List

34.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 34 - 1 Operand Identifiers and Specification Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol) FFF00H to FFFFFH
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note}) FFF00H to FFFFFH
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FFF1FH Immediate data or labels (even addresses only Note)
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions Note)
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Bit 0 = 0 when an odd address is specified.

Remark The special function registers can be described to operand sfr as symbols. See Tables 3 - 6 to 3 - 9 SFR List for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See Tables 3 - 10 to 3 - 19 Extended SFR (2nd SFR) List for the symbols of the extended special function registers.



34.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Table 34 - 2 Symbols in "Operation" Column

Symbol	Function
A	A register; 8-bit accumulator
Х	X register
В	B register
С	C register
D	D register
Е	E register
Н	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: XH = higher 8 bits, XL = lower 8 bits
Xs, XH, XL	20-bit registers: Xs = (bits 19 to 16), XH = (bits 15 to 8), XL = (bits 7 to 0)
٨	Logical product (AND)
V	Logical sum (OR)
₩	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

34.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Table 34 - 3 Symbols in "Flag" Column

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

34.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DTC transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Table 34 - 4 Use Example of PREFIX Operation Code

Instruction	Opcode						
	1	2	2 3		5		
MOV !addr16, #byte	CFH	CFH !addr16 #byte			_		
MOV ES:!addr16, #byte	11H	CFH	!add	!addr16			
MOV A, [HL]	8BH	_	_	_	_		
MOV A, ES: [HL]	11H	8BH	_	_	_		

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

34.2 Operation List

Table 34 - 5 Operation List (1/18)

Instruction Mnemonic	M	0	Dutas	Clo	cks	Orandian	Flag		
Group	winemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
8-bit data	MOV	r, #byte	2	1	_	$r \leftarrow \text{byte}$			
transfer		PSW, #byte	3	3	_	PSW ← byte	×	×	×
		CS, #byte	3	1	_	CS ← byte			
		ES, #byte	2	1	_	ES ← byte			
		!addr16, #byte	4	1	_	(addr16) ← byte			
		ES:!addr16, #byte	5	2	_	(ES, addr16) ← byte			
		saddr, #byte	3	1	_	(saddr) ← byte			
		sfr, #byte	3	1	_	sfr ← byte			
		[DE+byte], #byte	3	1	_	(DE + byte) ← byte			
		ES:[DE+byte], #byte	4	2	_	((ES, DE) + byte) ← byte			
		[HL+byte], #byte	3	1	_	(HL + byte) ← byte			
		ES:[HL+byte], #byte	4	2	_	((ES, HL) + byte) ← byte			
	[SP+byte], #byte	3	1	_	(SP + byte) ← byte				
		word[B], #byte	4	1	_	(B + word) ← byte			
		ES:word[B], #byte	5	2	_	((ES, B) + word) ← byte			
		word[C], #byte	4	1	_	(C+word) ← byte			
		ES:word[C], #byte	5	2	_	((ES, C) + word) ← byte			
		word[BC], #byte	4	1	_	(BC+word) ← byte			
		ES:word[BC], #byte	5	2	_	((ES, BC) + word) ← byte			
		A, r Note 3	1	1	_	A ← r			
		r, A Note 3	1	1	_	r ← A			
		A, PSW	2	1	_	$A \leftarrow PSW$			
		PSW, A	2	3	_	PSW ← A	×	×	×
		A, CS	2	1	_	A ← CS			
		CS, A	2	1	_	CS ← A			
		A, ES	2	1	_	A ← ES			
		ES, A	2	1	_	ES ← A			
		A, !addr16	3	1	4	A ← (addr16)			
		A, ES:!addr16	4	2	5	A ← (ES, addr16)			
		!addr16, A	3	1	_	(addr16) ← A			
		ES:!addr16, A	4	2	_	(ES, addr16) ← A			
		A, saddr	2	1	_	A ← (saddr)			
		saddr, A	2	1	_	(saddr) ← A			

- **Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 6 Operation List (2/18)

Instruction	M	0	Dutas	Clo	cks	Orandian		Flag	
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
8-bit data	MOV	A, sfr	2	1	_	A ← sfr			
transfer		sfr, A	2	1	_	sfr ← A			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	-	(DE) ← A			
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$			
		ES:[DE], A	2	2	_	$(ES, DE) \leftarrow A$			
		A, [HL]	1	1	4	$A \leftarrow (HL)$			
		[HL], A	1	1	_	(HL) ← A			
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
		ES:[HL], A	2	2	_	(ES, HL) ← A			
	1	A, [DE+byte]	2	1	4	A ← (DE + byte)			
		[DE+byte], A	2	1	_	(DE + byte) ← A			
		A, ES:[DE+byte]	3	2	5	A ← ((ES, DE) + byte)			
		ES:[DE+byte], A	3	2	_	((ES, DE) + byte ← A			
		A, [HL+byte]	2	1	4	A ← (HL + byte)			
		[HL+byte], A	2	1	_	(HL + byte) ← A			
		A, ES:[HL+byte]	3	2	5	A ← ((ES, HL) + byte)			
		ES:[HL+byte], A	3	2	_	((ES, HL) + byte) ← A			
		A, [SP+byte]	2	1	_	$A \leftarrow (SP + byte)$			
		[SP+byte], A	2	1	_	(SP + byte) ← A			
		A, word[B]	3	1	4	$A \leftarrow (B + word)$			
		word[B], A	3	1	_	$(B + word) \leftarrow A$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$			
		ES:word[B], A	4	2	_	$((ES, B) + word) \leftarrow A$			
		A, word[C]	3	1	4	$A \leftarrow (C + word)$			
		word[C], A	3	1	_	$(C + word) \leftarrow A$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$			
		ES:word[C], A	4	2	_	$((ES, C) + word) \leftarrow A$			
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$			
		word[BC], A	3	1	1	$(BC + word) \leftarrow A$			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$			
		ES:word[BC], A	4	2	_	$((ES, BC) + word) \leftarrow A$			

- Note 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 7 Operation List (3/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group	Willemonic	Operanus	Dytes	Note 1	Note 2	Operation	Z	AC	CY
8-bit data	MOV	A, [HL+B]	2	1	4	A ← (HL + B)			
transfer		[HL+B], A	2	1	_	(HL + B) ← A			
		A, ES:[HL+B]	3	2	5	A ← ((ES, HL) + B)			
		ES:[HL+B], A	3	2	_	((ES, HL) + B) ← A			
		A, [HL+C]	2	1	4	A ← (HL + C)			
		[HL+C], A	2	1	_	(HL + C) ← A			
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES, HL) + C)$			
		ES:[HL+C], A	3	2		$((ES, HL) + C) \leftarrow A$			
		X, !addr16	3	1	4	X ← (addr16)			
		X, ES:!addr16	4	2	5	X ← (ES, addr16)			
		X, saddr	2	1	_	$X \leftarrow (saddr)$			
		B, !addr16	3	1	4	B ← (addr16)			
		B, ES:!addr16	4	2	5	B ← (ES, addr16)			
		B, saddr	2	1	_	B ← (saddr)			
		C, !addr16	3	1	4	C ← (addr16)			
		C, ES:!addr16	4	2	5	C ← (ES, addr16)			
	-	C, saddr	2	1	_	$C \leftarrow (saddr)$			
		ES, saddr	3	1	_	ES ← (saddr)			
	XCH	A, r Note 3	1 (r = X) 2 (other than r = X)	1	_	$A \longleftrightarrow \Gamma$			
		A, !addr16	4	2	_	$A \longleftrightarrow (addr16)$			
		A, ES:!addr16	5	3	_	$A \longleftrightarrow (ES, addr16)$			
		A, saddr	3	2	1	$A \longleftrightarrow (saddr)$			
		A, sfr	3	2	_	$A \longleftrightarrow sfr$			
		A, [DE]	2	2	_	$A \longleftrightarrow (DE)$			
		A, ES:[DE]	3	3	_	$A \longleftrightarrow (ES, DE)$			
		A, [HL]	2	2	_	$A \longleftrightarrow (HL)$			
		A, ES:[HL]	3	3		$A \longleftrightarrow (ES, HL)$			
		A, [DE+byte]	3	2		$A \longleftrightarrow (DE + byte)$			
		A, ES:[DE+byte]	4	3	_	$A \longleftrightarrow ((ES, DE) + byte)$			
		A, [HL+byte]	3	2	_	$A \longleftrightarrow (HL + byte)$			
ı		A, ES:[HL+byte]	4	3	_	$A \longleftrightarrow ((ES, HL) + byte)$			

- Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 8 Operation List (4/18)

Instruction	Managania	Operanda	Dutos	Clo	cks	Operation		Flag	
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
8-bit data	XCH	A, [HL+B]	2	2	_	$A \longleftrightarrow (HL + B)$			
transfer		A, ES:[HL+B]	3	3	_	$A \longleftrightarrow ((ES,HL) + B)$			
		A, [HL+C]	2	2	_	$A \longleftrightarrow (HL + C)$			
		A, ES:[HL+C]	3	3	_	$A \longleftrightarrow ((ES,HL) + C)$			
	ONEB	А	1	1	_	A ← 01H			
		Х	1	1	_	X ← 01H			
		В	1	1	_	B ← 01H			
		С	1	1	1	C ← 01H			
		!addr16	3	1	_	(addr16) ← 01H			
		ES:!addr16	4	2	_	(ES, addr16) ← 01H			
		saddr	2	1	_	(saddr) ← 01H			
	CLRB	А	1	1	_	A ← 00H			
		Х	1	1	_	X ← 00H			
		В	1	1	_	B ← 00H			
	_	С	1	1	_	C ← 00H			
		!addr16	3	1	_	(addr16) ← 00H			
		ES:!addr16	4	2	_	(ES,addr16) ← 00H			
		saddr	2	1	_	(saddr) ← 00H			
	MOVS	[HL+byte], X	3	1	_	(HL + byte) ← X	×		×
		ES:[HL+byte], X	4	2	_	(ES, HL + byte) ← X	×		×
16-bit data	MOVW	rp, #word	3	1	_	$rp \leftarrow word$			
transfer		saddrp, #word	4	1	_	(saddrp) ← word			
		sfrp, #word	4	1	_	sfrp ← word			
		AX, rp Note 3	1	1	_	AX ← rp			
		rp, AX Note 3	1	1	_	rp ← AX			
		AX, !addr16	3	1	4	AX ← (addr16)			
		!addr16, AX	3	1	-	(addr16) ← AX			
		AX, ES:!addr16	4	2	5	AX ← (ES, addr16)			
		ES:!addr16, AX	4	2	_	(ES, addr16) ← AX			
		AX, saddrp	2	1	_	AX ← (saddrp)			
		saddrp, AX	2	1	_	(saddrp) ← AX			
		AX, sfrp	2	1	_	AX ← sfrp			
		sfrp, AX	2	1	_	sfrp ← AX			

- **Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except rp = AX
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 9 Operation List (5/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group	Willomonio	Operando	Dytoo	Note 1	Note 2	Орогалоп	Z	AC	CY
16-bit data	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$			
transfer		[DE], AX	1	1	_	$(DE) \leftarrow AX$			
		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES, DE)$			
		ES:[DE], AX	2	2	_	$(ES,DE) \leftarrow AX$			
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$			
		[HL], AX	1	1	_	$(HL) \leftarrow AX$			
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$			
		ES:[HL], AX	2	2	_	$(ES, HL) \leftarrow AX$			
		AX, [DE+byte]	2	1	4	$AX \leftarrow (DE + byte)$			
		[DE+byte], AX	2	1	_	(DE + byte) ← AX			
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], AX	3	2	_	$((ES, DE) + byte) \leftarrow AX$			
		AX, [HL+byte]	2	1	4	$AX \leftarrow (HL + byte)$			
		[HL+byte], AX	2	1	_	(HL + byte) ← AX			
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], AX	3	2	_	((ES, HL) + byte) ← AX			
		AX, [SP+byte]	2	1	_	$AX \leftarrow (SP + byte)$			
		[SP+byte], AX	2	1	_	(SP + byte) ← AX			
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$			
		word[B], AX	3	1	_	$(B + word) \leftarrow AX$			
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B) + word)$			
		ES:word[B], AX	4	2	_	$((ES, B) + word) \leftarrow AX$			
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$			
		word[C], AX	3	1	_	$(C + word) \leftarrow AX$			
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C) + word)$			
		ES:word[C], AX	4	2	_	$((ES, C) + word) \leftarrow AX$			
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$			
		word[BC], AX	3	1	_	$(BC + word) \leftarrow AX$			
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + word)$			
		ES:word[BC], AX	4	2	_	$((ES, BC) + word) \leftarrow AX$			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 34 - 10 Operation List (6/18)

Instruction		0	Distan	Clo	cks	Organitar		Flag	
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
16-bit data	MOVW	BC, !addr16	3	1	4	BC ← (addr16)			
transfer		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
		DE, !addr16	3	1	4	DE ← (addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, !addr16	3	1	4	HL ← (addr16)			
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)			
		BC, saddrp	2	1	_	BC ← (saddrp)			
		DE, saddrp	2	1	_	DE ← (saddrp)			
		HL, saddrp	2	1	_	HL ← (saddrp)			
	XCHW	AX, rp Note 3	1	1	_	$AX \longleftrightarrow rp$			
	ONEW	AX	1	1	_	AX ← 0001H			
		BC	1	1	_	BC ← 0001H			
	CLRW	AX	1	1	_	AX ← 0000H			
		BC	1	1	_	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	_	A, CY \leftarrow A + byte	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) + byte	×	×	×
		A, r Note 4	2	1	_	$A, CY \leftarrow A + r$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r + A$	×	×	×
		A, !addr16	3	1	4	A, CY ← A + (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16)	×	×	×
		A, saddr	2	1	_	A, C ← A + (saddr)	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL)$	×	×	×
		A, ES:[HL]	2	2	5	A,CY ← A + (ES, HL)	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A + (HL + byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A + ((ES, HL) + byte)	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL + B)$	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A + ((ES, HL) + B)	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL + C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + C)$	×	×	×

- **Note 1.** Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except rp = AX
- **Note 4.** Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.



Table 34 - 11 Operation List (7/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group	WINCHIONIC	Ороганаз	Dytes	Note 1	Note 2	Ореганоп	Z	AC	CY
8-bit	ADDC	A, #byte	2	1	_	A, CY ← A + byte + CY	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) + byte + CY	×	×	×
		A, r Note 3	2	1	_	$A, CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r + A + CY$	×	×	×
		A, !addr16	3	1	4	A, CY ← A + (addr16) + CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16) + CY	×	×	×
		A, saddr	2	1	_	A, CY ← A + (saddr) + CY	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL) + CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES, HL) + CY$	×	×	×
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL + byte) + CY$	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A + ((ES, HL) + byte) + CY	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL + B) + CY$	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A + ((ES, HL) + B) + CY	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL + C) + CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + C) + CY$	×	×	×
	SUB	A, #byte	2	1	_	A, CY ← A - byte	×	×	×
		saddr, #byte	3	2	_	(saddr), CY ← (saddr) - byte	×	×	×
		A, r Note 3	2	1	_	A, CY ← A - r	×	×	×
		r, A	2	1	_	r, CY ← r - A	×	×	×
		A, !addr16	3	1	4	A, CY ← A - (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A - (ES, addr16)	×	×	×
		A, saddr	2	1	_	A, CY ← A - (saddr)	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	×	×	×
		A, ES:[HL]	2	2	5	A,CY ← A - (ES, HL)	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A - (HL + byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A - ((ES, HL) + byte)	×	×	×
		A, [HL+B]	2	1	4	A, CY ← A - (HL + B)	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A - ((ES, HL) + B)	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL + C)$	×	×	×
		A, ES:[HL+C]	3	2	5	A,CY ← A - ((ES, HL) + C)	×	×	×

- **Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 12 Operation List (8/18)

Instruction	Mnemonic	Operands	Putos	Clo	cks	Operation		Flag	
Group	Millernonic	Operands	Bytes	Note 1	Note 2	Орегация	Z	AC	CY
8-bit	SUBC	A, #byte	2	1	_	A, CY ← A - byte - CY	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) - byte - CY	×	×	×
		A, r Note 3	2	1	_	$A, CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	_	r, CY ← r - A - CY	×	×	×
		A, !addr16	3	1	4	A, CY ← A - (addr16) - CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A - (ES, addr16) - CY	×	×	×
		A, saddr	2	1	_	A, CY ← A - (saddr) - CY	×	×	×
		A, [HL]	1	1	4	A, CY ← A - (HL) - CY	×	×	×
		A, ES:[HL]	2	2	5	A,CY ← A - (ES, HL) - CY	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A - (HL + byte) - CY	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A - ((ES, HL) + byte) - CY	×	×	×
		A, [HL+B]	2	1	4	A, CY ← A - (HL + B) - CY	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A - ((ES, HL) + B) - CY	×	×	×
	A	A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL + C) - CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A - ((ES:HL) + C) - CY$	×	×	×
	AND	A, #byte	2	1	_	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	2	_	(saddr) ← (saddr) ∧ byte	×		
		A, r Note 3	2	1	_	$A \leftarrow A \wedge r$	×		
		r, A	2	1	_	$r \leftarrow r \wedge A$	×		
		A, !addr16	3	1	4	A ← A ∧ (addr16)	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, saddr	2	1	_	$A \leftarrow A \land (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \land (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \land (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \land (HL + byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \land ((ES:HL) + byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \land (HL + B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \land ((ES:HL) + B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \land (HL + C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \land ((ES:HL) + C)$	×		

- **Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 13 Operation List (9/18)

	Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
saddr, #byte 3 2 — (saddr) ← (saddr) ∨ byte × A, r Note 3 2 1 — A ← A ∨ r × r, A 2 1 — r ← r ∨ A × A, laddr16 3 1 4 A ← A ∨ (addr16) × A, ES:laddr16 4 2 5 A ← A ∨ (ES:addr16) × A, saddr 2 1 — A ← A ∨ (ES:addr16) × A, Saddr 2 1 — A ← A ∨ (ES:addr16) × A, ES:JHL 1 1 4 A ← A ∨ (ES:Addr16) × A, ES:JHL 2 2 5 A ← A ∨ (ES:HL) × A, ES:JHL+byte 3 2 5 A ← A ∨ (ES:HL) × A, ES:JHL+B 3 2 5 A ← A ∨ (HL + D)te × A, ES:JHL+C 3 2 5 A ← A ∨ (HL + C) × A, ES:JH, B 3 2 1 — A ← A ← A ∨ (HL + C) × A, F Note 3 <th>Group</th> <th>Williamonia</th> <th>Operands</th> <th>Dytes</th> <th>Note 1</th> <th>Note 2</th> <th>Орегиноп</th> <th>Z</th> <th>AC</th> <th>CY</th>	Group	Williamonia	Operands	Dytes	Note 1	Note 2	Орегиноп	Z	AC	CY
Sadoli, Hoyle		OR	A, #byte	2	1	_	$A \leftarrow A \lor byte$	×		
f, A 2 1 — f ← r ∨ A × A, laddr16 3 1 4 A ← A ∨ (addr16) × A, ES:laddr16 4 2 5 A ← A ∨ (saddr) × A, saddr 2 1 — A ← A ∨ (saddr) × A, [HL] 1 1 4 A ← A ∨ (HL) × A, ES:[HL] 2 2 5 A ← A ∨ (ES:HL) × A, ES:[HL] 2 2 5 A ← A ∨ (ES:HL) × A, ES:[HL+byte] 3 2 5 A ← A ∨ (HL + byte) × A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + B) × A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + B) × A, ES:[HL+C] 3 2 5 A ← A ∨ ((ES:HL) + C) × XOR A, #byte 2 1 — A ← A ∨ byte × saddr, #byte 3 2 — (saddr) ← (saddr) → byte × A, r Note 3 2 1 — A ← A ∨ r × A, ES:[HL]	operation		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \lor byte$	×		
A, laddr16 3 1 4 A ← A ∨ (ES:addr16) × A, ES:laddr16 4 2 5 A ← A ∨ (ES:addr16) × A, saddr 2 1 — A ← A ∨ (saddr) × A, [HL] 1 1 4 A ← A ∨ (HL) × A, ES:[HL] 2 2 5 A ← A ∨ (ES:HL) × A, ES:[HL+byte] 3 2 5 A ← A ∨ (HL + byte) × A, ES:[HL+byte] 3 2 5 A ← A ∨ (HL + b) × A, ES:[HL+B] 3 2 5 A ← A ∨ (HL + B) × A, ES:[HL+C] 3 2 5 A ← A ∨ (HL + C) × A, ES:[HL+C] 3 2 5 A ← A ∨ (HL + C) × XOR A, #byte 2 1 — A ← A → byte × saddr, #byte 3 2 — (saddr) ← (saddr) → byte × A, I addr16 3 1 — A ← A → I × A, ES:[addr16] 3 1 — A ← A ← A ← (ES:addr16) × <td< td=""><td></td><td></td><td>A, r Note 3</td><td>2</td><td>1</td><td>_</td><td>$A \leftarrow A \lor r$</td><td>×</td><td></td><td></td></td<>			A, r Note 3	2	1	_	$A \leftarrow A \lor r$	×		
A, ES:laddr16			r, A	2	1	_	$r \leftarrow r \lor A$	×		
A, saddr 2 1 1 — A ← A ∨ (saddr) A, [HL]			A, !addr16	3	1	4	A ← A ∨ (addr16)	×		
A, [HL] 1 1 4 A ← A ∨ (HL) × A, ES;[HL] 2 2 5 A ← A ∨ (ES;HL) × A, [HL+byte] 2 1 4 A ← A ∨ (HL + byte) × A, [HL+B] 3 2 5 A ← A ∨ (HL + B) × A, [HL+B] 3 2 5 A ← A ∨ (HL + B) × A, ES;[HL+B] 3 2 5 A ← A ∨ (HL + C) × A, ES;[HL+C] 3 2 5 A ← A ∨ (HL + C) × A, ES;[HL+C] 3 2 5 A ← A ∨ (HL + C) × A, ES;[HL+C] 3 2 5 A ← A ∨ (HL + C) × XOR A, #byte 2 1 — A ← A ∨ (HL + C) × XOR A, #byte 2 1 — A ← A ∨ (HL + C) × XOR A, #byte 3 2 — (saddr) ← (saddr) ৵ byte × A, r Note 3 2 1 — A ← A ∨ r × A, ES:laddr16 3 1			A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×		
A, ES:[HL] 2 2 5 A ← A ∨ (ES:HL) × A, [HL+byte] 2 1 4 A ← A ∨ (HL + byte) × A, [HL+B] 3 2 5 A ← A ∨ (HL + B) × A, [HL+B] 3 2 5 A ← A ∨ (HL + B) × A, ES:[HL+B] 3 2 5 A ← A ∨ (HL + C) × A, [HL+C] 2 1 4 A ← A ∨ (HL + C) × A, ES:[HL+C] 3 2 5 A ← A ∨ (HES:HL) + C) × XOR A, #byte 2 1 — A ← A ∨ (ES:HL) + C) × XOR A, #byte 3 2 — (saddr) ← (saddr) ← byte × A, r Note 3 2 1 — A ← A ∨ F × A, r Note 3 2 1 — A ← A ∨ F × A, laddr16 3 1 4 A ← A ∨ (ES:addr16) × A, ES:[addr16 4 2 5 A ← A ∨ (ES:addr16) × A, [HL] 1 1			A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×		
A, [HL+byte] 2 1 4 A ← A ∨ (HL + byte) × A, ES:[HL+byte] 3 2 5 A ← A ∨ ((ES:HL) + byte) × A, [HL+B] 2 1 4 A ← A ∨ ((HL + B)) × A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + B) × A, [HL+C] 2 1 4 A ← A ∨ (HL + C) × A, ES:[HL+C] 3 2 5 A ← A → V(LES:HL) + C) × XOR A, #byte 2 1 — A ← A → byte × Saddr, #byte 3 2 — (saddr) ← (saddr) ÷ byte × A, r Note 3 2 1 — A ← A ← F ← F ← A ← F × A, Inddr16 3 1 4 A ← A ← Gaddr16) × A, ES:laddr16 4 2 5 A ← A ← (ES:addr16) × A, ES:[HL] 1 1 4 A ← A ← (HL) × A, ES:[HL] 2 5 A ← A ← (ES:HL) × A, [HL+C] 3 2 5			A, [HL]	1	1	4	$A \leftarrow A \lor (HL)$	×		
A, ES:[HL+byte] 3 2 5 A ← A ∨ ((ES:HL) + byte) A, [HL+B] 2 1 4 A ← A ∨ (HL + B) A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + B) A, ES:[HL+C] 2 1 4 A ← A ∨ (HL + C) A, ES:[HL+C] 3 2 5 A ← A ∨ ((ES:HL) + C) XOR A, #byte 2 1 — A ← A ∨ byte Saddr, #byte 3 2 — (saddr) ← (saddr) ← byte A, r Note 3 2 1 — A ← A ∨ r x A, laddr16 3 1 4 A ← A ∨ (addr16) A, ES:[addr16 4 2 5 A ← A ∨ (ES:addr16) A, ES:[addr16 4 2 5 A ← A ∨ (ES:addr16) A, saddr 2 1 — A ← A ∨ (HL) A, ES:[HL] 1 1 4 A ← A ∨ (HL) A, ES:[HL] 2 2 5 A ← A ∨ (ES:HL) A, ES:[HL+byte] 3 2 5 A ← A ∨ (ES:HL) A, ES:[HL+byte] 3 2 5 A ← A ∨ (ES:HL) A, ES:[HL+byte] 3 2 5 A ← A ∨ ((ES:HL) + byte) A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + byte) A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + byte) A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + byte) A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + B) A, ES:[HL+B] 3 2 5 A ← A ∨ ((ES:HL) + B) A, [HL+C] 2 1 4 A ← A ∨ (HL+C) X			A, ES:[HL]	2	2	5	$A \leftarrow A \lor (ES:HL)$	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			A, [HL+byte]	2	1	4	$A \leftarrow A \lor (HL + byte)$	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×		
A, ES:[HL+C] 3 2 5 A ← A ∨ ((ES:HL) + C) × XOR A, #byte 2 1 — A ← A ∨ byte × saddr, #byte 3 2 — (saddr) ← (saddr) ∨ byte × A, r Note 3 2 1 — A ← A ∨ r × r, A 2 1 — R ← A → (addr16) × A, laddr16 3 1 4 A ← A → (es:addr16) × A, ES:laddr16 4 2 5 A ← A → (es:addr16) × A, saddr 2 1 — A ← A → (es:addr16) × A, [HL] 1 1 4 A ← A → (es:addr16) × A, [HL] 1 1 4 A ← A → (es:addr16) × A, [HL] 1 1 4 A ← A → (es:addr16) × A, [HL] 1 1 4 A ← A → (es:addr16) × A, [HL] 2 2 5 A ← A → (es:addr16) × A, [HL] 2 2 5 A ← A → (es:			A, ES:[HL+B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		A	A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			A, ES:[HL+C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		XOR	A, #byte	2	1	_	$A \leftarrow A \forall byte$	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) + byte$	×		
A, !addr16 3 1 4 A ← A ∀ (addr16) × A, ES:!addr16 4 2 5 A ← A ∀ (ES:addr16) × A, saddr 2 1 — A ← A ∀ (saddr) × A, [HL] 1 1 4 A ← A ∀ (HL) × A, ES:[HL] 2 2 5 A ← A ∀ (ES:HL) × A, [HL+byte] 2 1 4 A ← A ∀ (HL + byte) × A, ES:[HL+byte] 3 2 5 A ← A ∀ ((ES:HL) + byte) × A, ES:[HL+B] 3 2 5 A ← A ∀ (HL + B) × A, [HL+B] 3 2 5 A ← A ∀ ((ES:HL) + B) × A, [HL+C] 2 1 4 A ← A ∀ (HL + C) ×			A, r Note 3	2	1	_	$A \leftarrow A + r$	×		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			r, A	2	1	_	$r \leftarrow r \forall A$	×		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			A, !addr16	3	1	4	A ← A → (addr16)	×		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			A, ES:!addr16	4	2	5	A ← A → (ES:addr16)	×		
A, ES:[HL] 2 2 5 $A \leftarrow A \lor (ES:HL)$ \times A, [HL+byte] 2 1 4 $A \leftarrow A \lor (HL + byte)$ \times A, ES:[HL+byte] 3 2 5 $A \leftarrow A \lor ((ES:HL) + byte)$ \times A, [HL+B] 2 1 4 $A \leftarrow A \lor (HL + B)$ \times A, ES:[HL+B] 3 2 5 $A \leftarrow A \lor ((ES:HL) + B)$ \times A, [HL+C] 2 1 4 $A \leftarrow A \lor (HL + C)$ \times			A, saddr	2	1	_	$A \leftarrow A \forall (saddr)$	×		
A, [HL+byte] 2 1 4 $A \leftarrow A \lor (HL + byte)$ × A, ES:[HL+byte] 3 2 5 $A \leftarrow A \lor (ES:HL) + byte)$ × A, [HL+B] 2 1 4 $A \leftarrow A \lor (HL + B)$ × A, ES:[HL+B] 3 2 5 $A \leftarrow A \lor (ES:HL) + B)$ × A, [HL+C] 2 1 4 $A \leftarrow A \lor (HL + C)$ ×			A, [HL]	1	1	4	$A \leftarrow A \leftrightarrow (HL)$	×		
A, ES:[HL+byte] 3 2 5 $A \leftarrow A \lor ((ES:HL) + byte)$ × A, [HL+B] 2 1 4 $A \leftarrow A \lor (HL + B)$ × A, ES:[HL+B] 3 2 5 $A \leftarrow A \lor ((ES:HL) + B)$ × A, [HL+C] 2 1 4 $A \leftarrow A \lor (HL + C)$ ×			A, ES:[HL]	2	2	5	$A \leftarrow A \neq (ES:HL)$	×		
A, [HL+B] 2 1 4 A ← A ∀ (HL + B) × A, ES:[HL+B] 3 2 5 A ← A ∀ ((ES:HL) + B) × A, [HL+C] 2 1 4 A ← A ∀ (HL + C) ×			A, [HL+byte]	2	1	4	$A \leftarrow A \leftrightarrow (HL + byte)$	×		
A, ES:[HL+B] 3 2 5 $A \leftarrow A \lor ((ES:HL) + B)$ \times A, [HL+C] 2 1 4 $A \leftarrow A \lor (HL + C)$ \times			A, ES:[HL+byte]	3	2	5	$A \leftarrow A \leftrightarrow ((ES:HL) + byte)$	×		
A, [HL+C] 2 1 4 $A \leftarrow A \rightarrow (HL + C)$ \times			A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×		
			A, ES:[HL+B]	3	2	5	A ← A ← ((ES:HL) + B)	×		_
A, ES:[HL+C] 3 2 5 $A \leftarrow A \lor ((ES:HL) + C)$ \times			A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×		
	l		A, ES:[HL+C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×		

- **Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 14 Operation List (10/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation			
Group	Willemonic	Operands	Dytes	Note 1	Note 2	Орегация	Z	AC	CY
8-bit	CMP	A, #byte	2	1	_	A - byte	×	×	×
operation		!addr16, #byte	4	1	4	(addr16) - byte	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) - byte	×	×	×
		saddr, #byte	3	1	_	(saddr) - byte	×	×	×
		A, r Note 3	2	1	_	A - r	×	×	×
		r, A	2	1	_	r - A	×	×	×
		A, !addr16	3	1	4	A - (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A - (ES:addr16)	×	×	×
		A, saddr	2	1	_	A - (saddr)	×	×	×
		A, [HL]	1	1	4	A - (HL)	×	×	×
		A, ES:[HL]	2	2	5	A - (ES:HL)	×	×	×
		A, [HL+byte]	2	1	4	A - (HL + byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A - ((ES:HL) + byte)	×	×	×
		A, [HL+B]	2	1	4	A - (HL + B)	×	×	×
		A, ES:[HL+B]	3	2	5	A - ((ES:HL) + B)	×	×	×
		A, [HL+C]	2	1	4	A - (HL + C)	×	×	×
		A, ES:[HL+C]	3	2	5	A - ((ES:HL) + C)	×	×	×
	CMP0	А	1	1	_	A - 00H	×	0	0
		X	1	1	_	X - 00H	×	0	0
		В	1	1	_	B - 00H	×	0	0
		С	1	1	_	C - 00H	×	0	0
		!addr16	3	1	4	(addr16) - 00H	×	0	0
		ES:!addr16	4	2	5	(ES:addr16) - 00H	×	0	0
		saddr	2	1	_	(saddr) - 00H	×	0	0
	CMPS	X, [HL+byte]	3	1	4	X - (HL + byte)	×	×	×
		X, ES:[HL+byte]	4	2	5	X - ((ES:HL) + byte)	×	×	×

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 3. Except r = A

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 34 - 15 Operation List (11/18)

Group Note 1 Note 2 Z AC CY	Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
AX, AX 1 1 — AX, CY ← AX + AX ×	Group	Milemonic	Operands	bytes	Note 1	Note 2	Operation	Z	AC	CY
AX, BC	16-bit	ADDW	AX, #word	3	1	_	$AX, CY \leftarrow AX + word$	×	×	×
AX, DE	operation		AX, AX	1	1	_	$AX, CY \leftarrow AX + AX$	×	×	×
AX, HL 1 1 — AX, CY ← AX + HL × × × AX, laddr16 3 1 4 AX, CY ← AX + (addr16) × × × AX, ES:laddr16 4 2 5 AX, CY ← AX + (ES:addr16) × × × AX, saddrp 2 1 — AX, CY ← AX + (ES:addr16) × × × AX, BL 2 1 — AX, CY ← AX + (ES:addr16) × × × AX, ES: [HL+byte] 3 1 4 AX, CY ← AX + (HL + byte) × × × AX, ES: [HL+byte] 4 2 5 AX, CY ← AX + (HL + byte) × × × AX, BC 1 1 — AX, CY ← AX - Word × × × × AX, BC 1 1 — AX, CY ← AX - DE × × × × AX, ES:laddr16 3 1 4 AX, CY ← AX - (ES:addr16) × × × AX, GES:laddr16 4 2 5 AX, CY ← AX - (HL + byte) <t< td=""><td></td><td></td><td>AX, BC</td><td>1</td><td>1</td><td>_</td><td>$AX, CY \leftarrow AX + BC$</td><td>×</td><td>×</td><td>×</td></t<>			AX, BC	1	1	_	$AX, CY \leftarrow AX + BC$	×	×	×
AX, laddr16 3 1 4 AX, CY ← AX + (addr16) x x x AX, ES:laddr16 4 2 5 AX, CY ← AX + (ES:addr16) x x x AX, saddrp 2 1 — AX, CY ← AX + (saddrp) x x x AX, ES: [HL+byte] 3 1 4 AX, CY ← AX + (HL+byte) x x x AX, ES: [HL+byte] 4 2 5 AX, CY ← AX + Word x x x AX, BC 1 1 — AX, CY ← AX - BC x x x AX, DE 1 1 — AX, CY ← AX - DE x x x AX, laddr16 3 1 4 AX, CY ← AX - (AX - (LES:addr16) x x x AX, saddrp 2 1 — AX, CY ← AX - (ES:addr16) x x x AX, ES: [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) x x AX, BC 1 1 — AX - Word x x x			AX, DE	1	1	_	AX, CY ← AX + DE	×	×	×
AX, ES:laddr16 4 2 5 AX, CY ← AX + (ES:addr16) x x x AX, saddrp 2 1 — AX, CY ← AX + (ES:addr16) x x x AX, Function (Fig. 1) 3 1 4 AX, CY ← AX + (HL + byte) x x x AX, ES: [HL+byte] 4 2 5 AX, CY ← AX + (HL + byte) x x x AX, #word 3 1 — AX, CY ← AX - word x x x AX, DE 1 1 — AX, CY ← AX - BC x x x AX, Haddr16 3 1 4 AX, CY ← AX - HL x x x AX, ES:laddr16 4 2 5 AX, CY ← AX - (ES:addr16) x x x AX, Saddrp 2 1 — AX, CY ← AX - (ES:addr16) x x x AX, ES: [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) x x x AX, BC 1 1 — AX - Word x x <t< td=""><td></td><td></td><td>AX, HL</td><td>1</td><td>1</td><td>_</td><td>AX, CY ← AX + HL</td><td>×</td><td>×</td><td>×</td></t<>			AX, HL	1	1	_	AX, CY ← AX + HL	×	×	×
AX, saddrp 2 1 — AX, CY ← AX + (saddrp) ×			AX, !addr16	3	1	4	AX, CY ← AX + (addr16)	×	×	×
AX, [HL+byte] 3 1 4 AX, CY ← AX + (HL + byte) × × × AX, ES: [HL+byte] 4 2 5 AX, CY ← AX + ((ES:HL) + byte) × × × AX, BC 1 1 — AX, CY ← AX - BC × × × AX, DE 1 1 — AX, CY ← AX - DE × × × AX, HL 1 1 — AX, CY ← AX - HL × × × AX, ES:laddr16 3 1 4 AX, CY ← AX - (ES:addr16) × × × AX, Saddrp 2 1 — AX, CY ← AX - (HL + byte) × × × AX, ES: [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) × × × CMPW AX, #word 3 1 — AX - Word × × × AX, BC 1 1 — AX - Word × × × AX, DE 1 1 — AX - BC × × × <t< td=""><td></td><td></td><td>AX, ES:!addr16</td><td>4</td><td>2</td><td>5</td><td>AX, CY ← AX + (ES:addr16)</td><td>×</td><td>×</td><td>×</td></t<>			AX, ES:!addr16	4	2	5	AX, CY ← AX + (ES:addr16)	×	×	×
AX, ES; [HL+byte] 4 2 5 AX, CY ← AX + ((ES:HL) + byte) x x x AX, #word 3 1 — AX, CY ← AX - word x x x x AX, BC 1 1 — AX, CY ← AX - BC x x x x AX, DE 1 1 — AX, CY ← AX - DE x x x AX, HL 1 1 — AX, CY ← AX - HL x x x AX, ES:laddr16 4 2 5 AX, CY ← AX - (addr16) x x x AX, BC:lHL+byte] 3 1 4 AX, CY ← AX - (ES:addr16) x x x AX, ES: [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) x x x AX, ES: [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) x x x AX, BC:lL, byte] 3 1 4 AX - CY ← AX - (HL + byte) x x x CMPW AX, BC:lL, byte] 1 1 - AX -			AX, saddrp	2	1	_	AX, CY ← AX + (saddrp)	×	×	×
SUBW AX, #word 3 1 — AX, CY ← AX - word × <			AX, [HL+byte]	3	1	4	AX, CY ← AX + (HL + byte)	×	×	×
AX, BC 1 1 — AX, CY ← AX - BC × <td></td> <td></td> <td>AX, ES: [HL+byte]</td> <td>4</td> <td>2</td> <td>5</td> <td>AX, CY ← AX + ((ES:HL) + byte)</td> <td>×</td> <td>×</td> <td>×</td>			AX, ES: [HL+byte]	4	2	5	AX, CY ← AX + ((ES:HL) + byte)	×	×	×
AX, DE 1 1 — AX, CY ← AX - DE × <td></td> <td>SUBW</td> <td>AX, #word</td> <td>3</td> <td>1</td> <td>_</td> <td>$AX, CY \leftarrow AX$ - word</td> <td>×</td> <td>×</td> <td>×</td>		SUBW	AX, #word	3	1	_	$AX, CY \leftarrow AX$ - word	×	×	×
AX, HL 1 1 — AX, CY ← AX - HL × × × AX, laddr16 3 1 4 AX, CY ← AX - (addr16) × × × AX, ES:laddr16 4 2 5 AX, CY ← AX - (ES:addr16) × × × AX, saddrp 2 1 — AX, CY ← AX - (saddrp) × × × AX, ES: [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) × × × AX, ES: [HL+byte] 4 2 5 AX, CY ← AX - (HL + byte) × × × CMPW AX, #word 3 1 — AX - word × × × AX, BC 1 1 — AX - BC × × × AX, DE 1 1 — AX - HL × × × AX, laddr16 3 1 4 AX - (addr16) × × × AX, ES:laddr16 4 2 5 AX - (addr16) × × × AX, ES			AX, BC	1	1	_	AX, CY ← AX - BC	×	×	×
AX, laddr16 3 1 4 AX, CY ← AX - (addr16) ×			AX, DE	1	1	_	AX, CY ← AX - DE	×	×	×
AX, ES:laddr16 4 2 5 AX, CY ← AX - (ES:addr16) × <td></td> <td></td> <td>AX, HL</td> <td>1</td> <td>1</td> <td>_</td> <td>AX, CY ← AX - HL</td> <td>×</td> <td>×</td> <td>×</td>			AX, HL	1	1	_	AX, CY ← AX - HL	×	×	×
AX, saddrp 2 1 — AX, CY ← AX - (saddrp) ×			AX, !addr16	3	1	4	AX, CY ← AX - (addr16)	×	×	×
AX, [HL+byte] 3 1 4 AX, CY ← AX - (HL + byte) ×			AX, ES:!addr16	4	2	5	AX, CY ← AX - (ES:addr16)	×	×	×
AX, ES: [HL+byte] 4 2 5 AX, CY ← AX - ((ES:HL) + byte) × × × × CMPW AX, #word 3 1 — AX - word × × × AX, BC 1 1 — AX - BC × × × AX, DE 1 1 — AX - DE × × × AX, HL 1 1 — AX - HL × × × AX, laddr16 3 1 4 AX - (addr16) × × × AX, ES:laddr16 4 2 5 AX - (ES:addr16) × × × AX, saddrp 2 1 — AX - (saddrp) × × × AX, [HL+byte] 3 1 4 AX - (HL + byte) × × ×			AX, saddrp	2	1	_	AX, CY ← AX - (saddrp)	×	×	×
CMPW AX, #word 3 1 — AX - word × × × AX, BC 1 1 — AX - BC × × × AX, DE 1 1 — AX - DE × × × AX, HL 1 1 — AX - HL × × × AX, !addr16 3 1 4 AX - (addr16) × × × AX, ES:!addr16 4 2 5 AX - (ES:addr16) × × × AX, saddrp 2 1 — AX - (saddrp) × × × AX, [HL+byte] 3 1 4 AX - (HL + byte) × ×			AX, [HL+byte]	3	1	4	AX, CY ← AX - (HL + byte)	×	×	×
AX, BC 1 1 — AX - BC × × × AX, DE 1 1 — AX - DE × × × AX, HL 1 1 — AX - HL × × × AX, laddr16 3 1 4 AX - (addr16) × × × AX, ES:laddr16 4 2 5 AX - (ES:addr16) × × × AX, saddrp 2 1 — AX - (saddrp) × × × AX, [HL+byte] 3 1 4 AX - (HL + byte) × × ×			AX, ES: [HL+byte]	4	2	5	AX, CY ← AX - ((ES:HL) + byte)	×	×	×
AX, DE 1 1 — AX - DE X X X AX, HL 1 1 — AX - HL X X X AX, laddr16 3 1 4 AX - (addr16) X X X AX, ES:laddr16 4 2 5 AX - (ES:addr16) X X X AX, saddrp 2 1 — AX - (saddrp) X X X AX, [HL+byte] 3 1 4 AX - (HL + byte) X X X		CMPW	AX, #word	3	1	_	AX - word	×	×	×
AX, HL 1 1 — AX - HL × <t< td=""><td></td><td></td><td>AX, BC</td><td>1</td><td>1</td><td>_</td><td>AX - BC</td><td>×</td><td>×</td><td>×</td></t<>			AX, BC	1	1	_	AX - BC	×	×	×
AX, !addr16 3 1 4 AX - (addr16) × × × × AX, ES:!addr16 4 2 5 AX - (ES:addr16) × × × AX, saddrp 2 1 — AX - (saddrp) × × × AX, [HL+byte] 3 1 4 AX - (HL + byte) × × ×			AX, DE	1	1	_	AX - DE	×	×	×
AX, ES:laddr16 4 2 5 AX - (ES:addr16) × × × × AX, saddrp 2 1 — AX - (saddrp) × × × AX, [HL+byte] 3 1 4 AX - (HL + byte) × × ×			AX, HL	1	1	_	AX - HL	×	×	×
AX, saddrp 2 1 — AX - (saddrp) × × × AX, [HL+byte] 3 1 4 AX - (HL + byte) × × ×			AX, !addr16	3	1	4	AX - (addr16)	×	×	×
AX, [HL+byte] 3 1 4 AX - (HL + byte) × × ×			AX, ES:!addr16	4	2	5	AX - (ES:addr16)	×	×	×
			AX, saddrp	2	1	_	AX - (saddrp)	×	×	×
AX, ES: [HL+byte] 4 2 5 AX - ((ES:HL) + byte) × × ×			AX, [HL+byte]	3	1	4	AX - (HL + byte)	×	×	×
			AX, ES: [HL+byte]	4	2	5	AX - ((ES:HL) + byte)	×	×	×

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

			able 3	+ - 10 C	peram	on List (12/10)			
Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group	Willemonic	Operanus	Dytes	Note 1	Note 2	Operation	Z	AC	CY
Multiply,	MULU	Х	1	1	_	$AX \leftarrow A \times X$			
Divide, Multiply &	MULHU		3	2	_	$BCAX \leftarrow AX \times BC$ (unsigned)			
accumulate	MULH		3	2	_	$BCAX \leftarrow AX \times BC$ (signed)			
	DIVHU		3	9	_	AX (quotient), DE (remainder) ← AX ÷ DE (unsigned)			
	DIVWU		3	17	_	BCAX (quotient), HLDE (remainder) ← BCAX ÷ HLDE (unsigned)			
	MACHU		3	3	_	$MACR \leftarrow MACR + AX \times BC \text{ (unsigned)}$		×	×
	MACH		3	3	_	MACR ← MACR + AX × BC(signed)		×	×

Table 34 - 16 Operation List (12/18)

- Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- Note 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- Caution Disable interrupts when executing the DIVHU or DIVWU instruction in an interrupt servicing routine.

 Alternatively, unless they are executed in the RAM area, note that execution of a DIVHU or DIVWU instruction is possible even with interrupts enabled as long as a NOP instruction is added immediately after the DIVHU or DIVWU instruction in the assembly language source code. The following compilers automatically add a NOP instruction immediately after any DIVHU or DIVWU instruction output during the build process.
 - V. 1.71 and later versions of the CA78K0R (Renesas Electronics compiler), for both C and assembly language source code
 - Service pack 1.40.6 and later versions of the EWRL78 (IAR compiler), for C language source code
 - GNURL78 (KPIT compiler), for C language source code
- **Remark 1.** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.
- Remark 2. MACR indicates the multiplication and accumulation register (MACRH, MACRL).

Table 34 - 17 Operation List (13/18)

Instruction	Mnemonic	Onerende	Dutas	Clocks		Operation		Flag	
Group	Willemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
Increment/	INC	r	1	1	_	r ← r + 1	×	×	
decrement		!addr16	3	2	_	(addr16) ← (addr16) + 1	×	×	
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16) + 1	×	×	
		saddr	2	2	_	(saddr) ← (saddr) + 1	×	×	
		[HL+byte]	3	2	_	(HL + byte) ← (HL + byte) + 1	×	×	
		ES: [HL+byte]	4	3	_	((ES:HL) + byte) ← ((ES:HL) + byte) + 1	×	×	
	DEC	r	1	1	_	r ← r - 1	×	×	
		!addr16	3	2	_	(addr16) ← (addr16) - 1	×	×	
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16) - 1	×	×	
		saddr	2	2	_	(saddr) ← (saddr) - 1	×	×	
		[HL+byte]	3	2	_	(HL + byte) ← (HL + byte) - 1	×	×	
		ES: [HL+byte]	4	3	_	((ES:HL) + byte) ← ((ES:HL) + byte) - 1	×	×	
	INCW	rp	1	1	_	rp ← rp + 1			
		!addr16	3	2	_	(addr16) ← (addr16) + 1			
		ES:laddr16	4	3	_	(ES, addr16) ← (ES, addr16) + 1			
		saddrp	2	2	_	(saddrp) ← (saddrp) + 1			
		[HL+byte]	3	2	_	(HL + byte) ← (HL + byte) + 1			
		ES: [HL+byte]	4	3	_	((ES:HL) + byte) ← ((ES:HL) + byte) + 1			
	DECW	rp	1	1	_	rp ← rp - 1			
		!addr16	3	2	_	(addr16) ← (addr16) - 1			
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16) - 1			
		saddrp	2	2	_	(saddrp) ← (saddrp) - 1			
		[HL+byte]	3	2	_	(HL + byte) ← (HL + byte) - 1			
		ES: [HL+byte]	4	3	_	((ES:HL) + byte) ← ((ES:HL) + byte) - 1			
Shift	SHR	A, cnt	2	1	_	$(CY \leftarrow A0, Am - 1 \leftarrow Am, A7 \leftarrow 0) \times cnt$			×
	SHRW	AX, cnt	2	1	_	$(CY \leftarrow AX0, AXm - 1 \leftarrow AXm, AX15 \leftarrow 0) \times cnt$			×
	SHL	A, cnt	2	1	_	$(CY \leftarrow A7, Am \leftarrow Am - 1, A0 \leftarrow 0) \times cnt$			×
		B, cnt	2	1	_	(CY \leftarrow B7, Bm \leftarrow Bm - 1, B0 \leftarrow 0) \times cnt			×
		C, cnt	2	1	_	$(CY \leftarrow C7, Cm \leftarrow Cm - 1, C0 \leftarrow 0) \times cnt$			×
	SHLW	AX, cnt	2	1	_	$(CY \leftarrow AX15, AXm \leftarrow AXm - 1, AX0 \leftarrow 0) \times cnt$			×
		BC, cnt	2	1	_	$(CY \leftarrow BC15, BCm \leftarrow BCm - 1, BC0 \leftarrow 0) \times cnt$			×
	SAR	A, cnt	2	1	_	$(CY \leftarrow A0, Am - 1 \leftarrow Am, A7 \leftarrow A7) \times cnt$			×
	SARW	AX, cnt	2	1	_	$(CY \leftarrow AX0, AXm - 1 \leftarrow AXm, AX15 \leftarrow AX15) \times cnt$			×

- Note 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark 1.** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.
- Remark 2. cnt indicates the bit shift count.



Table 34 - 18 Operation List (14/18)

Instruction Group Mnemonic Operands		Onerende	Dutos	Clo	cks	Operation		Flag	
Group	winemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
Rotate	ROR	A, 1	2	1	_	$(CY, A7 \leftarrow A0, Am - 1 \leftarrow Am) \times 1$			×
	ROL	A, 1	2	1	_	$(CY, A0 \leftarrow A7, Am + 1 \leftarrow Am) \times 1$			×
	RORC	A, 1	2	1	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			×
	ROLC	A, 1	2	1	_	$(CY \leftarrow A7, A0 \leftarrow CY, Am + 1 \leftarrow Am) \times 1$			×
	ROLWC	AX,1	2	1	_	$(CY \leftarrow AX15, AX0 \leftarrow CY, AXm + 1 \leftarrow AXm) \times 1$			×
		BC,1	2	1	_	$(CY \leftarrow BC15, BC0 \leftarrow CY, BCm + 1 \leftarrow BCm) \times 1$			×
Bit	MOV1	CY, A.bit	2	1	_	CY ← A.bit			×
manipulate		A.bit, CY	2	1	_	A.bit ← CY			
		CY, PSW.bit	3	1	_	CY ← PSW.bit			×
		PSW.bit, CY	3	4	_	PSW.bit ← CY	×	×	
		CY, saddr.bit	3	1	_	$CY \leftarrow (saddr).bit$			×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY			
		CY, sfr.bit	3	1	_	CY ← sfr.bit			×
		sfr.bit, CY	3	2	_	sfr.bit ← CY			
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$			×
		[HL].bit, CY	2	2	_	(HL).bit ← CY			
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit			×
		ES:[HL].bit, CY	3	3	_	(ES, HL).bit ← CY			
	AND1	CY, A.bit	2	1	_	$CY \leftarrow CY \wedge A.bit$			×
		CY, PSW.bit	3	1	_	$CY \leftarrow CY \land PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \land (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \land sfr.bit$			×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$			×
	OR1	CY, A.bit	2	1	_	$CY \leftarrow CY \lor A.bit$			×
		CY, PSW.bit	3	1	_	$CY \leftarrow CY \lor \lor PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \lor (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \lor sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$			×

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 34 - 19 Operation List (15/18)

Instruction			5.	Clo	cks	9		Flag	
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	_	$CY \leftarrow CY \forall bit$			×
manipulate		CY, PSW.bit	3	1	_	$CY \leftarrow CY \neq PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \forall (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \forall sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \forall (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \forall (ES, HL).bit$			×
	SET1	A.bit	2	1	_	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 1			
	ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 1				
	saddr.bit	3	2	_	(saddr).bit ← 1				
		sfr.bit	3	2	_	sfr.bit ← 1			
		[HL].bit	2	2	_	(HL).bit ← 1			
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	_	A.bit ← 0			
		PSW.bit	3	4	_	PSW.bit ← 0	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 0			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 0			
		saddr.bit	3	2	_	(saddr.bit) ← 0			
		sfr.bit	3	2	_	sfr.bit ← 0			
		[HL].bit	2	2	_	(HL).bit ← 0			
		ES:[HL].bit	3	3	_	(ES, HL).bit $\leftarrow 0$			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	_	CY ← 0			0
	NOT1	CY	2	1	_	$CY \leftarrow \overline{CY}$			×

- Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed
- **Note 2.** Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 34 - 20 Operation List (16/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group	Willemonic	Operanus	Dytes	Note 1	Note 2	Орегация	Z	AC	CY
Call/return	CALL	rp	2	3	_	$\begin{split} &(SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H,\\ &(SP-4) \leftarrow (PC+2)L, PC \leftarrow CS, rp,\\ &SP \leftarrow SP-4 \end{split}$			
	\$!addr20								
		!addr16	3	3	_	$\begin{split} &(SP-2) \leftarrow (PC+3)S, (SP-3) \leftarrow (PC+3)H, \\ &(SP-4) \leftarrow (PC+3)L, PC \leftarrow 0000, addr16, \\ &SP \leftarrow SP-4 \end{split}$			
		!!addr20	4	3	_	$\begin{split} &(SP-2) \leftarrow (PC+4)S, (SP-3) \leftarrow (PC+4)H, \\ &(SP-4) \leftarrow (PC+4)L, PC \leftarrow addr20, \\ &SP \leftarrow SP-4 \end{split}$			
	CALLT	[addr5]	2	5	_	$\begin{split} & (SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H, \\ & (SP-4) \leftarrow (PC+2)L, PCs \leftarrow 0000, \\ & PCH \leftarrow (0000, addr5+1), \\ & PCL \leftarrow (0000, addr5), \\ & SP \leftarrow SP-4 \end{split}$			
	BRK	_	2	5	_	$\begin{split} & (SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)S, \\ & (SP-3) \leftarrow (PC+2)H, (SP-4) \leftarrow (PC+2)L, \\ & PCS \leftarrow 0000, \\ & PCH \leftarrow (0007FH), PCL \leftarrow (0007EH), \\ & SP \leftarrow SP-4, IE \leftarrow 0 \end{split}$			
	RET	_	1	6	_	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP+1), \\ & PCs \leftarrow (SP+2), SP \leftarrow SP+4 \end{aligned}$			
	RETI	_	2	6	_	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP+1), \\ & PCS \leftarrow (SP+2), PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R
	RETB	_	2	6	_	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP+1), \\ & PCS \leftarrow (SP+2), PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 34 - 21 Operation List (17/18)

Instruction	Magazza	Operation	D. et	Clock	(S	Operation		Flag	
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
Stack manipulate	PUSH	PSW	2	1	_	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow 00H,$ $SP \leftarrow SP - 2$			
		гр	1	1	_	$(SP - 1) \leftarrow rpH, (SP - 2) \leftarrow rpL,$ $SP \leftarrow SP - 2$			
	POP	PSW	2	3	_	PSW ← (SP + 1), SP ← SP + 2	R	R	R
		rp	1	1	_	$rpL \leftarrow (SP), rpH \leftarrow (SP + 1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	1	_	$SP \leftarrow word$			
		SP, AX	2	1	_	SP ← AX			
		AX, SP	2	1	_	AX ← SP			
		HL, SP	3	1	_	HL ← SP			
		BC, SP	3	1	_	BC ← SP			
		DE, SP	3	1	_	DE ← SP			
	ADDW	SP, #byte	2	1	_	SP ← SP + byte			
	SUBW	SP, #byte	2	1	_	SP ← SP - byte			
Unconditional	BR	AX	2	3	_	PC ← CS, AX			
branch		\$addr20	2	3	_	PC ← PC + 2 + jdisp8			
		\$!addr20	3	3	_	PC ← PC + 3 + jdisp16			
		!addr16	3	3	_	PC ← 0000, addr16			
		!!addr20	4	3	_	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 Note 3	_	PC ← PC + 2 + jdisp8 if CY = 1			
branch	BNC	\$addr20	2	2/4 Note 3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 Note 3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 Note 3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	вн	\$addr20	3	2/4 Note 3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 0$			
	BNH	\$addr20	3	2/4 Note 3	_	PC ← PC + 3 + jdisp8 if (Z ∨ CY) = 1			
	ВТ	saddr.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note 3	_	PC ← PC + 3 + jdisp8 if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note 3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

- Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- **Note 2.** Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- Note 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 34 - 22 Operation List (18/18)

Instruction			5.	Clock	(S			Flag	
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 0			
branch		sfr.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 0			
		A.bit, \$addr20	3	3/5 Note 3	_	PC ← PC + 3 + jdisp8 if A.bit = 0			
		PSW.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 0			
		[HL].bit, \$addr20	3	3/5 Note 3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 0			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 0			
	BTCLR	saddr.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1 then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note 3	_	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note 3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	×	×	×
		[HL].bit, \$addr20	3	3/5 Note 3	_	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	_	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1 then reset (ES, HL).bit			
Conditional	SKC	_	2	1	_	Next instruction skip if CY = 1			
skip	SKNC	_	2	1	_	Next instruction skip if CY = 0			
	SKZ	_	2	1	_	Next instruction skip if Z = 1			
	SKNZ	_	2	1	_	Next instruction skip if Z = 0			
	SKH	_	2	1	_	Next instruction skip if $(Z \lor CY) = 0$			
	SKNH	_	2	1	_	Next instruction skip if $(Z \lor CY) = 1$			
CPU control	SEL Note 4	RBn	2	1	_	RBS[1:0] ← n			
	NOP	_	1	1	_	No Operation			
	EI	_	3	4	_	IE ← 1 (Enable Interrupt)			
DI	DI	_	3	4	_	IE ← 0 (Disable Interrupt)			
	HALT	_	2	3	_	Set HALT Mode			
	STOP	_	2	3	_	Set STOP Mode			

- Note 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
- Note 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Note 3.** This indicates the number of clocks "when condition is not met/when condition is met".
- **Note 4.** n indicates the number of register banks (n = 0 to 3)
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications (TA = -40 to +85°C)

R5F11MxxAFB

- Caution 1. The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 With functions for each product.



35.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA = 25°C)

(1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	AVDD	$AVDD \leq VDD$	-0.5 to +4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to VDD + 0.3 Note 1	
Input voltage	VI1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P121 to P127, P137, EXCLK, EXCLKS, RESET	-0.3 to VDD + 0.3 Note 2	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to +6.5	V
	VI4	IVCMP0	-0.7 to VDD + 0.7	V
	VI5	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	-0.3 to AVDD + 0.3 Note 3	V
Output voltage	VO1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127, P130	-0.3 to VDD + 0.3 Note 2	V
	VO2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	-0.3 to AVDD + 0.3 Note 3	V
Analog input voltage	VAI2	ANI00 to ANI13	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 2, 4	V

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- Note 3. Must be 4.6 V or lower.
- **Note 4.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

 That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- **Remark 2.** AVREF (+): Positive reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

Absolute Maximum Ratings (TA = 25°C)

(2/3)

Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VLI1	VL1 input voltage !	Note 1	-0.3 to +2.8	V
	VLI2	VL2 input voltage 1	Note 1	-0.3 to +6.5	V
	VLI3	VL3 input voltage !	Note 1	-0.3 to +6.5	V
	VLI4	VL4 input voltage ¹	Note 1	-0.3 to +6.5	V
	VLI5	CAPL, CAPH inpu	ıt voltage ^{Note 1}	-0.3 to +6.5	V
	VL01 VL1 output voltage		3	-0.3 to +2.8	V
	VLO2	VL2 output voltage		-0.3 to +6.5	V
	VLO3	VL3 output voltage		-0.3 to +6.5	V
	VLO4	VL4 output voltage		-0.3 to +6.5	V
	VLO5	CAPL, CAPH outp	out voltage	-0.3 to +6.5	V
	VLO6 COM0 to COM7		External resistance division method	-0.3 to VDD + 0.3 Note 2	V
		SEG0 to SEG44 output voltage	Capacitor split method	-0.3 to VDD + 0.3 Note 2	V
		output voltage	Internal voltage boosting method	-0.3 to VLI4 + 0.3 Note 2	V

- Note 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 ± 30%) and connect a capacitor (0.47 ± 30%) between the CAPL and CAPH pins.
- Note 2. Must be 6.5 V or lower.

Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin		-40	mA
		Total of all	P40 to P44, P130	-70	mA
		pins -170 mA	P00 to P07, P11 to P17, P30 to P37, P50 to P57, P70 to P77, P80, P81, P125 to P127	-100	mA
	IOH2	Per pin	P20, P21, P23 to P27, P100, P101, P103 to P107,	-0.1	mA
		Total of all pins	P140 to P143, P150, P152 to P154	-1.6 ^{Note}	mA
Output current, low	IOL1	Per pin		40	mA
		Total of all	P40 to P44, P130	70	mA
		pins 170 mA	P00 to P07, P11 to P17, P30 to P37, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127	100	mA
	IOL2	Per pin	P20, P21, P23 to P27, P100, P101, P103 to P107,	0.4	mA
		Total of all pins	P140 to P143, P150, P152 to P154	6.4 Note	mA
Operating ambient	TA	In normal c	pperation mode	-40 to +85	°C
temperature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Note Do not exceed the rated value of current even in simultaneous output from the maximum of 16 AVDD-group pins.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

35.2 Oscillator Characteristics

35.2.1 X1 and XT1 oscillator characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx)	Ceramic resonator/crystal resonator	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	1.0		20.0	MHz
Note		$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	1.0		16.0	
		1.8 V ≤ VDD < 2.4 V	1.0		8.0	
XT1 clock oscillation frequency (fxr) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user.

Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 and XT1 oscillator, refer to **5.4 System Clock Oscillator**.

35.2.2 On-chip oscillator characteristics

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Oscillators	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock	fhoco	2.7 V ≤ VDD ≤ 3.6	$2.7 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$			24	MHz
frequency Notes 1, 2		2.4 V ≤ VDD ≤ 3.6	1		16	MHz	
		1.8 V ≤ VDD ≤ 3.6	S V	1		8	MHz
High-speed on-chip oscillator clock		-20 to +85°C	$1.8 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$	-1.0		+1.0	%
frequency accuracy		-40 to -20°C	$1.8~V \leq V \text{DD} \leq 3.6~V$	-1.5		+1.5	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

35.3 DC Characteristics

35.3.1 Pin characteristics

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	ІОН1	Per pin for P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130				-10.0 Note 2	mA
		Total of P00 to P07, P11 to P17,	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$			-15.0	mA
		P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130 (When duty = 70% Note 3)	1.8 V ≤ VDD < 2.7 V			-7.0	mA
	IOH2	Per pin for P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	1.8 V ≤ VDD ≤ 3.6 V			-0.1 Note 2	mA
		Total of P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154 (When duty = 70% Note 3)	1.8 V ≤ VDD ≤ 3.6 V			-1.6	mA

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin (IOH1) and AVDD pin (IOH2) to an output pin.
- **Note 2.** However, do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 50% and IOH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(50 \times 0.01) = -14.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00 to P02, P11, P12, P14, P35 to P37, P40, P41, P43, P44, P80, and P81 do not output high level in N-ch opendrain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130				20.0 Note 2	mA
		Per pin for P60 and P61				15.0 Note 2	mA
		Total of P40 to P44, P130	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$			15.0	mA
		(When duty = 70% Note 3)	1.8 V ≤ VDD < 2.7 V			9.0	mA
		Total of P00 to P07, P11 to P17,	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			35.0	mA
		P30 to P37, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127 (When duty = 70% Note 3)	1.8 V ≤ VDD < 2.7 V			20.0	mA
		Total of all pins (When duty = 70% Note 3)				50.0	mA
	IOL2	Per pin for P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	1.8 V ≤ VDD ≤ 3.6 V			0.4 Note 2	mA
		Total of P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154 (When duty = 70% Note 3)	1.8 V ≤ VDD ≤ 3.6 V			6.4	mA

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin (IOL1) and AVss pin (IOL2).
- Note 2. However, do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOL \times 0.7)/(n \times 0.01)$

<Example> Where n = 50% and IOL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(50 \times 0.01) = 14.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Port P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80 to P81, P125 to P127	Normal input buffer	0.8 VDD		VDD	V
	VIH2	P00, P01, P11, P14, P35, P36, P40, P41, P44, P80	TTL input buffer $3.3 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$	2.0		VDD	V
			TTL input buffer 1.8 V ≤ VDD < 3.3 V	1.50		VDD	V
	VIH3	0, P21, P23 to P27, P100, P101, P103 to P107, P140 to 43, P150, P152 to P154		0.7 AVDD		AVDD	V
	VIH4	60, P61		0.7 VDD		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0.8 VDD		VDD	V
Input voltage, low	VIL1	Port P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80 to P81, P125 to P127	Normal input buffer	0		0.2 VDD	V
	VIL2	P00, P01, P11, P14 ,P35, P36, P40, P41, P44, P80	TTL input buffer $3.3 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$	0		0.5	V
			TTL input buffer 1.8 V ≤ VDD < 3.3 V	0		0.32	V
	VIL3	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154		0		0.3 AVDD	V
	VIL4 P60, P61			0		0.3 VDD	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0		0.2 VDD	V

Caution The maximum value of VIH of pins P00 to P02, P11, P12, P14, P35 to P37, P40, P41. P43, P44, P80, and P81 is VDD, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77,	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $\text{IOH} = -2.0 \text{ mA}$	VDD - 0.6			V
		P80, P81, P125 to P127, P130	$1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $IOH = -1.5 \text{ mA}$	VDD - 0.5			V
	VOH2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $\text{IOH} = \text{-}100 \mu\text{A}$	AVDD - 0.5			V
Output voltage, low	VOL1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77,	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL = 3.0 mA			0.6	V
		P80, P81, P125 to P127, P130	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ IOL = 1.5 mA			0.4	V
			$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $\text{IOL} = 0.6 \text{ mA}$			0.4	V
	VOL2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	$1.8~V \leq V \text{DD} \leq 3.6~V,$ $I\text{OL} = 400~\mu\text{A}$			0.4	V
	VOL3	P60, P61	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL = 3.0 mA			0.4	V
			$1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $\text{IOL} = 2.0 \text{ mA}$			0.4	V

Caution P00 to P02, P11, P12, P14, P35 to P37, P40, P41. P43, P44, P80, and P81 do not output high level in N-ch opendrain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(Ta = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127, P137, RESET	VI = VDD				1	μА
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μА
				In resonator connection			10	μА
	ILIH4	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	VI = AVDI				1	μΑ
Input leakage current, low	ILIL1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127, P137, RESET	VI = VSS				-1	μΑ
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μА
				In resonator connection			-10	μА
	ILIL4	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	VI = AVSS	5			-1	μΑ
On-chip pull-up resistance	Ru1	P00 to P07, P11 to P17, P30 to P37, P50 to P57, P70 to P77, P80, P81, P125 to P127	VI = VSS	$2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$ $1.8 \text{ V} \le \text{VDD} < 2.4 \text{ V}$	10 10	20 30	100	kΩ
	Ru2	P40 to P44	VI = VSS		10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

35.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, VSS = 0 V)

(1/2)

Parameter	Symbol				MIN.	TYP.	MAX.	Unit		
Supply	IDD1	Operating	HS	fIH = 24 MHz Note 3	Basic	VDD = 3.6 V		1.7		mA
current Note 1		mode	(high-speed main)		operation	VDD = 3.0 V		1.7		
			mode Note 5		Normal	VDD = 3.6 V		3.6	6.1	
					operation	VDD = 3.0 V		3.6	6.1	
				fIH = 16 MHz Note 3	Normal	VDD = 3.6 V		2.7	4.7	
					operation	VDD = 3.0 V		2.7	4.7	
			LS	fIH = 8 MHz Note 3	Normal	VDD = 3.6 V		1.2	2.1	mA
			(low-speed main) mode Note 5		operation	VDD = 3.0 V		1.2	2.1	
			HS	fmx = 20 MHz Note 2,	Normal	Square wave input		3.0	5.1	mA
			(high-speed main)	VDD = 3.6 V	operation	Resonator connection		3.2	5.2	
			mode Note 5	fMX = 20 MHz Note 2,	Normal	Square wave input		2.9	5.1	
				VDD = 3.0 V	operation	Resonator connection		3.2	5.2	
				fmx = 16 MHz Note 2,	Normal	Square wave input		2.5	4.4	
				VDD = 3.6 V	operation	Resonator connection		2.7	4.5	
			fmx = 16 MHz Note 2, VDD = 3.0 V	Normal	Square wave input		2.5	4.4		
				operation	Resonator connection		2.7	4.5		
				fmx = 10 MHz Note 2,	Normal	Square wave input		1.9	3.0	
				VDD = 3.6 V	operation	Resonator connection		1.9	3.0	
				fmx = 10 MHz Note 2,	Normal operation	Square wave input		1.9	3.0	
				VDD = 3.0 V		Resonator connection		1.9	3.0	
			LS	fmx = 8 MHz Note 2,	Normal operation	Square wave input		1.1	2.0	mA
			(low-speed main)	VDD = 3.6 V		Resonator connection		1.1	2.0	
			mode Note 5	fmx = 8 MHz Note 2,	Normal	Square wave input		1.1	2.0	
				VDD = 3.0 V	operation	Resonator connection		1.1	2.0	
			Subsystem clock	fSUB = 32.768 kHz Note 4	Normal	Square wave input		4.0	5.4	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.3	5.4	
				fSUB = 32.768 kHzNote 4	Normal	Square wave input		4.0	5.4	
				TA = +25°C	operation	Resonator connection		4.3	5.4	
				fSUB = 32.768 kHzNote 4	Normal	Square wave input		4.1	7.1	
			TA = +50°C	operation	Resonator connection		4.4	7.1		
			fSUB = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.3	8.7		
					operation	Resonator connection		4.7	8.7	
				fSUB = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.7	12.0	
		TA = +85°C ope		Resonator connection		5.2	12.0			

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or Vss. The following points apply in the HS (high-speed main) and LS (low-speed main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, D/A converter, rail to rail operational amplifier (with analog multiplexer), general-purpose operational amplifier, voltage reference, low-resistance switch, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (ultra-low power consumption oscillation).
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V} @1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V} @ 1 \text{ MHz}$ to 8 MHz

- Remark 1. fMx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: Frequency when the high-speed on-chip oscillator (24 MHz max.)
- Remark 3. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V)

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fIH = 24 MHz Note 4	VDD = 3.6 V		0.42	1.83	mA
current	Note 2		mode Note 6		VDD = 3.0 V		0.42	1.83	
Note 1				fiH = 16 MHz Note 4	VDD = 5.0 V		0.39	1.38	
					VDD = 3.0 V		0.39	1.38	
			LS (low-speed main)	fIH = 8 MHz Note 4	VDD = 3.0 V		0.25	0.71	mA
			mode Note 6		VDD = 2.0 V		0.25	0.71	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.26	1.55	mA
			mode Note 6	VDD = 3.6 V	Resonator connection		0.4	1.68	
				fmx = 20 MHz Note 3,	Square wave input		0.25	1.55	
				VDD = 3.0 V	Resonator connection		0.4	1.68	
				fmx = 16 MHz Note 3,	Square wave input		0.23	1.22	
				VDD = 3.6 V	Resonator connection		0.36	1.39	
				fmx = 16 MHz Note 3,	Square wave input		0.22	1.22	
				VDD = 3.0 V	Resonator connection		0.35	1.39	
				fmx = 10 MHz Note 3,	Square wave input		0.18	0.82	
			fMX	VDD = 3.0 V	Resonator connection		0.28	0.90	
				fmx = 10 MHz Note 3,	Square wave input		0.18	0.81	
				VDD = 2.0 V	Resonator connection		0.28	0.89	
			LS (low-speed main)	fmx = 8 MHz Note 3,	Square wave input		0.09	0.51	mA
			mode Note 6	VDD = 3.0 V	Resonator connection		0.15	0.56	
				fmx = 8 MHz Note 3,	Square wave input		0.10	0.52	
				VDD = 2.0 V	Resonator connection		0.15	0.57	
			Subsystem clock	fSUB = 32.768 kHz Note 5	Square wave input		0.32	0.75	μА
			operation	TA = -40°C	Resonator connection		0.51	0.83	
				fsub = 32.768 kHz Note 5	Square wave input		0.41	0.83	
				TA = +25°C	Resonator connection		0.62	1.00	
				fSUB = 32.768 kHz Note 5	Square wave input		0.52	1.17	
				TA = +50°C	Resonator connection		0.75	1.36	
				fsub = 32.768 kHz Note 5	Square wave input		0.82	1.97	
				TA = +70°C	Resonator connection		1.08	2.16	
				fsub = 32.768 kHz Note 5	Square wave input		1.38	3.37	
				TA = +85°C	Resonator connection		1.62	3.56	
	IDD3	STOP mode	TA = -40°C	•			0.16	0.51	μА
		Note 7	T _A = +25°C				0.22	0.51	
		TA = +25 C TA = +50°C				0.27	1.10		
			T _A = +70°C				0.37	1.90	
			T _A = +85°C				0.6	3.30	

(Notes and Remarks are listed on the next page.)

- **Note 1.** Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main) and LS (low-speed main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, D/A converter, rail to rail operational amplifier (with analog multiplexer), general-purpose operational amplifier, voltage reference, low-resistance switch, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2. In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- Note 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V} @ 1 \text{ MHz}$ to 8 MHz

- Note 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: Frequency when the high-speed on-chip oscillator (24 MHz max.)
- Remark 3. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1				0.20		μА
RTC2 operating current	IRTC Notes 1, 3	fsub = 32.768 kHz			0.02		μА
12-bit interval timer operating current	ITMKA Notes 1, 2, 4	fsuB = 32.768 kHz			0.02		μА
8-bit interval timer operating current	ITMRT Notes 1, 19	fsub = 32.768 kHz	8-bit counter mode × 2-channel operation 16-bit counter mode operation		0.12 0.10		μA μA
Watchdog timer operating current	IWDT Notes 1, 5	fIL = 15 kHz			0.22		μА
A/D converter operating current	IADC Notes 6, 7	AVDD = 3.0 V, when	n conversion at maximum speed		0.7	1.7	mA
A/D converter AVREF(+) current	IAVREF Note 8	AVDD = 3.0 V, HVS	EEL[1:0] = 00B Note 7		40	80	μА
		AVDD = 3.0 V, HVS	(DD = 3.0 V, HVSEL[1:0] = 01B Note 10		40	80	
Internal reference voltage (1.45 V) current	IADREF Notes 1, 9				85		μА
Temperature sensor operating current	ITMPS Note 1				85		μА
D/A converter operating current	IDAC Notes 7, 11	Per D/A converter	channel		0.4	0.8	mA
D/A converter AVREF(+) current	IDAREF Note 10	AVREFP = 3.0 V, RI	EF[2:0] = 110B, Per channel		35	80	μА
Comparator	Ісмр	VDD = 3.6 V,	Window mode		7.0		μА
operating current	Notes 1, 12	Regulator output voltage = 2.1 V	Comparator high-speed mode		2.6		μА
		Voltage = 2.1 V	Comparator low-speed mode		1.2		μΑ
		VDD = 3.6 V,	Window mode		4.1		μА
		Regulator output voltage = 1.8 V	Comparator high-speed mode		1.5		μΑ
		Voltage = 1.0 V	Comparator low-speed mode		0.9		μΑ
General-purpose	IAMP1	AVDD = 3.0 V	Low-power consumption mode		2	4	μА
operational amplifier operating current (for 1 unit)	Notes 7, 18		High-speed mode		140	280	μА
Rail to rail	IAMP2	AVDD = 3.0 V	Low-power consumption mode		10	16	μΑ
operational amplifier operating current (for 1 unit)	Notes 7, 18		High-speed mode		210	350	μА
LVD operating current	ILVI Notes 1, 13				0.06		μА
Self-programming operating current	IFSP Notes 1, 14				2.0	12.2	mA
BGO operating current	IBGO Notes 1, 15				2.0	12.2	mA
SNOOZE operating current	ISNOZ Note 1	Simplified SPI (CS	I)/UART operation		0.70	0.84	mA
Voltage reference operating current	IVREF	AVDD = VDD = 3.0	V			40	μА

(TA = -40 to +85°C, 1.8 V $\,\leq$ AVDD \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol		Condition		MIN.	TYP.	MAX.	Unit	
LCD operating current	ILCD1 Notes 16, 17	External resistance division method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.6 V, VL4 = 3.6 V		0.14		μА
	ILCD2 Note 16	Internal voltage boosting method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, VL4 = 3.0 V (VLCD = 04H)		0.61		μА
	ILCD3 Note 16	Capacitor split method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, VL4 = 3.0 V		0.12		μА

(Notes and Remarks are listed on the next page.)

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- **Note 8.** Current flowing from the reference voltage source of A/D converter.
- **Note 9.** Operation current flowing to the internal reference voltage.
- Note 10. Current flowing to the AVREFP.
- Note 11. Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDA when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- Note 13. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- Note 16. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 17. Not including the current that flows through the external divider resistor divider resistor.
- **Note 18.** Current flowing only to the operational amplifier. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IAMP when the operational amplifier operates in the operating mode, HALT mode, or STOP mode.
- Note 19. Current flowing only to the 8-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 8-bit interval timer operates in the operating mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Remark 1. fil.: Low-speed on-chip oscillator clock frequency
- Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- **Remark 4.** Temperature condition of the TYP. value is TA = 25°C

35.4 AC Characteristics

35.4.1 Basic operation

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, VSS = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle	Tcy	Main system	HS (high-speed main)	$2.7~V \leq VDD \leq 3.6~V$	0.0417		1	μS
(minimum instruction		clock (fMAIN)	mode	$2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}$	0.0625		1	μS
execution time)		operation	LS (low-speed main) mode	$1.8~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	0.125		1	μS
		Subsystem clo	ock (fSUB) operation	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	28.5	30.5	31.3	μS
		In the self-	HS (high-speed main)	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	0.0417		1	μS
		programming	mode	$2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}$	0.0625		1	μS
		mode	LS (low-speed main) mode	$1.8~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	0.125		1	μS
External main system	fEX	EXCLK	L	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	1.0		20.0	MHz
clock frequency				$2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}$	1.0		16.0	MHz
				$1.8 \text{ V} \le \text{VDD} < 2.7 \text{ V}$	1.0		8.0	MHz
	fEXT	EXCLKS			32		35	kHz
External main system	tEXH,	EXCLK		$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	24			ns
clock input high-level	tEXL			$2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}$	30			ns
width, low-level width				1.8 V ≤ VDD < 2.7 V	60			ns
	tEXHS,	EXCLKS			13.7			μS
Timer input high-level width, low-level width	tTIH, tTIL	TI00 to TI07			1/fMCK + 10			ns
Timer output	fTO	TO00 to	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			8	MHz
frequency		TO07	mode	$2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}$			8	MHz
			LS (low-speed main) mode	$1.8~V \leq V \text{DD} \leq 3.6~V$			4	MHz
Buzzer output	fPCL	PCLBUZ0,	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			8	MHz
frequency		PCLBUZ1	mode	2.4 V ≤ VDD < 2.7 V			8	MHz
			LS (low-speed main) mode	$1.8~V \leq V \text{DD} \leq 3.6~V$			4	MHz
Interrupt input high- level width, low-level width	tINTH, tINTL	INTP0 to INTF	77	1.8 V ≤ VDD ≤ 3.6 V	1			μs
Key interrupt input low-level width	tKR	KR0 to KR7		$1.8~V \leq VDD \leq 3.6~V$	250			ns
RESET low-level width	trsl	RESET			10			μ\$

Remark fMCK: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0),

n: Channel number (n = 0 to 7))




Minimum Instruction Execution Time during Main System Clock Operation

Tcy vs VDD (HS (high-speed main) mode)




Supply voltage VDD [V]


TCY vs VDD (LS (low-speed main) mode)




AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



35.5 Peripheral Functions Characteristics

AC Timing Test Points



35.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Doromotor	Cymphol	Conditions	HS (high-s	speed main) Mode	LS (low-s	peed main) Mode	Unit
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	Uniii
Transfer		$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		fMCK/6 Note 2		fMCK/6	bps
rate Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		4.0		1.3	Mbps
	2.4 V ≤ VDD ≤ 3.6 V		fMCK/6 Note 2		fMCK/6	bps	
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.6		1.3	Mbps
		1.8 V ≤ VDD ≤ 3.6 V		_		fMCK/6 Note 2	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. The following conditions are required for low voltage interface.

 $2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V: MAX. } 2.6 \text{ Mbps}$ $1.8 \text{ V} \le \text{VDD} < 2.4 \text{ V: MAX. } 1.3 \text{ Mbps}$

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 3.6 V)

16 MHz (2.4 V \leq VDD \leq 3.6 V)


LS (low-speed main) mode: $8 \text{ MHz} (1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V})$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit	
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tkcy1 ≥ fclk/2	KCY1 ≥ fCLK/2 2.7 V ≤ VDD ≤ 3.6 V			250		ns
SCKp high-/low-level width	tKH1, tKL1	2.7 V ≤ VDD ≤ 3.	$2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$			tKCY1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tSIK1	2.7 V ≤ VDD ≤ 3.	.6 V	33		110		ns
SIp hold time (from SCKp↑) Note 2	tKSI1	2.7 V ≤ VDD ≤ 3.	6 V	10		10		ns
Delay time from SCKp↓ to SOp output Note 3	tKSO1	C = 20 pF Note 4			10		10	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 4)
- Remark 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00))

(3) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spee Mode	HS (high-speed main) Mode		LS (low-speed main) Mode	
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tkcy1 ≥ fclk/4	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	167		500		ns
			$2.4~\textrm{V} \leq \textrm{VDD} \leq 3.6~\textrm{V}$	250		500		ns
			1.8 V ≤ VDD ≤ 3.6 V	_		500		ns
SCKp high-/low-level width	tKH1,	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	5 V	tKCY1/2 - 18		tKCY1/2 - 50		ns
	tKL1	$2.4~V \leq VDD \leq 3.6~V$		tKCY1/2 - 38		tKCY1/2 - 50		ns
		$1.8~V \leq V \text{DD} \leq 3.6~V$		_		tKCY1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tSIK1	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	44		110		ns
		$2.4~V \leq VDD \leq 3.6~V$		75		110		ns
		1.8 V ≤ VDD ≤ 3.6 V		_		110		ns
SIp hold time (from SCKp↑) Note 2	tKSI1	$2.4 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	19		19		ns
		1.8 V ≤ VDD ≤ 3.6	6 V	_		19		ns
Delay time from SCKp↓ to SOp	tKSO1	C = 30 pF Note 4	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		25		50	ns
output Note 3			$2.4~\textrm{V} \leq \textrm{VDD} \leq 3.6~\textrm{V}$		25		50	ns
			$1.8~V \leq VDD \leq 3.6~V$		_		50	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **Note 4.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)
- Remark 2. fMCK: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00 to 03, 10 to 13))


(4) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conc	Conditions		ed main)	LS (low-spee Mode	,	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 5	tKCY2	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	fMCK > 16 MHz	8/fmck		_		ns
			fMCK ≤ 16 MHz	6/fmck		6/fmck		ns
		$2.4~\textrm{V} \leq \textrm{VDD} \leq 3.6~\textrm{V}$		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ VDD ≤ 3.6 V		_		6/fмск and 750		ns
SCKp high-/low-level width	tKH2, tKL2	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		tKCY2/2 - 8		tKCY2/2 - 8		ns
		1.8 V ≤ VDD ≤ 3.6 V		_		tKCY2/2 - 18		ns
SIp setup time (to SCKp↑) Note 1	tSIK2	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		1/fмcк + 20		1/fmck + 30		ns
		$2.4~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		1/fмcк + 30		1/fmck + 30		ns
		1.8 V ≤ VDD ≤ 3.6 V		_		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 2	tKSI2	$2.4~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		1/fмcк + 31		1/fмск + 31		ns
		$1.8~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		_		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output Note 3	tKSO2	C = 30 pF Note 4	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		2/fMCK + 44		2/fмск + 110	ns
			$2.4~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		2/fмск + 75		2/fмск + 110	ns
			1.8 V ≤ VDD ≤ 3.6 V		_		2/fмск + 110	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)
- Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


Simplified SPI (CSI) mode connection diagram (during communication at same potential)




Remark 1. p: CSI number (p = 00, 10, 20, 30)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 10, 20, 30)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)


Parameter	Symbol	Conditions	HS (high-spe	,	LS (low-spee Mode	•	Unit
			MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fSCL	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V},$ $C_b = 50~\text{pF},~R_b = 2.7~\text{k}\Omega$		1000 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $C_b = 100 \text{ pF, } R_b = 3 \text{ k}\Omega$		400 Note 1		400 Note 1	kHz
		$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 2.7 \ V, \\ Cb = 100 \ pF, \ Rb = 5 \ k\Omega \end{array}$		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $C_b = 50 \text{ pF, } R_b = 2.7 \text{ k}\Omega$	475		1150		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{ Rb} = 3 \text{ k}\Omega \end{array}$	1150		1150		ns
		$\begin{array}{c} 1.8 \text{ V} \leq \text{VDD} < 2.7 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{ Rb} = 5 \text{ k}\Omega \end{array}$	1550		1550		ns
Hold time when SCLr = "H"	tHIGH	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $C_b = 50 \text{ pF, } R_b = 2.7 \text{ k}\Omega$	475		1150		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{ Rb} = 3 \text{ k}\Omega \end{array}$	1150		1150		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{VDD} < 2.7 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{ Rb} = 5 \text{ k}\Omega \end{array}$	1550		1550		ns
Data setup time (reception)	tsu: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $Cb = 50 \text{ pF, } Rb = 2.7 \text{ k}\Omega$	1/fMCK + 85 Note 2		1/fMCK + 145 Note 2		ns
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $Cb = 100 \text{ pF}, \text{Rb} = 3 \text{ k}\Omega$	1/fMCK + 145 Note 2		1/fMCK + 145 Note 2		ns
		$1.8~V \leq V \text{DD} < 2.7~V,$ $Cb = 100~p \text{F},~Rb = 5~k \Omega$	1/fMCK + 230 Note 2		1/fмск + 230 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $Cb = 50 \text{ pF, } Rb = 2.7 \text{ k}\Omega$	0	305	0	305	ns
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $Cb = 100 \text{ pF}, Rb = 3 \text{ k}\Omega$	0	355	0	355	ns
		$1.8~V \leq V \text{DD} < 2.7~V,$ $Cb = 100~pF,~Rb = 5~k\Omega$	0	405	0	405	ns

Note 1. The value must be equal to or less than fMCK/4.


Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



 $\textbf{Remark 1.} \ \ Rb[\Omega]: Communication line (SDAr) \ pull-up \ resistance, \ Cb[F]: Communication line (SCLr, SDAr) \ load \ capacitance$

Remark 2. r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0, 1, 3, 4, 8), h: POM number (h = 0, 1, 3, 4, 8)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0, 2), mn = 0, 02, 10, 12)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})(1/2)$

Parameter	Symbol		Conditions		HS (hig	HS (high-speed main) Mode		LS (low-speed main) Mode	
					MIN.	MAX.	MIN.	MAX.	
Transfer rate Notes 1, 2	reception	$\begin{array}{ll} \text{n} & 2.7 \; \text{V} \leq \text{VDD} \leq 3.6 \; \text{V}, \\ & 2.3 \; \text{V} \leq \text{Vb} \leq 2.7 \; \text{V} \end{array}$			fMCK/6 Note 1		fMCK/6 Note 1	bps	
				Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3	Mbps
				3 V ≤ VDD < 3.3 V, 5 V ≤ Vb ≤ 2.0 V		fMCK/6 Notes 1, 2, 3		fMCK/6 Notes 1, 2, 3	bps
				Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.

Note 2. Use it with $VDD \ge Vb$.

Note 3. The following conditions are required for low voltage interface.

 $2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}:$ MAX. 2.6 Mbps $1.8 \text{ V} \le \text{VDD} < 2.4 \text{ V}:$ MAX. 1.3 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 3.6 V)

16 MHz (2.4 V \leq VDD \leq 3.6 V)

LS (low-speed main) mode: $8 \text{ MHz} (1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V})$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})(2/2)$

Parameter	Symbol		Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 2		transmission	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $Cb = 50 \text{ pF}, Rb = 2.7 \text{ k}\Omega, \\ Vb = 2.3 \text{ V}$		1.2 Note 2		1.2 Note 2	Mbps
			$1.8 \text{ V} \le \text{VDD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V}$		Notes 3, 4		Notes 3, 4	bps
			Theoretical value of the maximum transfer rate $Cb = 50 \text{ pF}, Rb = 5.5 \text{ k}\Omega,$ $Vb = 1.6 \text{ V}$		0.43 Note 5		0.43 Note 5	Mbps

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$ and $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$

Maximum transfer rate =
$$\frac{1}{ \{ -C_b \times R_b \times \text{ln } (1 - \frac{2.0}{V_b}) \} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** Use it with $VDD \ge Vb$.
- Note 4. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V \leq VDD < 3.3 V and 1.6 V \leq Vb \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln \left(1 - \frac{1.5}{V_b}\right)\} }{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits} }$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **Note 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.




UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- **Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)
- Remark 3. fMCK: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00 to 03, 10 to 13))

(7) Communication at different potential (2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le VDD \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed Mode	d main)	LS (low-speed Mode	Unit	
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tkcy1 ≥ 2/fclk	$\label{eq:continuous} \begin{split} 2.7 \ V &\leq VDD < 3.6 \ V, \\ 2.3 \ V &\leq Vb \leq 2.7 \ V, \\ Cb &= 20 \ pF, \ Rb = 1.4 \ k\Omega \end{split}$	300		1150		ns
SCKp high-level width	tKH1	$2.7 \text{ V} \le \text{VDD} < 3$ $2.3 \text{ V} \le \text{Vb} \le 2.7$ Cb = 20 pF, Rb = 3	· V,	tKCY1/2 - 120		tKCY1/2 - 120		ns
SCKp low-level width	tKL1	$ 2.7 \ V \le VDD < 3 $ $ 2.3 \ V \le Vb \le 2.7 $ $ Cb = 20 \ pF, \ Rb = $	· V,	tKCY1/2 - 10		tKCY1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tsik1	$ 2.7 \ V \le VDD < 3 \\ 2.3 \ V \le Vb \le 2.7 \\ Cb = 20 \ pF, \ Rb = $	· V,	121		479		ns
SIp hold time (from SCKp↑) Note 1	tKSI1	2.3 V ≤ Vb ≤ 2.7	$2.7 \text{ V} \le \text{VDD} < 3.6 \text{ V},$ $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ $Cb = 20 \text{ pF}, Rb = 1.4 \text{ k}\Omega$			10		ns
Delay time from SCKp↓ to SOp output Note 1	tKSO1	$2.7 \text{ V} \le \text{VDD} < 3$ $2.3 \text{ V} \le \text{Vb} \le 2.7$ Cb = 20 pF, Rb = 3	· V,		130		130	ns
SIp setup time (to SCKp↓) Note 2	tsik1	$2.7 \text{ V} \le \text{VDD} < 3.$ $2.3 \text{ V} \le \text{Vb} \le 2.7$ Cb = 20 pF, Rb = 3.	V,	33		110		ns
SIp hold time (from SCKp↓) Note 2	tKSI1	$2.7 \text{ V} \le \text{VDD} < 3.$ $2.3 \text{ V} \le \text{Vb} \le 2.7$ Cb = 20 pF, Rb = 3.	V,	10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tKSO1	$2.7 \text{ V} \le \text{VDD} < 3.$ $2.3 \text{ V} \le \text{Vb} \le 2.7$ Cb = 20 pF, Rb = 0.	V,		10		10	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0),

n: Channel number (n = 0), g: PIM and POM number (g = 4)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))

(8) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})(1/2)$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time tkcY1	tKCY1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} < 3.6~V, \ 2.3~V \leq V_{b} \leq 2.7~V,$ $C_{b} = 30~pF, \ R_{b} = 2.7~k\Omega$	500 Note		1150		ns
				1150 Note		1150		ns
SCKp high-level width	tKH1	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \ 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ Cb = 30 pF, Rb = 2.7 kΩ		tKCY1/2 - 170		tKCY1/2 - 170		ns
		1.8 V ≤ VDD < 3 Cb = 30 pF, Rb	3.3 V, 1.6 V \leq Vb \leq 2.0 V, = 5.5 kΩ	tKCY1/2 - 458		tKCY1/2 - 458		ns
SCKp low-level twidth	tKL1	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \ 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ Cb = 30 pF, Rb = 2.7 kΩ		tKCY1/2 - 18		tKCY1/2 - 50		ns
		1.8 V ≤ VDD < 3 Cb = 30 pF, Rb	3.3 V, 1.6 V \leq Vb \leq 2.0 V, = 5.5 kΩ	tKCY1/2 - 50		tKCY1/2 - 50		ns

Note Use it with $VDD \ge Vb$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})(2/2)$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-sp Mo	Unit	
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tSIK1	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V},$ $\text{Cb} = 30 \text{ pF}, \ \text{Rb} = 2.7 \text{ k}\Omega$	177		479		ns
		$1.8~V \leq V \text{DD} < 3.3~V,~1.6~V \leq V \text{b} \leq 2.0~V~\text{Note 3},$ $C \text{b} = 30~\text{pF},~R \text{b} = 5.5~\text{k}\Omega$	479		479		ns
SIp hold time (from SCKp↑) Note 1	tKSI1	$2.7~V \leq V_{DD} \leq 3.6~V, \ 2.3~V \leq V_{b} \leq 2.7~V,$ $C_{b} = 30~pF, \ R_{b} = 2.7~k\Omega$	19		19		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~^{Note~3},$ $C_{b} = 30~pF,~R_{b} = 5.5~k\Omega$	19		19		ns
Delay time from SCKp↓ to SOp	tKSO1	$2.7 \; \text{V} \leq \text{VDD} \leq 3.6 \; \text{V}, 2.3 \; \text{V} \leq \text{Vb} \leq 2.7 \; \text{V},$ $\text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k}\Omega$		195		195	ns
output Note 1		$1.8~V \leq \text{VDD} < 3.3~V,~1.6~V \leq \text{Vb} \leq 2.0~V~\text{Note 3},$ $\text{Cb} = 30~\text{pF},~\text{Rb} = 5.5~\text{k}\Omega$		483		483	ns
SIp setup time (to SCKp↓) Note 2	tSIK1	$2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}, 2.3~\text{V} \leq \text{Vb} \leq 2.7~\text{V},$ $\text{Cb} = 30~\text{pF}, \text{Rb} = 2.7~\text{k}\Omega$	44		110		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~\text{Note 3},$ $C_{b} = 30~\text{pF},~R_{b} = 5.5~\text{k}\Omega$	110		110		ns
SIp hold time (from SCKp↓) Note 2	tKSI1	$2.7 \; \text{V} \leq \text{VDD} \leq 3.6 \; \text{V}, 2.3 \; \text{V} \leq \text{Vb} \leq 2.7 \; \text{V},$ $\text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k}\Omega$	19		19		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~^{Note~3},$ $C_{b} = 30~pF,~R_{b} = 5.5~k\Omega$	19		19		ns
Delay time from SCKp↑ to SOp output Note 2	tKSO1	$2.7~V \leq V_{DD} \leq 3.6~V,~2.3~V \leq V_{b} \leq 2.7~V,$ $C_{b} = 30~pF,~R_{b} = 2.7~k\Omega$		25		25	ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~^{Note~3},$ $C_{b} = 30~pF,~R_{b} = 5.5~k\Omega$		25		25	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. Use it with $VDD \ge Vb$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- Remark 1. $Rb[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)
- Remark 3. fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10, 12))

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 3, 4, 8)

(9) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)


Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-sp Mo	Unit	
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tKCY2	$2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V},$	20 MHz < fMCK ≤ 24 MHz	16/fmck		_		ns
		$2.3~V \leq Vb \leq 2.7~V$	16 MHz < fMCK ≤ 20 MHz	14/fmck		_		ns
			8 MHz < fMCK ≤ 16 MHz	12/fmck		_		ns
			4 MHz < fMCK ≤ 8 MHz	8/fmck		16/fmck		ns
			fMCK ≤ 4 MHz	6/fMCK		10/fmck		ns
		1.8 V ≤ VDD < 3.3 V,	20 MHz < fMCK ≤ 24 MHz	36/fмск		_		ns
		$1.6~V \le Vb \le 2.0~V~Note~2$	16 MHz < fмcк ≤ 20 MHz	32/fмск		_		ns
			8 MHz < fMCK ≤ 16 MHz	26/fmck		_		ns
			4 MHz < fMCK ≤ 8 MHz	16/fmck		16/fmck		ns
			fMCK ≤ 4 MHz	10/fмск		10/fMCK		ns
SCKp high-/low-level width	tKH2, tKL2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \ 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$		tKCY2/2 - 18		tKCY2/2 - 50		ns
		1.8 V ≤ VDD < 3.3 V, 1.6 V	$V \le V_b \le 2.0 \ V$ Note 2	tKCY2/2 - 50		tKCY2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tSIK2	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		1/fмск + 20		1/fMCK + 30		ns
		1.8 V ≤ VDD < 3.3 V		1/fMCK + 30		1/fMCK + 30		ns
SIp hold time (from SCKp↑) Note 4	tKSI2			1/fMCK + 31		1/fMCK + 31		ns
Delay time from SCKp↓ to SOp output Note 5	tKSO2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$ Cb = 30 pF, Rb = 2.7 kΩ			2/fMCK + 214		2/fмск + 573	ns
		1.8 V \leq VDD $<$ 3.3 V, 1.6 V Cb = 30 pF, Rb = 5.5 kΩ	$V \le V_b \le 2.0 \ V$ Note 2		2/fMCK + 573		2/fмск + 573	ns

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with $VDD \ge Vb$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- Remark 1. $Rb[\Omega]$: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)
- Remark 3. fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00, 02, 10, 12))

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	LS (low-spee	Unit	
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	Unit
SCLr clock frequency	fSCL	$ 2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} < 2.7 \text{ V}, $ Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		300 Note 1	kHz
		$2.7~V \leq V_{DD} \leq 3.6~V,~2.3~V \leq V_{b} < 2.7~V,$ $C_{b} = 100~pF,~R_{b} = 2.7~k\Omega$		400 Note 1		300 Note 1	kHz
		$ 1.8 \text{ V} \leq \text{VDD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V} \ ^{\text{Note 2}}, $ $ \text{Cb} = 100 \text{ pF}, \ \text{Rb} = 5.5 \text{ k}\Omega $		400 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7~V \leq VDD \leq 3.6~V,~2.3~V \leq Vb < 2.7~V,$ $Cb = 50~pF,~Rb = 2.7~k\Omega$	475		1550		ns
		$2.7 \text{ V} \leq \text{VDD} < 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} < 2.7 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \ \text{Rb} = 2.7 \text{ k}\Omega$	1150		1550		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~^{Note~2},$ $C_{b} = 100~pF,~R_{b} = 5.5~k\Omega$	1550		1550		ns
Hold time when SCLr = "H"	tHIGH	$2.7~V \leq \text{Vdd} \leq 3.6~\text{V},~2.3~\text{V} \leq \text{Vb} < 2.7~\text{V},$ $\text{Cb} = 50~\text{pF},~\text{Rb} = 2.7~\text{k}\Omega$	200		610		ns
		$2.7~V \leq V_{DD} \leq 3.6~V,~2.3~V \leq V_{b} < 2.7~V,$ $C_{b} = 100~pF,~R_{b} = 2.7~k\Omega$	600		610		ns
		$1.8~V \leq \text{VDD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~^{\text{Note 2}},$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	610		610		ns
Data setup time (reception)	tsu:dat	$2.7~V \leq V_{DD} \leq 3.6~V,~2.3~V \leq V_{b} < 2.7~V,$ $C_{b} = 50~pF,~R_{b} = 2.7~k\Omega$	1/fMCK + 135 Note 3		1/fMCK + 190 Note 3		ns
		$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \ 2.3 \text{ V} \le \text{Vb} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega$	1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		ns
		$1.8~V \leq V DD < 3.3~V,~1.6~V \leq V b \leq 2.0~V~N ote~2,$ $Cb = 100~pF,~Rb = 5.5~k \Omega$	1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$2.7~V \leq V_{DD} \leq 3.6~V,~2.3~V \leq V_{b} < 2.7~V,$ $C_{b} = 50~pF,~R_{b} = 2.7~k\Omega$	0	305	0	305	ns
		$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \ 2.3 \text{ V} \le \text{Vb} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega$	0	355	0	355	ns
		$1.8~V \leq V DD < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~Note~2,$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	0	405	0	405	ns

Note 1. The value must be equal to or less than fMCK/4.

Note 2. Use it with $VDD \ge Vb$.


Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

Remark 2. r: IIC number (r = 00, 10, 20, 30), g: PIM, POM number (g = 0, 1, 3, 4, 8)

Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12)

35.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions		` `	speed main) ode	LS (low-spee	ed main) Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard mode:	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	0	100	0	100	kHz
		fclk ≥ 1 MHz	1.8 V ≤ VDD ≤ 3.6 V	_	_	0	100	kHz
Setup time of restart	tsu: sta	2.7 V ≤ VDD ≤ 3.6 V		4.7		4.7		μS
condition		1.8 V ≤ VDD ≤ 3.6	.8 V ≤ VDD ≤ 3.6 V		_	4.7		μS
Hold time Note 1	tHD: STA	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	2.7 V ≤ VDD ≤ 3.6 V			4.0		μS
		1.8 V ≤ VDD ≤ 3.6	1.8 V ≤ VDD ≤ 3.6 V		_			μS
Hold time	tLOW	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	V	4.7		4.7		μS
when SCLA0 = "L"		1.8 V ≤ VDD ≤ 3.6	V		_	4.7		μS
Hold time	tHIGH	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	V	4.0		4.0		μS
when SCLA0 = "H"		1.8 V ≤ VDD ≤ 3.6	V	_		4.0		μS
Data setup time	tsu: DAT	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	V	250		250		ns
(reception)		1.8 V ≤ VDD ≤ 3.6	V	_		250		ns
Data hold time	thd: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	V	0	3.45	0	3.45	μS
(transmission) Note 2		1.8 V ≤ VDD ≤ 3.6	V		_	0	3.45	μS
Setup time of stop	tsu: sto	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	V	4.0		4.0		μS
condition		1.8 V ≤ VDD ≤ 3.6	V		_	4.0		μS
Bus-free time	tBUF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	V	4.7		4.7		μS
		1.8 V ≤ VDD ≤ 3.6	V		_	4.7		μS

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF, $Rb = 2.7 k\Omega$

(2) I2C fast mode

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions		` ` `	HS (high-speed main) Mode		LS (low-speed main) Mode		
				MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fSCL	Fast mode:	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	0	400	0	400	kHz	
		fclk ≥ 3.5 MHz	$1.8~V \leq VDD \leq 3.6~V$	0	400	0	400	kHz	
Setup time of restart	tsu: sta	2.7 V ≤ VDD ≤ 3.6	S V	0.6		0.6		μS	
condition		1.8 V ≤ VDD ≤ 3.6	S V	_		0.6		μS	
Hold time Note 1	tHD: STA	2.7 V ≤ VDD ≤ 3.6	7.7 V ≤ VDD ≤ 3.6 V			0.6		μS	
		1.8 V ≤ VDD ≤ 3.6	S V	_		0.6		μS	
Hold time	tLOW	2.7 V ≤ VDD ≤ 3.6	S V	1.3		1.3		μS	
when SCLA0 = "L"		1.8 V ≤ VDD ≤ 3.6 V		-	_	1.3		μS	
Hold time	tHIGH	2.7 V ≤ VDD ≤ 3.6	S V	0.6		0.6		μS	
when SCLA0 = "H"		1.8 V ≤ VDD ≤ 3.6 V		-	_	0.6		μS	
Data setup time	tsu: DAT	2.7 V ≤ VDD ≤ 3.6	S V	100		100		ns	
(reception)		1.8 V ≤ VDD ≤ 3.6	S V	-	_	100		ns	
Data hold time	thd: dat	2.7 V ≤ VDD ≤ 3.6	S V	0	0.9	0	0.9	μS	
(transmission) Note 2		1.8 V ≤ VDD ≤ 3.6	S V	-	_	0	0.9	μS	
Setup time of stop	tsu: sto	2.7 V ≤ VDD ≤ 3.6	S V	0.6		0.6		μS	
condition		1.8 V ≤ VDD ≤ 3.6 V		-	_	0.6		μS	
Bus-free time	tBUF	2.7 V ≤ VDD ≤ 3.6 V		1.3		1.3		μS	
		1.8 V ≤ VDD ≤ 3.6 V		-	_	1.3		μS	

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark

The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: Cb = 320 pF, $Rb = 1.1 \text{ k}\Omega$

(3) I2C fast mode plus

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 3.6 V, VSS = 0 V)


Parameter	Symbol	Cor	nditions	` •	peed main) ode	LS (low-sp Mo		Unit
				MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode plus: fclk ≥ 10 MHz	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$	0	1000	_	-	kHz
Setup time of restart condition	tsu: sta	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		0.26		_	_	μS
Hold time Note 1	thd: STA	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		0.26		_	-	μS
Hold time when SCLA0 = "L"	tLOW	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		0.5		_	-	μS
Hold time when SCLA0 = "H"	tHIGH	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		0.26		_	-	μS
Data setup time (reception)	tsu: dat	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		50		_	=	ns
Data hold time (transmission) Note 2	thd: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		0	0.45	_	=	μS
Setup time of stop condition	tsu: sto	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		0.26		_	-	μS
Bus-free time	tBUF	$2.7~\text{V} \leq \text{VDD} \leq 3.6~\text{V}$		0.5			-	μS

- Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.
- **Note 2.** The maximum value (MAX.) of thd: DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: Cb = 120 pF, Rb = 1.1 k Ω

IICA serial transfer timing



35.6 Analog Characteristics

35.6.1 A/D converter characteristics

(TA = -40 to +85°C, 1.8 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, VSS = AVSS = 0 V, reference voltage(+) = AVREFP, reference voltage(-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			_	_	12	bit
Analog capacitance	Cs			_	_	15	pF
Analog input resistance	Rs			_	_	2.5	kΩ
Frequency	ADCLK	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	1	_	24	MHz
			$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	1	_	16	MHz
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	1	_	24	MHz
			$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	1	_	16	MHz
			$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	1	_	8	MHz
Conversion time Note Tconv	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H	$ 2.7 \ V \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \ V $ Permissible signal source impedance $ \max = 0.3 \ k\Omega $ ADCLK = 24 MHz	3	_	_	μs	
			$2.4~V \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6~V$ Permissible signal source impedance $\text{max} = 1.3~\text{k}\Omega$ $\text{ADCLK} = 16~\text{MHz}$	4.5	_	_	μs
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7~V \le AVREFP \le AVDD \le VDD \le 3.6~V$ Permissible signal source impedance max = 1.1 k Ω ADCLK = 24 MHz	3.4	_	_	μs
			$2.4~V \le AVREFP \le AVDD \le VDD \le 3.6~V$ Permissible signal source impedance max = $2.2~k\Omega$ ADCLK = $16~MHz$	5.1	_	_	μs
			$1.8~V \leq AVREFP \leq AVDD \leq VDD \leq 3.6~V$ Permissible signal source impedance $max = 5~k\Omega$ $ADCLK = 8~MHz$	10.1	_	_	μs
Overall error	AINL	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.25	±5.0	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28 H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.25	±5.0	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.25	±5.0	LSB
		ADCSR.ADHSC = 1	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.25	±5.0	LSB
		ADSSTRn = 28H	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±3.0	±8.0	LSB
Zero-scale error	Ezs	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±0.5	±4.5	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±0.5	±4.5	LSB
		Normal mode	$2.7 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \text{ V}$	-	±0.5	±4.5	LSB
		ADCSR.ADHSC = 1	2.4 V ≤ AVREFP ≤ AVDD ≤ VDD ≤ 3.6 V	_	±0.5	±4.5	LSB
		ADSSTRn = 28H	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1	±7.5	LSB



Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Full-scale error	EFS	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±0.75	±4.5	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±0.75	±4.5	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	1	±0.75	±4.5	LSB
		ADCSR.ADHSC = 1	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±0.75	±4.5	LSB
		ADSSTRn = 28H	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.5	±7.5	LSB
Differential linearity	DLE	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	_	LSB
error		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	_	LSB
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	_	LSB
			$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	_	LSB
			$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	_	LSB
Integral linearity error	ILE	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	±3.0	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	±4.5	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	±3.0	LSB
		ADCSR.ADHSC =1	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	±1.0	±3.0	LSB
		ADSSTRn = 28H	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$		±1.25	±3.0	LSB

Note The conversion time is the sum of sampling time and comparison time. The values indicated in the table are those in the case of 40 clock cycles of ADCLK per sampling state.

Caution The characteristics above only apply when pins other than those of the A/D converter are not in use. The overall error includes the quantization error. Each of the offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error does not include the quantization error.

[Reference value for design (not guaranteed)]

We can provide the design reference values for the A/D converter. Note, however, that these values are not guaranteed and can only be used as a reference when using this function. See below for details.

(TA = 0 to +50°C, 2.0 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, VSS = AVSS = 0 V, reference voltage(+) = AVREFP, reference voltage(-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			_	_	Note 3	bit
Analog capacitance	Cs			_	_	Note 3	pF
Analog input	Rs			_	_	Note 3	kΩ
resistance							
Frequency	fCLK	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	Note 3	_	Note 3	MHz
			$2.4~\text{V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6~\text{V}$	Note 3	_	Note 3	MHz
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	Note 3	_	Note 3	MHz
			$2.4~\text{V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6~\text{V}$	Note 3	_	Note 3	MHz
			$2.0~\text{V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6~\text{V}$	Note 3	_	Note 3	MHz

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Conversion time	Tconv	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H	$ 2.7 \ V \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \ V $ Permissible signal source impedance $ \max = 0.3 \ k\Omega $ ADCLK = 24 MHz	Note 3	_	_	μѕ
			$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \text{ V}$ Permissible signal source impedance max = $1.3 \text{ k}\Omega$ ADCLK = 16 MHz	Note 3	_	_	μѕ
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \text{ V}$ Permissible signal source impedance max = 1.1 k Ω ADCLK = 24 MHz	Note 3	_	_	μѕ
			$2.4 \ V \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \ V$ Permissible signal source impedance $\max = 2.2 \ k\Omega$ $\text{ADCLK} = 16 \ \text{MHz}$	Note 3	_	_	μѕ
			$2.0 \ V \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \ V$ Permissible signal source impedance $\text{max} = 5 \ \text{k}\Omega$ $\text{ADCLK} = 8 \ \text{MHz}$	Note 3	_	_	μѕ
Overall error	AINL	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		AD331KII = 2011	$2.0 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
Zero-scale error	Ezs] 3 1, 111	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
Notes 1, 2		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq \text{VDD} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.0 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	±4.5	LSB
Full-scale error	EFS	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
Notes 1, 2		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		7,500 1111 = 2011	$2.0 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	±4.5	LSB
Differential linearity	DLE	High-speed mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	_	LSB
error		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	_	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	_	LSB
		ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	_	LSB
			$2.0 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	_	LSB
Integral linearity error	ILE	High-speed mode ADCSR.ADHSC = 0	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		ADSSTRn = 28H	2.4 V ≤ AVREFP ≤ AVDD ≤ VDD ≤ 3.6 V	_	Note 3	Note 3	LSB
		Normal mode	$2.7 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		ADCSR.ADHSC = 1 ADSSTRn = 28H	2.4 V ≤ AVREFP ≤ AVDD ≤ VDD ≤ 3.6 V	_	Note 3	Note 3	LSB
			$2.0 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$	_	Note 3	Note 3	LSB

- **Note 1.** MAX. value is the average value $\pm 3\sigma$ at normalized distribution.
- **Note 2.** These values are the results of characteristic evaluation.
- **Note 3.** The reference value is not available.

Caution The characteristics above only apply when pins other than those of the A/D converter are not in use. The overall error includes the quantization error. Each of the offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error does not include the quantization error.

35.6.2 Temperature sensor, internal reference voltage output characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	TA = +25°C	_	1.05	_	V
Internal reference voltage	VBGR		1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature	_	-3.6	_	mV/°C
Operation stabilization wait time	tamp	$2.4~V \leq V \text{DD} \leq 3.6~V$	5		_	μS

35.6.3 D/A converter characteristics

(1) When reference voltage = AVREFP, AVREFM

(TA = -40 to +85°C, 1.8 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, VSS = AVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Load resistance	R0		30			kΩ
Load capacitance	C0				50	pF
Output voltage range	Tout		0.35		AVDD - 0.47	V
Differential linearity error	DNL			±0.5	±1.0	LSB
Integral linearity error	AINL			±0.4	±8.0	LSB
Zero-scale error	Ezs				±20	mV
Full-scale error	EFS				±20	mV
Output resistance	Ro			5		Ω
Conversion time	tcon				30	μS

(2) When reference voltage = AVDD, AVSS

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, VSS = AVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Load resistance	R0		30			kΩ
Load capacitance	C0				50	pF
Output voltage range	Tout		0.35		AVDD - 0.47	V
Differential linearity error	DNL			±0.5	±2.0	LSB
Integral linearity error	AINL			±0.4	±8.0	LSB
Zero-scale error	Ezs				±30	mV
Full-scale error	EFS				±30	mV
Output resistance	Ro			5		Ω
Conversion time	tcon				30	μS

35.6.4 Comparator

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Col	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		VDD - 1.4	V
	Ivcmp			-0.3		VDD + 0.3	V
Output delay	td	VDD = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μS
			Comparator high-speed mode, window mode			2.0	μS
			Comparator low-speed mode, standard mode		3	5.0	μS
High-electric-potential judgment voltage	VTW+	Comparator high-speed mod	de, window mode		0.76 VDD		V
Low-electric-potential judgment voltage	VTW-	Comparator high-speed mod	de, window mode		0.24 VDD		V
Operation stabilization wait time	tCMP			100			μS
Internal reference voltage Note	VBGR	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 V, HS (high$	h-speed main) mode	1.38	1.45	1.50	V

Note Not usable in LS (low-speed main) mode, subsystem clock operation, or STOP mode.

35.6.5 Rail to rail operational amplifier characteristics

(TA = -40 to +85°C, 2.2 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

,		•	- /				
Parameter	Symbol	Coi	nditions	MIN.	TYP.	MAX.	Unit
Circuit current	Icc1	Low-power consur	mption mode	_	10	16	μA
	Icc2	High-speed mode		_	210	350	μΑ
Common mode input	Vicm1	Low-power consur	mption mode	0.1	_	AVDD-0.1	V
range	Vicm2	High-speed mode		0.1	_	AVDD-0.1	V
Output voltage range	Vo1	Low-power consur	mption mode	0.1	_	AVDD-0.1	V
	Vo2	High-speed mode		0.1	_	AVDD-0.1	V
Input offset voltage	Fioff	Low-power consur	mption mode	-10	_	10	mV
		High-speed mode		-5	_	5	mV
Open gain	Av			_	120	_	dB
Gain-bandwidth (GB)	GBW1	Low-power consur	mption mode	_	0.06	_	MHz
product	GBW2	High-speed mode		_	1	_	MHz
Phase margin	PM	CL = 22 pF		50	_	_	deg
Gain margin	GM	CL = 20 pF		10	_	_	dB
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power	_	900	_	nV/√Hz
	Vnoise2	f = 10 kHz	consumption mode	_	450	_	nV/√Hz
	Vnoise3	f = 1 kHz	High-speed mode	_	80	_	nV/√Hz
	Vnoise4	f = 2 kHz		_	50	_	nV/√Hz
Power supply reduction ratio	PSRR			_	90	_	dB
Common mode signal	CMRR						
reduction ratio	Owner			_	90	_	dB
Operation stabilization	Tstd1	CL = 20 pF	Low-power				
wait time		·	consumption mode	_	110	300	μs
	Tstd2	CL = 20 pF	High-speed mode	_	5	14	μs
Settling time	Tset1	CL = 20 pF	Low-power				
· ·		·	consumption mode	_	110	300	μs
	Tset2	CL = 20 pF	High-speed mode	_	4	14	μs
Slew rate	Tselw1	CL = 20 pF	Low-power				
			consumption mode	0.01	0.04	_	V/µs
	Tselw2	CL = 20 pF	High-speed mode	0.3	0.7	_	V/µs
Load current	lload1	Low-power consur	mption mode	-110	_	110	μA
	Iload2	High-speed mode		-110	_	110	μA
Load capacitance	CL			_	_	22	pF
Analog MUX ON	Ron	One channel					
_				l —	_	1	kΩ

[Reference value for design (not guaranteed)]

We can provide the design reference values for the rail-to-rail operational amplifier. Note, however, that these values are not guaranteed and can only be used as a reference when using this function. See below for details.

(Ta = 0 to 50°C, 2.0 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
Circuit current	lcc1	Low-power consum	ption mode	_	Note 3	Note 3	μΑ
	lcc2	High-speed mode		_	Note 3	Note 3	μΑ
Common mode input	Vicm1	Low-power consum	ption mode	Note 3	_	Note 3	V
range	Vicm2	High-speed mode		Note 3	_	Note 3	V
Output voltage range	Vo1	Low-power consum	ption mode	Note 3	_	Note 3	V
	Vo2	High-speed mode		Note 3	_	Note 3	V
Input offset voltage	Fioff	Low-power consum	ption mode	-7	_	7	mV
Note 1, Note 2		High-speed mode		Note 3	_	Note 3	mV
Open gain	Av				Note 3	_	dB
Gain-bandwidth (GB)	GBW1	Low-power consum	_	Note 3	_	MHz	
product	GBW2	High-speed mode		_	Note 3	_	MHz
Phase margin	PM	CL = 22 pF		Note 3	_	_	deg
Gain margin	GM	CL = 20 pF	Note 3	_	_	dB	
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power	_	Note 3	_	nV/√Hz
	Vnoise2	f = 10 kHz	consumption mode	_	Note 3	_	nV/√Hz
	Vnoise3	f = 1 kHz	High-speed mode	_	Note 3	_	nV/√Hz
	Vnoise4	f = 2 kHz		_	Note 3	_	nV/√Hz
Power supply reduction	PSRR		1	_	Note 3	_	dB
ratio							
Common mode signal	CMRR			_	Note 3	_	dB
reduction ratio							
Operation stabilization	Tstd1	CL = 20 pF	Low-power	_	Note 3	Note 3	μs
wait time			consumption mode				
	Tstd2	CL = 20 pF	High-speed mode	_	Note 3	Note 3	μs
Settling time	Tset1	CL = 20 pF	Low-power	_	Note 3	Note 3	μs
			consumption mode				
	Tset2	CL = 20 pF	High-speed mode	_	Note 3	Note 3	μs
Slew rate	Tselw1	CL = 20 pF	Low-power	Note 3	Note 3	_	V/µs
			consumption mode				
	Tselw2	CL = 20 pF	High-speed mode	Note 3	Note 3	_	V/µs
Load current	lload1	Low-power consum	ption mode	Note 3	_	Note 3	μΑ
	Iload2	High-speed mode		Note 3	_	Note 3	μΑ
Load capacitance	CL			_	_	Note 3	pF
Analog MUX ON	Ron	One channel	_	_	Note 3	kΩ	
resistance							

Note 1. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.

Note 2. These values are the results of characteristic evaluation.

Note 3. The reference value is not available.

35.6.6 General purpose operational amplifier characteristics

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Circuit current	lcc1	Low-power cons	umption mode		2	4	μΑ
	Icc2	High-speed mod	е		140	280	μΑ
Common mode input range	Vicm1	Low-power cons	umption mode	0.2		AVDD-0.5	V
	Vicm2	High-speed mod	е	0.3		AVDD-0.6	V
Output voltage range	Vo1	Low-power cons	umption mode	0.1		AVDD-0.1	V
	Vo2	High-speed mod	е	0.1		AVDD-0.1	V
Input offset voltage	Fioff	3σ	Зσ			+10	mV
Open gain	Av			60	120		dB
Gain-bandwidth (GB) product	GBW1	Low-power cons	umption mode		0.04		MHz
	GBW2	High-speed mod	е		1.7		MHz
Phase margin	PM	CL = 20 pF	CL = 20 pF				deg
Gain margin	GM	CL = 20 pF		10			dB
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power		230		nV/√Hz
	Vnoise2	f = 10 kHz	consumption mode		200		nV/√Hz
	Vnoise3	f = 1 kHz	High-speed mode		90		nV/√Hz
	Vnoise4	f = 2 kHz			70		nV/√Hz
Power supply reduction ratio	PSRR				90		dB
Common mode signal reduction ratio	CMRR				90		dB
Operation stabilization wait time	Tstd1	CL = 20 pF	Low-power consumption mode			650	μS
	Tstd2	CL = 20 pF	High-speed mode			13	μS
Settling time	Tset1	CL = 20 pF	Low-power consumption mode			750	μ\$
	Tset2	CL = 20 pF	High-speed mode			13	μS
Slew rate	Tselw1	CL = 20 pF	Low-power consumption mode		0.02		V/μs
	Tselw2	CL = 20 pF	High-speed mode		1.1		V/μs
Load current	lload1	Low-power cons	umption mode	-100		100	μΑ
	lload2	High-speed mod	е	-100		100	μΑ
Load capacitance	CL					20	pF

35.6.7 Voltage reference

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage output	VREF1	VSEL = 00, 2.65 V ≤ AVDD ≤ 3.6V	2.425	2.5	2.575	V
Note 2	VREF2	VSEL = 01, 2.2 V ≤ AVDD ≤ 3.6V	1.987	2.048	2.109	V
	VREF3	VSEL = 10, 2.0 V ≤ AVDD ≤ 3.6V	1.746	1.8	1.854	V
	VREF4	VSEL = 11, 1.8 V ≤ AVDD ≤ 3.6V	1.455	1.5	1.545	V
Settling time		From power-on to AVDD settling (external capacitance: 10 µF)			50	ms
Load current of the AVREFP/VREFOUT pin Notes 1, 3	ILoad				200	μΑ

- Note 1. Connect AVREFP/AVREFOUT pins to the ground via a tantalum capacitor (capacity: 10 μF ±30%, ESR: 2Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacity: 0.1 μF ±30%, ESR: 2Ω (max.), ESL: 10nH (max.)).
- **Note 2.** The values specified in the Reference voltage output column apply when a load is stable. These values cannot be guaranteed when the load is variable.
- **Note 3.** Total load current, including the load current when AVREFP/VREFOUT is in use for the on-chip A/D converter and D/A converter reference potential.
 - When AVREFP/VREFOUT is in use for the on-chip A/D converter load reference, the maximum load current is 55 μ A. When AVREFP/VREFOUT is in use for the on-chip D/A converter (channel 1), the maximum load current is 55 μ A.

35.6.8 1/2 AVDD voltage output

(TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage accuracy			-4.0		+4.0	%
Sampling time for the corresponding channel			20.0			μS

35.6.9 POR circuit characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall timeNote 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	TPW1	Other than STOP/SUB HALT/SUB RUN	300			μS
	TPW2	STOP/SUB HALT/SUB RUN	300			μS

- **Note 1.** If the power supply voltage falls while the voltage detector is off, be sure to either shift to STOP mode or execute a reset by using the voltage detector or external reset pin before the power supply voltage falls below the minimum operating voltage specified in 35.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



35.6.10 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVD2	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	VLVD3	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	VLVD4	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	VLVD5	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	VLVD6	Power supply rise time	2.66	2.71	2.76	V
,		Power supply fall time	2.60	2.65	2.70	V
	VLVD7	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	VLVD9	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	VLVD10	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	VLVD11	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	tLW		300			μS
Detection delay time					300	μs

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: \mbox{VDD} = 2.7 to 3.6 V @ 1 MHz to 24 MHz

 $\ensuremath{\text{VDD}}$ = 2.4 to 3.6 V @ 1 MHz to 16 MHz

LS (low-speed main) mode: VDD = 1.8 to 3.6 V @ 1 MHz to 8 MHz

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol		Condi	tions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVDB0	VPOC0,	, VPOC1, VPOC2 = 0, 0, 1, fa	Illing reset voltage: 1.8 V	1.80	1.84	1.87	V
	VLVDB1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3		LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC0,	20, VPOC1, VPOC2 = 0, 1, 0, falling reset voltage: 2.4 V			2.45	2.50	V
	VLVDC1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDD0	VPOC0,	VPOC1, VPOC2 = 0, 1, 1, fa	Illing reset voltage: 2.7 V	2.70	2.75	2.81	V
	VLVDD1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V

35.6.11 Low-resistance switch

(TA = -40 to + 85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ON resistance 1	Ron1	AMP0OPD, AMP1OPD		16	50	
		Load current < 0.1 mA	_	10		Ω
ON resistance 2	Ron2	AMP2OPD		10	30	
		Load current < 0.1 mA	_	10		
Load current	Icas	_	_	_	0.1	mA

[Reference value for design (not guaranteed)]

We can provide the design reference values for the low-resistance switch. Note, however, that these values are not guaranteed and can only be used as a reference when using this function. See below for details.

(TA = 0 to + 50°C, 2.0 V \leq AVDD \leq VDD \leq 3.6 V, AVSS = VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ON resistance 1 Note 1, Note 2	Ron1	AMP0OPD, AMP1OPD		Note 3	26	Ω
		Load current < 0.1 mA	_			
ON resistance 2 Note 1, Note 2	Ron2	AMP2OPD		Note 3	15	. 12
		Load current < 0.1 mA	_		15	
Load current	Icas	_	_	_	Note 3	mA

Note 1. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.

Note 2. These values are the results of characteristic evaluation.

Note 3. The reference value is not available.



35.7 Power supply voltage rising slope characteristics

$(TA = -40 \text{ to } +85^{\circ}C, Vss = 0 \text{ V})$

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD			54	V/ms

- Caution 1. Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 35.4 AC Characteristics.
- Caution 2. When the voltages for VDD and AVDD differ and they rise at different rates, if AVDD is lower than 0.8 V at the time of the release from the internal reset state by the power-on reset (POR) circuit, the chip may not start normally. In such cases, apply either of the following countermeasures.
 - Hold AVDD ≥ 0.8 V until VDD ≥ 1.47 V.
 - Hold the RESET pin low until VDD ≥ 1.47 V and AVDD ≥ 0.8 V.

35.8 LCD Characteristics

35.8.1 Resistance division method

(1) Static display mode

 $(TA = -40 \text{ to } +85^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		VDD	V

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		VDD	V

(3) 1/3 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		VDD	V

35.8.2 Internal voltage boosting method

(1) 1/3 bias method

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μF Note 2	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 Note 1 =	= 0.47 μF	2 V _{L1} - 0.1	2 VL1	2 VL1	V
Tripler output voltage	VL4	C1 to C4 Note 1 =	= 0.47 μF	3 VL1 - 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	tVWAIT1			5			ms
Voltage boost wait time Note 3	tVWAIT2	C1 to C4 Note 1 =	= 0.47μF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$
- Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C5 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= $0.47 \mu F$ Note 2	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	VL2	C1 to C5 Note 1 =	: 0.47 μF	2 VL1 - 0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C5 Note 1 =	: 0.47 μF	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4	C1 to C5 Note 1 = 0.47 μF		4 VL1 - 0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tVWAIT1			5			ms
Voltage boost wait time Note 3	tVWAIT2	C1 to C5 Note 1 =	: 0.47μF	500			ms

- **Note 1.** This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between VL1 and GND
 - C3: A capacitor connected between VL2 and GND
 - C4: A capacitor connected between VL3 and GND
 - C5: A capacitor connected between VL4 and GND
 - $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

35.8.3 Capacitor split method

(1) 1/3 bias method

(TA = -40 to +85°C, 2.2 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C3 = 0.47 µF Note 2		VDD		V
VL2 voltage	VL2	C1 to C3 = 0.47 µF Note 2	2/3 V _{L4} - 0.1	2/3 VL4	2/3 VL4 + 0.1	V
VL1 voltage	VL1	C1 to C3 = 0.47 µF Note 2	1/3 VL4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	tvwait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND


 $C1 = C2 = C3 = 0.47 \mu F \pm 30\%$

35.9 RAM data retention characteristics

$(TA = -40 \text{ to } +85^{\circ}C, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 Note		3.6	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



35.10 Flash Memory Programming Characteristics

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fCLK	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

35.11 Dedicated Flash Memory Programmer Communication (UART)

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps


Note 2. When using flash memory programmer and Renesas Electronics self programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

35.12 Timing Specs for Switching Modes

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μS
Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)	tHD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until an external reset ends

thd: Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)


Unit: mm


CHAPTER 36 PACKAGE DRAWINGS


36.1 80-pin products

R5F11MMDAFB, R5F11MMEAFB, R5F11MMFAFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP80-12x12-0.50	PLQP0080KB-B	_	0.5








Ι.	DIMENSIONS "I AND "2 DO NOT INCLUDE MOLD FLASH.
2.	DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3.	PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE
	LOCATED WITHIN THE HATCHED ADEA


LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.


Reference	Dimensi	ions in mi	llimeters
Symbol	Min	Nom	Max
D	11.9	12.0	12.1
Е	11.9	12.0	12.1
A ₂	_	1.4	_
H _D	13.8	14.0	14.2
HE	13.8	14.0	14.2
Α	_	_	1.7
A ₁	0.05	_	0.15
bp	0.15	0.20	0.27
С	0.09	_	0.20
θ	0°	3.5°	8°
е	_	0.5	
Х	_	_	0.08
У	_	_	0.08
Lp	0.45	0.6	0.75
L ₁		1.0	

© 2017 Renesas Electronics Corporation. All rights reserved.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFQFP80-12x12-0.50	PLQP0080KJ-A	0.49








Reference	Dimension in Millimeters			
Symbol	Min.	Nom.	Max.	
А	_	_	1.60	
A ₁	0.05	_	0.15	
A ₂	1.35	1.40	1.45	
D	_	14.00	_	
D_1	_	12.00	_	
E	_	14.00	_	
E ₁	-	12.00	_	
N	_	80	_	
е	_	0.50	_	
Ь	0.17	0.22	0.27	
O	0.09		0.20	
θ	0°	3.5°	7°	
L	0.45	0.60	0.75	
L ₁	-	1.00	_	
aaa	_	_	0.20	
bbb		_	0.20	
ccc		_	0.08	
ddd	_	_	0.08	

36.2 100-pin products

R5F11MPEAFB, R5F11MPFAFB, R5F11MPGAFB

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]	
P-LFQFP100-14×14-0.50	PLQP0100KB-B		0.6g	






- 1. 2. 3.
- DIMENSIONS '*1' AND '*2' DO NOT INCLUDE MOLD FLASH.
 DIMENSION '*3" DOES NOT INCLUDE TRIM OFFSET.
 PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE
 LOCATED WITHIN THE HATCHED AREA.
 CHAMFERS AT CORNERS ARE OPTIONAL; SIZE MAY VARY.


∢	A1 A2		0.25	٥	-	θ
			Lp			
			L1			
		Detail F				

Reference	Dimens	Dimension in Millimeters		
Symbol	Min	Nom	Max	
D	13.9	14.0	14.1	
E	13.9	14.0	14.1	
A2		1.4		
HD	15.8	16.0	16.2	
HE	15.8	16.0	16.2	
Α			1.7	
A1	0.05		0.15	
bp	0.15	0.20	0.27	
С	0.09		0.20	
θ	0 "	3.5	8 "	
е		0.5		
×			0.08	
У			0.08	
Lp	0.45	0.6	0.75	
L1		1.0		

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFQFP100-14x14-0.50	PLQP0100KP-A	0.67







Reference	Dimensi	on in Mil	limeters
Symbol	Min.	Nom.	Max.
А	_	_	1.60
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	-	16.00	_
D ₁	_	14.00	_
Е	_	16.00	_
E ₁	_	14.00	_
N	_	100	_
е	_	0.50	_
b	0.17	0.22	0.27
С	0.09	_	0.20
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L ₁	_	1.00	_
aaa			0.20
bbb	_	_	0.20
ccc	_	_	0.08
ddd	_	_	0.08

APPENDIX A REVISION HISTORY

A.1 Major Revisions in This Edition

Page	Description	Classification
CHAPTER 1 OUT	LINE	
p.5	Modification of description in Figure 1 - 1 Part Number, Memory Size, and Package of RL78/L1A	(d)
p.5	Modification of description in Table 1 - 1 List of Ordering Part Numbers	(d)
CHAPTER 28 SAF	ETY FUNCTIONS	
p.900	Modification of description in 28.1 Overview of Safety Functions	(c)
p.905	Modification of description in 28.3.2 CRC operation function (general-purpose CRC)	(c)
p.908	Modification of description in 28.3.4 RAM guard function	(c)
p.909	Modification of description in 28.3.5 SFR guard function	(c)
CHAPTER 31 FLA	SH MEMORY	·
p.950	Addition of Caution 4 in 31.8.3 Procedure for accessing data flash memory	(c)

Remark "Classification" in the above table classifies revisions as follows.

⁽a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,

⁽d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

A.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

(1/10)

Edition	Description	Chapter	
Rev.0.50	First Edition issued	Throughout	
Rev.1.00	Deletion of general-purpose I/O port function, and modification of the number of I/O ports	Throughout	
	Modification of A/D converter and D/A converter in 1.1 Features	CHAPTER 1	
	Addition of product name and description (top view) in 1.3.1 80-pin products and 1.3.2 100-pin products	OUTLINE	
	Modification of block diagram in 1.5.1 80-pin products		
	Modification of block diagram in 1.5.2 100-pin products		
	Modification of description of power-on reset in 1.6 Outline of Functions		
	Modification of After Reset for P20, and functions of P20, P21, P23, P26, P27 in 2.1.1 80-pin products Modification of After Reset for P100, and functions of P100, P101, P103, P106, P107 in 2.1.1 80-pin products Modification of functions of P150, P152 to P154 in 2.1.1 80-pin products	CHAPTER 2 PIN FUNCTIONS	
	Modification of After Reset for P20, and functions of P20, P21, P23 to P27 in 2.1.1 100-pin products Modification of After Reset for P100, and functions of P100, P101, P103, P106, P107 in 2.1.1 100-pin products Modification of functions of P150, P152 to P154 in 2.1.1 100-pin products		
	Modification of function of AVREFP/VREFOUT and AVREFM in 2.2.2 Description of Functions		
	Modification of recommended connection of unused pins for "Digital input invalid" in Table 2 - 3 Connection of Unused Pins		
	Modification of Caution in Figure 2 - 9 Pin Block Diagram of Pin Type 7-3-4		
	Modification of Figure 2 - 10 Pin Block Diagram of Pin Type 7-5-4	1	
	Addition of Caution, and modification of Figure 2 - 13 Pin Block Diagram of Pin Type 7-5-10	1	
	Modification of Caution and Figure 2 - 14 Pin Block Diagram of Pin Type 7-5-25	1	
	Addition of Cautions 1 and 2 in Figure 2 - 15 Pin Block Diagram of Pin Type 8-1-4		
	Addition of Cautions 1 and 2, and modification of Figure 2 - 18 Pin Block Diagram of Pin Type 8-5-13		
	Modification of Caution 2 inFigure 3 - 4 Memory Map (R5F11MPG)	CHAPTER 3 CPU	
	Modification of vector table address in Tables 3 - 3 and 3 – 4 Vector Table	ARCHITECTURE	
	Modification of symbols under "1-bit" for ELSELRxx registers in Table 3 - 15 Extended SFR (2nd SFR) List (6/10)	1	
	Addition of the symbol of the 16-bit register for 8-bit interval timer compare registers 00 and 01 in Table 3 - 16 Extended SFR (2nd SFR) List		
	Modification of entries under "R/W" for ADTSDR and ADOCD registers in Table 3 - 18 Extended SFR (2nd SFR) List (9/10)		
	Modification of description in 4.2.3 Port 2	CHAPTER 4 PORT	
	Modification of description in 4.2.10 Port 10	FUNCTIONS	
	Deletion of PM22, PM102, and PM151 in Figure 4 - 1 Format of Port mode register		
	Deletion of P22, P102, and P151 in Figure 4 - 2 Format of Port register		
	Deletion of PMC22, PMC102, and PMC151 in Figure 4 - 6 Format of Port mode control register		
	Modification of errors in Figure 4 - 16 1-Bit Manipulation Instruction (P00)		
	Modification of the value after reset of CMODE1 and FRQSEL4 bits in 5.6.1 Example of setting high-speed on-chip oscillator	CHAPTER 5 CLOCK GENERATOR	
	Modification of caution in 5.6.2 Example of setting X1 oscillation clock		
	Modification of caution in 5.6.3 Example of setting XT1 oscillation clock		
	Modification of description in 5.7 Resonator and Oscillator Constants		
	Addition of description in 6.3.13 Input switch control register (ISC)		
	Addition of bit 7 in Figure 6 - 27 Format of Input switch control register (ISC)	CHAPTER 6 TIMER ARRAY UNIT	
	Modification of description in 6.9.3 Operation as multiple PWM output function	ARRAY UNIT	
	Modification of description in 6.10.1 Cautions When Using Timer output		



(2/10)

		(2/1	
Edition	Description	Chapter	
Rev.1.00	Addition of note and modification of interrupt source in Figure 8 - 1 Block Diagram of Real-time Clock 2	CHAPTER 8 REAL	
	Addition of remark 2 in Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)	TIME CLOCK 2	
	Addition of remark in Figure 8 - 9 Format of Second count register (SEC)		
	Modification of the position of notes 1 and 2 in Figure 8 - 20 Procedure for Starting Operation of Real-time Clock 2		
	Modification of the flowchart in 8.4.7 Clock error correction register setting procedure		
	Modification of description in 9.1 Functions of 12-bit Interval Timer	CHAPTER 9 12-BI	
	Modification of Table 10 - 1 Configuration of Clock Output/Buzzer Output Controller	CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	
	Modification of the title of Table 12-3, and I/O of the AVREFP/VREFOUT pin	CHAPTER 12 12-	
	Modification of the register name in Figure 12 - 8 Format of A/D-converted Value Addion/Average Count Select Register (ADADC)	BIT A/D CONVERTER	
	Modification of the value after reset in Figure 12 - 13 Format of A/D High-potential/Low-potential Reference Voltage Control Register (ADHVREFCNT)		
	Modification of description of VREFSEL1 and VREFSEL0 bits in Figure 12 - 15 Format of Analog Reference Control Register (VREFCR)		
	Modification of description in 12.3.1 Scanning operation	1	
	Modification of description in 12.8.11 Notes on noise prevention		
	Modification of I/O of the AVREFP/VREFOUT pin in Table 13 - 2 Pin Configuration of 12-Bit D/A Converter	CHAPTER 13 12-	
	Modification of Figure 13 - 6 Format of D/A VREF Control Register (DAVREFCR)	BIT D/A	
	Addition of caution 2 in 13.2.5 D/A VREF control register (DAVREFCR)	CONVERTER	
	Modification of DSDIV[4:0] Setting in Table 14 - 2 Charge Pump Operation Clock Selection	CHAPTER 14	
	Modification of description in 14.5.9 Charge pump clock operation control register (PUPSCR)	OPERATIONAL	
	Modification of description in 14.5.11 Registers controlling port function of analog input pins	AMPLIFIER AND ANALOG SWITCH	
	Modification of description in 14.6.3 Software trigger mode		
	Modification of description in 14.6.4 ELC trigger mode		
	Modification of description in 14.6.5 ELC and A/D Trigger Mode		
	Modification of description of VREFSEL1 and VREFSEL0 bits in Figure 15 - 3 Format of Analog Reference Control Register (VREFCR)	CHAPTER 15 VOLTAGE	
	Addition of description in 15.5 Cautions for Voltage Reference	REFERENCE	
	Modification of caution 2 and addition of cautions 3 and 4 in 16.4.5 Stopping or supplying comparator clock	CHAPTER 16 COMPARATOR	
	Modification of note in Table 20 - 1 DTC Specifications	CHAPTER 20 DAT	
	Modification of DTC vector address in 20.3.3 Vector table	TRANSFER	
	Deletion of the angle brackets of the bit numbers 7 to 0 in Figure 20 - 11 Format of DTC activation enable register i (DTCENi) (i = 0 to 3)	(DTC)	
	Deletion of note 1 in Table 20 - 5 Correspondences between Interrupt Sources and Bits DTCENi0 to DTCENi7	1	
	Addition of description in 20.5.3 DTC pending instruction	1	
	Modification of vector table address in Tables 22 - 1 to 22 - 4 Interrupt Source List	CHAPTER 22	
	Modification of Table 22 - 7Flags Corresponding to Interrupt Request Sources (3/4)	INTERRUPT	
	Modification of Figure 22 - 2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (1/2)	FUNCTIONS	
	Addition of caution in 22.4.4 Interrupt servicing during division instruction	-	
	Addition of instructions in 22.4.5 Interrupt request hold	1	
	Modification of cautions 1 and 2 in Figure 23 - 3 Format of Key return mode register (KRM0)	CHAPTER 23 KEY INTERRUPT FUNCTION	



(3/10)

Description Modification of description of RAM and general-purpose CRC in Table 24 - 1 Operating Statuses in HALT Mode (1/2)	Chapter CHAPTER 24	
(112)	STANDBY FUNCTION	
Modification of description of system clock (fill), RAM, and general-purpose CRC in Table 24 - 2 Operating Statuses in HALT Mode (2/2)	FONCTION	
Modification of transition time from SNOOZE mode to normal operation in 24.3.3 SNOOZE mode		
Modification of RAM, general-purpose CRC, RAM parity error detection function, RAM guard function, SFR guard function, and illegal-memory access detection function in Table 24 - 4 Operating Statuses in SNOOZE Mode		
Modification of the number of digits of the addresses (00000H and 00001H)	CHAPTER 25	
Addition of description in 25.1 Timing of Reset Operation	RESET FUNCTION	
Modification of Subsystem clock in Table 25 - 1 Operation Statuses During Reset Period		
Modification of the reset vector table addresses (00000H, 00001H) in Table 25 - 2 State of Hardware After Receiving a Reset Signal		
Modification of Figure 25 - 5 Procedure for Checking Reset Source		
Addition of description in Figure 27 - 10 Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of LVD Detection Voltage	CHAPTER 27 VOLTAGE DETECTOR	
Modification of description of GCSC and note in Figure 28 - 10 Format of Invalid memory access detection control register (IAWCTL)	CHAPTER 28 SAFETY	
Modification of description in 28.3.9 Digital output signal level detection function for I/O ports	FUNCTIONS	
Modification of description in 28.3.9.1 Port mode select register (PMS)		
Addition of cautions 1 and 2 in Figure 30 - 4 Format of User Option Byte (000C2H/010C2H)	CHAPTER 30	
Modification of description in 30.4 Setting of Option Byte	OPTION BYTE	
Modification of description	CHAPTER 31	
Modification of description in 31.3.1 P40/TOOL0 pin	FLASH MEMORY	
Modification of Figure 31 - 7 Setting of Flash Memory Programming Mode		
Addition of 31.5 Processing Time for Each Command When PG-FP5 Is in Use (Reference Value)		
Modification of caution 3 in 31.6 Self-Programming		
Modification of caution 2 in 31.8.1 Data flash overview		
Modification of description and caution 3 in 31.8.3 Procedure for accessing data flash memory		
Addition of caution in Table 34 - 16 Operation List (12/18)	CHAPTER 34 INSTRUCTION SET	
Modification of conditions for X1 clock oscillation frequency (fx) in 35.2.1 X1 and XT1 oscillator characteristics	CHAPTER 35	
Modification of Parameter, Conditions, typical and maximum values in 35.3.2 Supply current characteristics	ELECTRICAL SPECIFICATIONS	
Modification of condition of LCD operating current (ILCD1, ILCD2, ILCD3) in 35.3.2 Supply current characteristics	(A: TA = -40 to	
Modification of Tcy vs Vdd (HS (high-speed main) mode)	+85°C)	
Modification of TCY vs VDD (LS (low-speed main) mode)		
Modification of typical value of GBW1 and typical and maximum values of Tturn1 and Tset1 in 35.6.5 Rail to rail Operational amplifier characteristics		
Addition of the column for Load current of the VREFOUT pin and Notes 2 and 3 in 35.6.7 Voltage reference		
Modification of description (TPW1, TPW2), addition of note 1 in 35.6.8 POR circuit characteristics		
Addition of 35.6.9 1/2 AVDD voltage output		
PG-FP5 has been modified to PG-FP6 and description of E2, E2 Lite, and E20 has been added.	Throughout	
Modification of 1.1 Features	CHAPTER 1	
Modification of description in 1.4 Pin Identification	OUTLINE	
·		
Modification of Table 2 - 1 Pin I/O Buffer Power Supplies	CHAPTER 2 PIN	
	FUNCTIONS	
Modification of description in 2.1.1 80-pin products	1. 0.40 110140	
	Modification of transition time from SNOOZE mode to normal operation in 24.3.3 SNOOZE mode Modification of RAM, general-purpose CRC, RAM parity error detection function, RAM guard function, SFR guard function, and illegal-memory access detection function in Table 24 - 4 Operating Statuses in SNOOZE Mode Modification of the number of digits of the addresses (00000H and 00001H) Addition of description in 25.1 Timing of Reset Operation Modification of Subsystem clock in Table 25 - 1 Operation Statuses During Reset Period Modification of Floure 25 - 5 Procedure for Checking Reset Source Addition of Figure 25 - 5 Procedure for Checking Reset Source Addition of Figure 25 - 5 Procedure for Checking Reset Source Addition of description in Figure 27 - 10 Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of LVD Detection Voltage Modification of description of GCSC and note in Figure 28 - 10 Format of Invalid memory access detection control register (IAWCTL) Modification of description in 28.3.9 Digital output signal level detection function for I/O ports Modification of description in 28.3.9.1 Port mode select register (PMS) Addition of cautions 1 and 2 in Figure 30 - 4 Format of User Option Byte (000C2H/010C2H) Modification of description in 30.4 Setting of Option Byte Modification of description in 31.3.1 P40/TOOL0 pin Modification of sescription in 31.3.1 P40/TOOL0 pin Modification of cautions 3 in 31.6 Self-Programming Modification of caution 3 in 31.6 Self-Programming Modification of caution 1 in Table 34 - 16 Operation List (12/18) Modification of coution 1 in Table 34 - 16 Operation List (12/18) Modification of Operameter, Conditions, typical and maximum values in 35.3.2 Supply current characteristics Modification of Toy vs Vob (HS (high-speed main) mode) Modification of Toy vs Vob (HS (high-speed main) mode) Modification of Toy vs Vob (HS (high-speed main) mode) Modification of Toy vs Vob (HS (high-speed main) mode) Modification of the column for Lo	



(4/10)

Edition	Description	Chapter
Rev.1.10	Modification of description in 2.2.2 Description of Functions	CHAPTER 2 PIN
	Modification of caution in Figure 2 - 9 Pin Block Diagram of Pin Type 7-3-4	FUNCTIONS
	Modification of caution in Figure 2 - 13 Pin Block Diagram of Pin Type 7-5-10	
	Modification of caution in Figure 2 - 14 Pin Block Diagram of Pin Type 7-5-25	
	Modification of caution 1 in Figure 2 - 15 Pin Block Diagram of Pin Type 8-1-4	
	Modification of caution 1 in Figure 2 - 16 Pin Block Diagram of Pin Type 8-3-4	
	Modification of caution 1 in Figure 2 - 17 Pin Block Diagram of Pin Type 8-5-10	
	Modification of caution 1 in Figure 2 - 18 Pin Block Diagram of Pin Type 8-5-13	
	Modification of note 1 in Figure 3 - 1 Memory Map (R5F11MMD)	CHAPTER 3 CPU
	Modification of note 1 in Figure 3 - 2 Memory Map (R5F11MxE (x = M, P))	ARCHITECTURE
	Modification of note 1 in Figure 3 - 3 Memory Map (R5F11MxF (x = M, P))	
	Modification of note 1 in Figure 3 - 4 Memory Map (R5F11MPG)	
	Modification of Table 3 - 5 Internal RAM Capacity	
	Modification of Table 3 - 10 Extended SFR (2nd SFR) List	
	Modification of Table 4 - 1 Port Configuration	CHAPTER 4
	Modification of description in 4.2.3 Port 2	PORT
	Modification of description in 4.2.10 Port 10	FUNCTIONS
	Modification of description in 4.3 Registers Controlling Port Function	
	Modification of Figure 4 - 6 Format of Port mode control register	
	Modification of Figure 4 - 7 Format of Peripheral I/O redirection register (PIOR)	
	Deletion of 4.3.8 Global analog input disable register (GAIDIS)	
	Modification of Table 4 - 8 Setting Examples of Registers and Output Latches When Using Pin Function (2/6)	
	Modification of Table 4 - 10 Setting Examples of Registers and Output Latches When Using Pin Function	
	Modification of description in 4.6.1 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)	
	Addition of description in 5.1 Functions of Clock Generator	CHAPTER 5
	Modification of description in 5.3.6 Peripheral enable registers 0, 1 (PER0, PER1)	CLOCK
	Modification of Figure 5 - 7 Format of Peripheral enable register 0 (PER0)	GENERATOR
	Modification of remark in Figure 5 - 15 Examples of Incorrect Resonator Connection	
	Modification of description in 5.4.4 Low-speed on-chip oscillator	
	Modification of description in 5.6.1 Example of setting high-speed on-chip oscillator	
	Modification of Tables 5 – 8 to 5-10 Changing CPU Clock	
	Addition of description in 5.6.7 Conditions before clock oscillation is stopped	
	Modification of Figure 6 - 14 Format of Timer mode register mn (TMRmn)	CHAPTER 6
	Modification of caution in 6.9.1 Operation as one-shot pulse output function	TIMER ARRAY UNIT
	Modification of Figure 7 - 1 8-Bit Interval Timer Block Diagram	CHAPTER 7 8-
	Modification of Figure 7 - 10 Example of Count Stop → Count Clearing → Count Start Operation (fsub Selected)	BIT INTERVAL TIMER
	Modification of Figure 7 - 11 Example of Count Start/Stop Operation (fSUB/2 ^m Selected)	7
	Modification of Figure 7 - 12 Example of Count Stop → Count Clearing → Count Start Operation (fs∪B/2 ^m Selected)	



(5/10)

		(5/10		
dition	Description	Chapter		
Rev.1.10	Modification of description in 8.3.2 Subsystem clock supply mode control register (OSMC)	CHAPTER 8 REAL-TIME CLOCK 2		
	Modification of caution 3 in Figure 9 - 2 Format of Peripheral enable register 1 (PER1)	CHAPTER 9 12- BIT INTERVAL TIMER		
	Modification of caution and remark in Figure 9 - 3 Format of Subsystem clock supply mode control register (OSMC)	CHAPTER 11 WATCHDOG		
	Addition of note in Table 11 - 3 Setting of Overflow Time of Watchdog Timer	TIMER		
	Addition of note in Table 11 - 4 Setting Window Open Period of Watchdog Timer			
	Modification of description in 11.4.4 Setting watchdog timer interval interrupt			
	Addition of note in Table 11 - 5 Setting of Watchdog Timer Interval Interrupt			
	Modification of table and note 1, and addition of notes 4 and 6 in Table 12 - 1 Specifications of 12-Bit A/D Converter	CHAPTER 12 12- BIT A/D		
	Modification of Table 12 - 2 Functions of 12-Bit A/D Converter	CONVERTER		
	Modification of Figure 12 - 1 Block Diagram of 12-Bit A/D Converter			
	Modification of Table 12 - 3 Input and Output Pins of 12-Bit A/D Converter			
	Modification of Table 12 - 4 Registers of the 12-bit A/D Converter			
	Addition of 12.2.1 Peripheral enable registers 0 (PER0)			
	Addition of description in 12.2.4 A/D control register (ADCSR)			
	Modification of Figure 12 - 5 Format of A/D Control Register (ADCSR)			
	Addition of description in 12.2.5 A/D channel select register A0 (ADANSA0)			
	Addition of description in 12.2.6 A/D-converted value addition/average function select register 0 (ADADS0)			
	Addition of description in 12.2.7 A/D-converted value addition/average count select register (ADADC)			
	Modification of note in Figure 12 - 9 Format of A/D-converted Value Addition/Average Count Select Register (ADADC)			
	Addition of description in 12.2.8 A/D control extended register (ADCER)			
	Addition of description in 12.2.9 A/D conversion start trigger select register (ADSTRGR)			
	Modification of Table 12 - 6 Selection of A/D Activation Sources by the TRSA[5:0] Bits			
	Addition of description in 12.2.10 A/D conversion extended input control register (ADEXICR)			
	Modification of description in 12.2.11 A/D sampling state register n (ADSSTRn) (n = 0 to 14, T, O)			
	Modification of Table 12 - 7 Relationship between A/D Sampling State Register and Relevant Channels			
	Addition of description in 12.2.12 A/D high-potential/low-potential reference voltage control register (ADHVREFCNT)			
	Modification of caution in Figure 12 - 14 Format of A/D High-potential/Low-potential Reference Voltage Control Register (ADHVREFCNT)			
	Modification of description in 12.2.13 A/D conversion clock control register (ADCKS)			
	Addition of caution in Figure 12 - 15 Format of A/D Conversion Clock Control Register (ADCKS)	_		
	Modification of description in 12.2.14 Analog reference voltage control register (VREFCR)			
	Modification of caution 2 in Figure 12 - 16 Format of Analog Reference Control Register (VREFCR)			
	Modification of description in 12.3.1 Scanning operation			
	Addition of 12.3.2.4 A/D conversion when 1/2 AVDD is selected			
	Modification of description in (1) under 12.3.3.1 Basic operation			



(6/10)

1		(6/10)
Edition	Description	Chapter
Rev.1.10	Modification of description and addition of note 3 in 12.3.4 Analog input sampling time and scan conversion time	CHAPTER 12 12- BIT A/D CONVERTER
	Modification of note 3 in Table 12 - 8 Times for Conversion during Scanning (in Numbers of Cycles of ADCLK and PCLK)	
	Modification of Figure 12 - 22 Scan Conversion Timing (Activated by Software or Synchronous Trigger)	
	Modification of Figure 12 - 23 Scan Conversion Timing (Activated by Asynchronous Trigger)	
	Modification of description in 12.3.8 Starting A/D conversion with synchronous trigger from peripheral function	
	Modification of description in 12.6 Selecting Reference Voltage	
	Addition of 12.7 Procedure for A/D Conversion when the Internal Reference Voltage is Selected as the High-potential Reference Voltage	
	Modification of description in 12.8 Allowable Impedance of Signal Source	
	Modification of Figure 12 - 26 Equivalent Circuit of Analog Input Pin and External Sensor	
	Modification of description in 12.9.1 Notes on reading data registers	
	Modification of Figure 12 - 27 Procedure for Clear Operation by Software through the ADCSR.ADST Bit	
	Addition of 12.9.3 Point for Caution on Mode and Status Bits	
	Modification of description in 12.9.7 Notes on entering low power consumption states	-
	Modification of description in 12.9.10 Voltage range of analog power supply pins	
	Modification of Table 13 - 1 Specifications of 12-Bit D/A Converter	CHAPTER 13 12-
	Modification of Table 13 - 2 Pin Configuration of 12-Bit D/A Converter	CHAPTER 14 OPERATIONAL AMPLIFIER AND ANALOG SWITCH
	Addition of Table 13 - 3 Registers of 12-bit D/A Converter	
	Addition of 13.2.1 Peripheral enable registers 1 (PER1)	
	Addition of description in 13.2.4 DADRm format select register (DADPR)	
	Modification of Figure 13 - 9 Example of Conversion When the 12-Bit D/A Converter is Synchronized with the 12-Bit A/D Converter	
	Modification of description in 13.6.1 Clock supply stop function setting	
	Modification of 13.6.2 Note on Usage When Measure against Interference between D/A and A/D Conversion is Enabled	
	Addition of description in 14.5.1 Operational amplifier mode control register (AMPMC)	
	Addition of description in 14.5.2 Operational amplifier trigger mode control register (AMPTRM)	
	Addition of description in 14.5.3 Operational amplifier ELC trigger select register (AMPTRS)	
	Addition of description in 14.5.4 Operational amplifier control register (AMPC)	
	Modification of Figure 14 - 6 Format of Operational amplifier control register (AMPC)	
	Addition of description in 14.5.5 Operational amplifier monitor register (AMPMON)	
	Addition of description in 14.5.6 Peripheral enable register 1 (PER1)	
	Addition of description in 14.5.7 Analog multiplexer channel select register (MUXSWSR)	
	Addition of description in 14.5.8 Charge pump operation clock division ratio select register (PUPCKS)	
	Addition of description in 14.5.9 Charge pump clock operation control register (PUPSCR)	
	Addition of description in 14.5.10 Low-resistance switch channel select and charge pump control register (ANCHCR)	
	Addition of remark in Figure 14 - 12 Format of Low-Resistance Switch Channel Select and Charge Pump Control Register (ANCHCR)	
	Modification of figure, addition of caution, and deletion of note 2 and remark 2 in Figure 14 - 13 Operational Amplifier State Transitions	



(7/10)

Edition	Description	(7/10
	Description Modification of Figure 14, 15 Operational Amplifier Control Operation (FLC trigger mode is used	CHARTER 14
Rev.1.10	Modification of Figure 14 - 15 Operational Amplifier Control Operation (ELC trigger mode is used for activation) (When the reference current circuit and operational amplifier are activated by an ELC trigger and stopped by setting the SFR)	CHAPTER 14 OPERATIONAL AMPLIFIER AND ANALOG SWITCH
	Modification of Figure 14 - 16 Operational Amplifier Control Operation (ELC and A/D trigger mode (1)) (When the reference current circuit and operational amplifier are activated by an ELC trigger and stopped by an A/D conversion end (trigger))	
	Modification of Figure 14 - 17 Operational Amplifier Control Operation (ELC and A/D trigger mode (2)) (When the reference current circuit and operational amplifier are stopped by setting the SFR under the setting that they can be activated by an ELC trigger and stopped by an A/D conversion end (trigger))	
	Modification of description in (3) under 14.7 Usage Notes on Operational Amplifier and Analog Switch	
	Modification of description in 15.3.2 Analog reference voltage control register (VREFCR)	CHAPTER 15 VOLTAGE
	Modification of caution 2 in Figure 15 - 3 Format of Analog Reference Control Register (VREFCR)	
	Deletion of description in 15.4 Voltage Reference Operations	REFERENCE
	Addition of description in 16.2 Configuration of Comparator	CHAPTER 16
	Addition of remark 2 in Figure 16 - 1 Comparator Block Diagram	COMPARATOR
	Modification of Table 16 - 3 Procedure for Setting Comparator Associated Registers	
	Modification of Figure 16 - 9 Comparator i (i = 0) Operation Example in Window Mode	
	Modification of Table 17 - 1 Configuration of Serial Array Unit	CHAPTER 17
	Modification of caution 4 in Figure 17 - 11 Format of Serial data register mn (SDRmn)	CHAPTER 18 SERIAL INTERFACE IICA
	Modification of Figure 17 - 21 Examples of Reverse Transmit Data	
	Modification of description in 17.5.7 SNOOZE mode function	
	Modification of Figure 17 - 74 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)	
	Modification of Figure 17 - 75 Flowchart of SNOOZE Mode Operation (once startup)	
	Modification of Figure 17 - 76 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)	
	Modification of Figure 17 - 77 Flowchart of SNOOZE Mode Operation (continuous startup)	
	Modification of note 2 in Figure 17 - 116 Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (100-pin products)	
	Modification of description in 17.7.3 SNOOZE mode function	
	Addition of note in Figure 17 - 124 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)	
	Modification of Figure 17 - 125 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)	
	Modification of Figure 17 - 127 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)	
	Modification of Figure 17 - 131 Transmission Operation of LIN	
	Modification of Figure 17 - 132 Flowchart for LIN Transmission	
	Modification of Figure 17 - 133 Reception Operation of LIN	
	Modification of Figure 17 - 134 Flowchart of LIN Reception	
	Modification of Figure 18 - 1 Block Diagram of Serial Interface IICA	
	Modification of Figure 18 - 14 Format of IICA control register n1 (IICCTLn1)	
	Modification of figure and addition of caution 1 in Figure 18 - 14 Format of IICA control register n1 (IICCTLn1)	
	Addition of description in 18.3.6 IICA low-level width setting register n (IICWLn)	



(8/10)

		(8/10)
dition	Description	Chapter
Rev.1.10	Modification of description, cautions 1 and 2, and remark 2 in 18.4.2 Setting transfer clock by using IICWLn and IICWHn registers	CHAPTER 18 SERIAL INTERFACE IICA
	Modification of Figure 18 - 29 Flow When Setting WUPn = 1	
	Modification of Figure 18 - 30 Flow When Setting WUPn = 0 upon Address Match (Including Extension Code Reception)	
	Modification of Figure 18 - 31 When Operating as Master Device after Releasing STOP Mode other than by INTIICAn	
	Modification of description and remark 1 in 18.5.14 Communication reservation	
	Modification of note 1 and remark 1 in Figure 18 - 34 Communication Reservation Protocol	
	Modification of description in (2) under 18.5.14 Communication reservation	
	Modification of description in 18.5.15 Cautions	
	Modification of Figure 18 - 35 Master Operation in Single-Master System	
	Modification of Figure 18 - 36 Master Operation in Multi-Master System (1/3)	
	Modification of note and remark 1 in Figure 18 - 37 Master Operation in Multi-Master System (2/3)	
	Modification of Figure 18 - 39 Slave Operation Flowchart (1)	
	Modification of description in 18.5.17 Timing of I ² C interrupt request (INTIICAn) occurrence, (1) Master device operation, (c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission), (ii) When WTIMn = 1	
	Modification of description in 19.3.3 Subsystem clock supply option control register (OSMC)	CHAPTER 19
	Modification of Figure 19 - 24 Examples of LCD Drive Power Connections (Capacitor Split Method)	LCD
	Modification of remark in Figure 19 - 48 Eight-Time-Slice LCD Display Pattern and Electrode Connections	CONTROLLER/D RIVER
	Addition of description	CHAPTER 20 DATA TRANSFER CONTROLLER (DTC)
	Modification of Figure 20 - 3 Control Data Allocation	
	Addition of Table 20 - 4 Start Address of Control Data	
	Addition of Figure 20 - 4 Start Address of Control Data and Vector Table	
	Modification of caution in Figure 20 - 5 Format of Peripheral enable register 1 (PER1)	
	Modification of note 3 in Table 21 - 3 Correspondence Between Values Set to ELSELRn (n = 00 to	CHAPTER 21 EVENT LINK CONTROLLER (ELC)
	21) Registers and Operation of Link Destination Peripheral Functions at Reception	
	Modification of Table 21 - 4 Response of Peripheral Functions That Receive Events	
	Addition of caution 4 in 24.1 Standby function	CHAPTER 24
	Modification of description in 24.3.3 SNOOZE mode	STANDBY
	Modification of Table 24 - 4 Operating Statuses in SNOOZE Mode	FUNCTION
	Modification of Figure 24 - 8 When the Interrupt Request Signal is not Generated in the SNOOZE Mode	
	Deletion of caution in 25.1 Timing of Reset Operation	CHAPTER 25 RESET FUNCTION
	Modification of note 3 in Figure 26 - 3 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/3)	CHAPTER 26 POWER-ON- RESET CIRCUIT
	Modification of description in 27.1 Functions of Voltage Detector	CHAPTER 27
	Modification of description in 27.4.2 When used as interrupt mode	VOLTAGE DETECTOR
	Modification of description in 28.3.2 CRC operation function (general-purpose CRC)	CHAPTER 28 SAFETY FUNCTIONS



(9/10)

Edition	Description	(9/10) Chapter
Rev.1.10	Modification of description in 30.1.1 (3) 000C2H/010C2H	CHAPTER 30
	Addition of notes 3 and 4 in Figure 30 - 1 Format of User Option Byte (000C0H/010C0H)	OPTION BYTE CHAPTER 31
	Modification of Figure 30 - 4 Format of User Option Byte (000C2H/010C2H)	
	Modification of Table 31 - 1 Wiring Between RL78/L1A and Dedicated Flash Memory Programmer	
	Modification of figure and addition of note 1 in Figure 31 - 2 Communication with Dedicated Flash	FLASH MEMORY
	Memory Programmer	
	Modification of Table 31 - 2 Pin Connection	
	Addition of note in 31.3.6 Power supply	
	Modification of Figure 31 - 7 Setting of Flash Memory Programming Mode	
	Modification of title in 31.5 Processing Time for Each Command When PG-FP6 Is in Use (Reference Value)	
	Modification of Table 31 - 10 Processing Time for Each Command When PG-FP6 Is in Use (Reference Value)	
	Modification of caution 3 and remark 1 in 31.6 Self-Programming	
	Modification of Figure 31 - 10 Example of Executing Boot Swapping	
	Modification of caution 2 in 31.8.1 Data flash overview	
	Modification of description and caution 3 in 31.8.3 Procedure for accessing data flash memory	
	Modification of table and addition of note in Table 32 - 1 On-Chip Debug Security ID and addition of note	CHAPTER 32 ON-CHIP DEBUG FUNCTION
	Modification of 35.1 Absolute Maximum Ratings	CHAPTER 35
	Modification of 35.3.1 Pin characteristics	ELECTRICAL SPECIFICATION S (A: TA = -40 to +85°C)
	Deletion of note 16 in 35.3.2 Supply current characteristics	
	Modification of 35.5.1 (2) During communication at same potential (CSI mode) (master mode, SCKp internal clock output, corresponding CSI00 only)	
	Modification of remarks 2 and 3 in 35.5.1 (5) During communication at same potential (simplified I ² C mode)	
	Modification of 35.6.1 A/D converter characteristics	
	Modification of table and addition of note in 35.6.1 A/D converter characteristics	
	Addition of description in 35.6.4 Comparator	
	Modification of 35.6.5 Rail to rail operational amplifier characteristics	
	Modification of 35.6.7 Voltage reference	
	Modification of 35.6.8 1/2 AVDD voltage output, and the location of this chapter has been moved.	
	Addition of caution 2 in 35.7 Power supply voltage rising slope characteristics	
	Modification of note 2 in 35.8.3 Capacitor split method	
	Modification of 35.12 Timing Specs for Switching Modes	



(10/10)

Edition	Description	Chapter
Rev.1.11	"3-Wire Serial I/O" and "3-Wire Serial" were modified to "Simplified SPI"	Throughout
	The module name for CSI was changed to Simplified SPI	
	"wait" for IIC was modified to "clock stretch"	
	Addition of Note 1 in 1 Features	CHAPTER 1 OUTLINE
	Modification of Table 1-1 List of Ordering Part Numbers	
	Addition of Note in 4.4.4 Handling different potential (1.8 V, 2.5 V) by using I/O buffers	CHAPTER 4 PORT FUNCTIONS
	Addition of Note in CHAPTER 17 SERIAL ARRAY UNIT	CHAPTER 17 SERIAL ARRAY UNIT
	Addition of package drawing of PLQP0080KJ-A in 36.1 80-pin products	CHAPTER 36 PACKAGE DRAWINGS
	Addition of package drawing of PLQP0100KP-A in 36.2 100-pin products	
Rev.1.20	Modification of description in Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)	CHAPTER 8 REAL- TIME CLOCK 2
	Addition of description in 8.4.3 Reading real-time clock 2	
	Addition of Figure 8 - 23 Procedure for Reading Real-time Clock 2 (When the Alarm Interrupt is in Use)	
	Addition of description in 8.4.4 Writing to real-time clock 2 counter	
	Modification of caution 2 in Figure 8 - 24 Procedure for Writing Real-time Clock 2	
	Modification of cautions and remark in Figure 8 - 24 Procedure for Writing Real-time Clock 2	
	Addition of Figure 8 - 25 Procedure for Writing Real-time Clock 2 (When the Alarm Interrupt is in Use)	
	Modification of description in 20.5.1 Setting DTC registers and vector table	CHAPTER 20 DATA TRANSFER CONTROLLER (DTC)
	Modification of notes in 35.3.2 Supply current characteristics (TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, VSS = 0 V) (1/2)	CHAPTER 35 ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)
	Modification of notes and remarks in 35.3.2 Supply current characteristics (TA = -40 to +85°C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V) (2/2)	
	Modification of package drawing of PLQP0080KB-B in 36.1 80-pin products	CHAPTER 36
	Modification of package drawing of PLQP0100KB-B in 36.2 100-pin products	PACKAGE DRAWINGS

RL78/L1A User's Manual: Hardware

Nov 30, 2015 Mar 22, 2024 Publication Date: Rev.0.50

Rev.1.30

Published by: Renesas Electronics Corporation

RL78/L1A

