Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

RA78K0S Ver. 2.00

Assembler Package

Structured Assembler Language

Target Device 78K0S Microcontrollers

Document No. U17389EJ2V0UM00 (2nd edition)

Date Published August 2007

[MEMO]

Windows is either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.
Solaris is trademarks of Sun Microsystems, Inc.

- The information in this document is current as of August, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from the use of NEC Electronics products listed in this document or any
 other liability arising from the use of such products. No license, express, implied or otherwise, is granted under
 any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

INTRODUCTION

This manual has been written to help users obtain an accurate understanding of the coding method used for the structured assembler preprocessor (hereafter referred to as the "structured assembler") that is included in the RA78K0S Microcontrollers Assembler Package (hereafter referred to as "the RA78K0S").

This manual does not explain methods for using programs other than the structured assembler nor does it describe structured assembler operation methods.

Therefore, before reading this manual, read the RA78K0S Assembler Package User's Manual LANGUAGE (U17390E) and OPERATION (U17391E).

The contents of this manual are intended for use with Ver. 1.50 of the RA78K0S.

[Target Readers]

The RA78K0S is intended for users who understand the functions and instructions of the microcontroller to be developed (78K0S Microcontrollers).

Readers requiring a description of the 78K0S Microcontrollers should refer to the target chip's User's Manual.

[Organization]

This manual consists of the following chapters and appendixes:

CHAPTER 1 GENERAL

This chapter describes the functions (the role, etc.) of the structured assembler in software development for microcontrollers.

CHAPTER 2 SOURCE PROGRAM CODING METHODS

This chapter describes methods for source program configuration, coding syntax, and other principal rules and conventions concerning the coding of source programs.

CHAPTER 3 CONTROL STATEMENTS

Control statements are used to describe the "if~else~endif" indicators of the program structure.

This chapter describes control statement functions and coding methods.

CHAPTER 4 EXPRESSIONS

Assignments and arithmetic operations are entered as expressions.

This chapter describes expression functions and coding methods.

CHAPTER 5 DIRECTIVES

This chapter presents use examples in describing how to write and use structured assembler directives.

CHAPTER 6 CONTROL INSTRUCTIONS

This chapter presents use examples in describing how to write and use structured assembler control instructions.

APPENDIX A SYNTAX LISTS

This appendix presents a structured assembler syntax list.

APPENDIX B LISTS OF GENERATED INSTRUCTIONS

This appendix presents a list of instructions generated by the structured assembler.

The instruction sets are not detailed in this manual.

For these instructions, refer to the user's manual of the microcontroller to be developed.

[How to Read This Manual]

Those using an assembler for the first time are encouraged to read from CHAPTER 1 GENERAL of this manual.

Those who have a general understanding of assembler programs may skip this chapter.

However, all readers should read section "1.3 Before Starting Program Development".

[Conventions]

The following symbols and abbreviations are used throughout this manual:

:: Indicates that the same expression is repeated.

[]: Item(s) in brackets can be omitted.

': Characters enclosed in ' (quotation marks) will be listed as they appear.

" ": Characters enclosed in " " (double quotation marks) are titles of chapters, paragraphs, sections, diagrams or tables to which the reader is asked to refer.

___: Indicates an important point, or characters that are to be input in a usage example.

☐: Indicates one blank space.

 Δ : Indicates one or more blank or TAB.

∇: Indicates zero or more blanks or TABs (i.e. blanks may be omitted).

/: Indicates a break between characters.

~: Indicates continuity.

[

| Indicates pressing of the Return key.

Note: Footnote for item marked with **Note** in the text

Caution: Information requiring particular attention

Remark: Supplementary information

[Related Documents]

The documents related to this manual are listed below.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Document related to development tools (user's manuals)

Document Name		Document Number
CC78K0S Ver. 2.00 C Compiler	Operation	U17416E
	Language	U17415E
RA78K0S Ver. 2.00 Assembler Package	Operation	U17391E
	Language	U17390E
	Structured Assembly Language	This manual
SM+ System Simulator	Operation	U18601E
	User Open Interface	U18602E
SM78K Series Ver.2.52 System Simulator	Operation	U16768E
ID78K0S-NS Integrated Debugger Ver. 2.52	Operation	U16584E
ID78K0S-QB Integrated Debugger Ver. 3.00	Operation	U17287E
PM+ Ver. 6.30 Project Manager		U18416E

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of each document when designing your system.

[MEMO]

CONTENTS

```
CHAPTER 1 GENERAL ... 13
     1.1 Overview ... 13
     1.2 Overview of Functions ... 14
          1.2.1 Main Functions ... 14
          1.2.2 Flowchart of Program Development ... 15
     1.3 Before Starting Program Development ... 16
          1.3.1 Maximum performance ... 16
          1.3.2 Word symbols and byte symbols ... 17
          1.3.3 Definition of label ... 17
CHAPTER 2 SOURCE PROGRAM CODING METHODS ... 18
     2.1 Basic Configuration ... 18
     2.2 Elements ... 20
     2.3 Reserved Words ... 23
     2.4 Label Generation Rules ... 25
     2.5 Size Specification ... 26
     2.6 Data Sizes ... 27
     2.7 Comments ... 29
     2.8 Tool Information ... 30
     2.9 Output Results of Input Source Files by ST78K0S ... 31
CHAPTER 3 CONTROL STATEMENTS ... 32
     3.1 Control Statement Characters ... 32
     3.2 Nesting ... 33
     3.3 Register Specification ... 34
     3.4 Control Statement Functions ... 36
          3.4.1 Conditional branch ... 37
               Conditional branch if ... 37
               Conditional branch if bit ... 40
               Conditional branch switch ... 43
         3.4.2 Conditional loop ... 47
               Conditional loop for ... 47
               Conditional loop while ... 50
               Conditional loop while_bit ... 52
               Conditional loop until ... 54
               Conditional loop until bit ... 56
               Conditional loop break ... 57
               Conditional loop continue ... 58
               Conditional loop goto ... 59
     3.5 Conditional Expressions ... 60
          3.5.1 Comparison expressions ... 61
               Comparison expressions Equal ( == ) ... 63
               Comparison expressions NotEqual (!=) ... 66
               Comparison expressions LessThan (<) ... 69
               Comparison expressions GreaterThan ( > ) ... 72
               Comparison expressions GreaterEqual ( >= ) ... 75
               Comparison expressions LessEqual ( <= ) ... 78
               Comparison expressions FOREVER (forever) ... 81
         3.5.2 Test bit expressions ... 83
               Test bit expressions Positive logic (bit) ... 84
               Test bit expressions Negative logic (bit) ... 87
          3.5.3 Logical operations ... 90
               Logical operations Logical AND ( && ) ... 91
               Logical operations Logical OR ( || ) ... 94
```

```
CHAPTER 4 EXPRESSIONS ... 96
     4.1 Overview ... 96
     4.2 Assignment Statements ... 99
              Assignment statements Assign (=) ... 99
              Assignment statements IncrementAssign (+=) ... 104
              Assignment statements DecrementAssign ( -= ) ... 107
              Assignment statements LogicalANDAssign ( &= ) ... 110
              Assignment statements LogicalORAssign ( |= ) ... 113
              Assignment statements LogicalXORAssign ( ^= ) ... 116
              Assignment statements RightShiftAssign (>>=) ... 119
              Assignment statements LeftShiftAssign ( <<= ) ... 121
     4.3 Count Statements ... 123
              Count statements Increment (++) ... 123
              Count statements Decrement ( -- ) ... 125
     4.4 Exchange Statements ... 127
              Exchange statements Exchange ( <-> ) ... 127
     4.5 Bit Manipulation Statements ... 130
              Bit manipulation statements Set bit ( = ) ... 130
              Bit manipulation statements Clear bit ( = ) ... 133
CHAPTER 5 DIRECTIVES ... 136
     5.1 Overview ... 136
     5.2 Directive Functions ... 137
              #DEFINE ... 138
              #IFDEF / #ELSE / #ENDIF ... 140
              #INCLUDE ... 142
              #DEFCALLT ... 143
CHAPTER 6 CONTROL INSTRUCTIONS ... 144
     6.1 Overview ... 144
     6.2 Assembler Control Instructions ... 145
     6.3 Control Instruction Functions ... 147
              $PROCESSOR / $PC ... 148
              $KANJICODE ... 149
APPENDIX A SYNTAX LISTS ... 150
APPENDIX B LISTS OF GENERATED INSTRUCTIONS ... 154
APPENDIX C INDEX ... 165
```

LIST OF FIGURES

Figure No. Title, Page

- ST78K0S Function ... 14 Program Development Flowchart ... 15 1-2
- 3-1 Nesting example ... 33

LIST OF TABLES

Table No	o. Title, Page
1-1	Maximum Performance of ST78K0S 16
2-1	Structured Assembly Language Coding 18
2-2	Alphanumeric Characters 20
2-3	Special Characters 21
2-4	Invalid Characters 22
2-5	Reserved Word 23
2-6	Data Sizes 27
2-7	Output by ST78K0S 31
3-1	List of Control statements 36
3-2	Generated Instructions for switch Statements 45
3-3	Generated Instructions for Comparison Instructions 61
3-4	Comparison Expressions 62
3-5	Test Bit Expressions 83
3-6	Logical Operations 90
3-7	Generated Instructions (Control Statement in Lower Case Letters) for Logical AND 91
3-8	Generated Instructions (Control Statement in Upper Case Letters) for Logical AND 92
3-9	Generated Instructions for Logical OR 94
4-1	Assignment Statements 96
4-2	Count Statements 97
4-3	Exchange Statements 98
4-4	Bit Manipulation Statements 98
4-5	Generated Instructions for Assignments 103
4-6	Generated Instructions for Increment Assignments 106
4-7	Generated Instructions for Decrement Assignments 109
4-8	Generated Instructions for Logical AND Assignments 112
4-9	Generated Instructions for Logical OR Assignments 115
4-10	Generated Instructions for Logical XOR Assignments 118
4-11	Generated Instructions for Increment 124
4-12	Generated Instructions for Decrement 126
4-13	Generated Instructions for Exchange 129
4-14	Generated Instructions for Set Bit 132
4-15	Generated Instructions for Clear Bit 135
5-1	List of Directives 137
6-1	Control Instructions that Can Be Entered Only in Module Headers 145
6-2	Control Instructions that Are Recognized as the Module Body 146
6-3	Control Instruction List 147
6-4	Interpretation of Kanji Code 149
A-1	Control Statements 150
A-2	Conditional Expressions 151
A-3	Expressions 152
A-4	Directives 153
A-5	Control Instructions 153
B-1	Generated Instructions for Comparison Expressions 154
B-2	Generated Instructions for Test Bit Expressions 157
B-3	Generated Instructions for Logic Expressions 158
B-4	Expressions 161

CHAPTER 1 GENERAL

This chapter describes the functions (the role, etc.) of the structured assembler preprocessor in software development for microcontrollers.

1.1 Overview

The RA78K0S structured assembler preprocessor (ST78K0S) is a program in the "RA78K0S Assembler Package" that is used for software development of microcontrollers in the 78K0S Series.

The ST78K0S converts structured assembly statements such as "if~else~endif" and "for~next" into assembly language source. Control statements are used to enter "if~else~endif" and "for~next" descriptions.

As such, the ST78K0S offers the following three advantages.

- (1) Programs are easy to write
 - Each program structure can be written as is, which facilitates the development process from design to coding.
 - There is no need to consider label names for branching.
 - Transfer instructions that contain large amounts of code can be entered as assignment statements.
- (2) Programs are easy to read.
 - Program structure is easy to understand.
 - Operations and transfers between memory registers can be entered in a single statement.
 - Other programmer's programs are easy to read.
 - Program maintenance (revision) is easy.
- (3) Facilitates desktop debugging
 - Coding can be done on a one-to-one correspondence with the detail design, thus facilitating desktop debugging.

1.2 Overview of Functions

The ST78K0S analyzes various control statements, expressions, and directives within a structured assembler source program that are coded according to a specific language specification and outputs an assembler source that serves as an input source file for the assembler.

Structured statements can be output as comments and converted assembler instructions and ordinary assembly language can all be output as secondary source files.

Error messages are output when errors occur.

Figure 1-1 ST78K0S Function




1.2.1 Main Functions

- (1) Program coding is facilitated by an abundance of C-like control statements.
- (2) C-like assignment statements and assignment operators can be used in coding.
- (3) Control structures and assignment statements can be coded for bit processing.
- (4) It includes C-like symbol definition directives, conditional processing functions, and include directives.
- (5) Since it is the preprocessor that outputs assembler source, code optimization can be performed following conversion by the ST78K0S.
- (6) Using a directive that can be converted into a CALLT instruction, routines to be registered to the CALLT table can be determined following the development of a program.
- (7) Easy-to-read assembly lists can be created by changing the assembler source output position.

1.2.2 Flowchart of Program Development

Figure 1-2 shows a flowchart of program development.

Figure 1-2 Program Development Flowchart



Remark Obtain the device file by downloading it from the Online Delivery Service (ODS), which can be accessed from the following Website.

http://www.necel.com/micro/ods/eng/tool/DeviceFile/list.html

1.3 Before Starting Program Development

The maximum performance of the ST78K0S and points to be noted are described below.

1.3.1 Maximum performance

Table 1-1 Maximum Performance of ST78K0S

Item	Maximum value
Line length (not including LF or CR)	2048 characters
Number of symbols registered in #define directive (excluding reserved words)	512 symbols
Character length of symbol registerd in #define directive	31 characters
Nesting levels in control statement	31 levels
Nesting levels in #ifdef directive	8 levels
#defcallt directives	32
Nesting of #include directives	Not supported
Number of redefinitions by #define directive	31 times
Number of operands assigned in a series	33 (Note 1)
Logical operator operands	17 ^(Note 2)
Number of symbols defined by option "-d"	30
Number of include file paths specifiable by -i option	64

Notes 1. The maximum value is expressed as follows.

Up to 33 symbols and 32 equal (=) signs can be inserted.

Notes 2. The maximum value is expressed as follows.

expression 1&&expression 2&& ... &&expression 16&&expression 17

Up to 17 expressions and 16 "&&" (or "||") signs can be inserted.

1.3.2 Word symbols and byte symbols


The ST78K0S uses the last character in each user symbol to determine whether the corresponding symbol is a word symbol or a byte symbol. The default character for word symbols is "-scp", and it can be changed via the -sc option.

For details of the -sc option, see the RA78K0S Assembler Package Operation User's Manual.

< Example 1 >



< Example 2 > Start command for ST78K0S



1.3.3 Definition of label

When defining labels (symbol indicating address via assembler), be sure to enter the label definition on a separate line from the ST78K0S statement.

< Example of incorrect coding > SYMBOL: AX = #10H < Example of correct coding > SYMBOL: AX = #10H

CHAPTER 2 SOURCE PROGRAM CODING METHODS

This chapter describes coding methods for source programs etc.

2.1 Basic Configuration

Source programs consist of structured assembly language and (pure) assembly language.

For further description of assembly language, see the RA78K0S Assembler Package Language User's Manual. Each line (between two LFs) can contain up to 2048 characters.

The types of coding used in structured assembly language are listed below in Table 2-1.

Table 2-1 Structured Assembly Language Coding

Туре			Coding
-		Conditional branch	if ~ elseif ~ else ~ endif if_bit ~ elseif_bit ~ else ~ endif switch ~ case ~ default ~ ends
	Control statement	Conditional loop	for ~ next while ~ endw while_bit ~ endw repeat ~ until repeat ~ until_bit
ST78K0S		Other	break, continue, goto
statement		Assignment statement	Assign (=), assignment plus operation (+=, etc.), shift (rotate) assignment (>>=, etc.)
	Expression	Count statement	Increment (++), Decrement ()
		Exchange statement	Exchange (<->)
	Bit manipulation statement	Set bit (=), Clear bit (=)	
Conditional expression To ex		Comparison expression	==, !=, <, >, >=, <=
		Test bit expression	Bit symbol, !bit symbol
		Logical operation	Logical AND (&&), Logical OR ()

(1) Control statements

Control statements include "if ~ elseif ~ else ~ endif", "if_bit ~ elseif_bit ~ else ~ endif", and "switch ~ case ~ default ~ ends" statements that represent conditional branches, "for ~ next", "while ~ endw", "while_bit ~ endw", "repeat ~ until", and "repeat ~ until_bit" statements that represent conditional loops, and "break", "continue", and "goto" statements that represent loop exit processing. For details, see "CHAPTER 3 CONTROL STATEMENTS".

(2) Expressions

Expressions include assignment statements, count statements (increment and decrement), exchange statements, and bit manipulation statements. For details, see "CHAPTER 4 EXPRESSIONS".

(3) Conditional expressions

Conditional expressions include comparison expressions, test bit expression, and logical operations. For details, see "3.5 Conditional Expressions".

2.2 Elements

(1) Character set

Letters, numerals, and special characters can be used in source programs.

Table 2-2 Alphanumeric Characters

Na	me	Character
Numerals		0123456789
Letters	Upper case	ABCDEFGHIJKLMNOPQRSTUVWXYZ
Letters	Lower case	abcdefghijklmnopqrstuvwxyz

In the ST78K0S, only the first character in control statements are case-sensitive. Any lower case letters that appear after the first character are converted to upper case letters. However, secondary source files are output using the case specifications in which they were entered.

Table 2-3 Special Characters

Character	Name	Use	
?	Question mark	Character used as letter	
@	Unit price symbol	Character used as letter	
_	Underlining	Character used as letter	
	White space	Delimiter symbol for phrases	
HT	Horizontal tab	Character used as white space	
,	Comma	Delimiter symbol for operands	
	Period	Bit position symbol for bit symbols	
п	Double quotation mark	Specification character for #INCLUDE directive's disk- type file names	
1	Single quotation mark	Symbol used to mark start and end of character constant	
+	Plus symbol	Positive sign or increment operation	
-	Minus symbol	Negative sign or decrement operation	
&	Ampersand	Logical AND operator	
	Separator symbol	Logical OR operator	
^	Upward arrow symbol	Exclusive OR operator	
(Left parenthesis	Change in operation sequence or expression in control	
)	Right parenthesis	statement	
=	Equal symbol	Assignment operator, comparison operator	
:	Colon	Delimiter symbol for labels	
;	Semicolon	Comment start symbol or delimiter symbol in control statement expressions	
#	Sharp symbol	First character in ST78K0S directive or immediate display symbol	
\$	Dollar sign	Location or counter value Display symbol in control instruction	
!	Exclamation point	Direct addressing specification symbol, negation display symbol	
<	Not equal (less than) symbol		
>	Not equal (more than) symbol	Comparison operator	
\	Back slash	Directory specification symbol	
[Left bracket	Indirect address specification symbol	
]	Right bracket		
LF	Line feed	End of line symbol	
	1	<u>l</u>	

An error will occur if any of the following Invalid Characters are entered.

Table 2-4 Invalid Characters

Туре	ASCII code
Illegal characters	00H to 08H, 0BH, 0CH, 0EH to 1FH, 7FH
Unrecognized special characters	% (25H), ' (60H), { (7BH), } (7DH), ⁻ (7EH)
Other characters	80H ~ 0FFH

When an illegal character is entered, an error occurs and each illegal character is replaced by a period (.) when a secondary file is output.

However, invalid characters can be used in comments.

(2) Identifiers

Identifiers are names that are attached to numerical data, addresses, etc.

Identifiers are used to make the contents of source programs easier to identify.

Use #define statements to define details of identifiers (see also "5.2 Directive Functions").

(3) Symbols

The last character in the symbol name determines whether the ST78K0S generates a byte access instruction or a word access instruction. The default setting is P (pair), which can be changed via the -sc option.

All character strings other than reserved word symbols can be handled as user symbols. All alphanumeric characters and all other characters that can be established as English alphabet characters can be used as user symbols.

(4) Constants

Structured assembly language does not include any constants. However, assembly language constants can be output as is to secondary files (for details of assembly language constants, refer to the RA78K0S Assembler Package Language User's Manual.

(5) Expressions

Expressions are constants, special characters, and symbols that are combined using operators (for details of assembly language expressions, see the RA78K0S Assembler Package Language User's Manual. Be sure to enclose in parentheses any symbols that are separated by white spaces within an assembly language expression.

< Examples >

- Coding method for assembler

```
MOV A , # ( SYM AND OFFH )
MOV A , LABEL + 1
```

- Coding method for ST78K0S structured assembler source program

```
A = # ( SYM AND OFFH )
A = ( LABEL + 1 )
```

2.3 Reserved Words

Table 2-5 lists reserved words in structured assembly language.

For information on instructions and sfr symbols, see the target device's User's Manual.

Table 2-5 Reserved Word

Туре	Reserved word
Control statements	IF, IF_BIT, ELSEIF, ELSEIF_BIT, ELSE, ENDIF
	SWITCH, CASE, DEFAULT, ENDS
	FOR, NEXT
	WHILE, WHILE_BIT, ENDW
	REPEAT, UNTIL, UNTIL_BIT
	BREAK, CONTINUE, GOTO
Directives	DFINE
	IFDEF, ELSE, ENDIF
	INCLUDE
	DEFCALLT, ENDCALLT
Operators	++,
	=, +=, -=, *=, /=, &=, =, ^=, <<=, >>=, <->
	==, !=, <, >=, >, <=, FOREVER
Assembler operators	MOD, NOT
	AND, OR, XOR
	EQ, NE, GT, GE, LT, LE
	SHL, SHR
	HIGH, LOW, BANKNUM
	DATAPOS, BITPOS, MASK

Table 2-5 Reserved Word

Туре	Reserved word
Assembler control	PROCESSOR, PC
instructions	DEBUG, NODEBUGA, NODEBUGA, DG, NODG
	XREF, XR, NOXREF, NOXR
	TITLE, TI
	SYMLIST, NOSYMLIST
	FORMFEED, NOFORMFEED
	WIDTH, LENGTH
	TAB
	KANJICODE
	IC
	EJECT, EJ
	LIST, LI, NOLIST, NOLI
	GEN, NOGEN
	COND, NOCOND
	SUBTITLE, ST
	SET, RESET
	_IF, _ELSEIF, IF, ELSEIF, ELSE, ENDIF
Registers	CY, Z
	A, X, B, C, D, E, H, L
	R0, R1, R2, R3, R4, R5, R6, R7
	PSW
	AX, BC, DE, HL
	RP0, RP1, RP2, RP3
	SP
Other	DGS, DGL, TOL_INF, SJIS, EUC, NONE

2.4 Label Generation Rules

When using control statements in assembler language instructions, the ST78K0S generates labels for branch instructions.

Labels generated by the ST78K0S have the format "?Ldddd".

The "dddd" represents a decimal value of 1 or more, output with suppression of zeros and left alignment. Therefore, do not enter any labels using this "?Ldddd" format.

2.5 Size Specification

Size specifications can be made to change the data size of symbols entered in the left or right sides of an assignment expression or a conditional expression or case symbols in switch statements.

(1) Description format

(Δ size specification character Δ)

(2) Function

- If the size character is either "B" or "b", the data size is changed to bytes.

(3) Description

- An error will occur if the size specification character is incorrect.
- An error will occur if a size specification is entered in an assignment expression or a conditional expression which does not support size specifications.
- If a size specification is made to a register, coding can only be done using the same specification. The data size cannot be changed. If the data size is different, an error will occur.
- When specifying a user symbol, be sure to change the data size to the specified data size.
- If a size specification has been entered for a direct access specification symbol or an indirect access specification symbol or for immediate data, the size specification will be ignored and the data size will not be changed.
- Word access cannot be specified in size specifications.

2.6 Data Sizes

The ST78K0S checks the data size of symbols. This is because the symbols differ according to the instruction being generated. However, the ST78K0S allows the assembler to determine whether or not the symbol definitions and constants are entered correctly.

The data sizes checked by the ST78K0S are listed below.

Table 2-6 Data Sizes

Symbol in Generated Instruction Table	Description
а	CY
b	Bit symbols (except [HL]. β) This ST78K0S recognizes bit sfrs and symbols entered using the format " α , β " as bit symbols. Items that can be entered as " α " include byte user symbols, word user symbols, byte-specified user symbols, sfrs, A, PSW, and constants. Items that can be entered as " β " include byte user symbols, word user symbols, and constants.
С	[HL]. β Items that can be entered as " β " include byte user symbols, word user symbols, and constants.
d	Byte user symbols
е	Byte-specified user symbols, sfrs that overlaps saddr
f	A
g	Byte registers (except A, R0, and R1)
h	R0
i	R1
j	sfr
k	PSW
I	Word user symbols
m	sfrp that overlaps saddrp
n	AX
0	Word register (except AX and RP0)
р	RP0
q	sfrp
r	SP
s	Direct access specification symbols These are symbols that are specified using the format "!addr". Byte user symbols, word user symbols, constants, and \$ can be entered as "addr".
t	Indirect access specification symbols These are symbols that are specified using the format "[HL]" and "[HL + byte]". Byte user symbols, constants, and \$ can be entered as "byte".

Table 2-6 Data Sizes

Symbol in Generated Instruction Table	Description
u	Special indirect access specification symbols These are symbols that are specified using the format "[DE]".
V	Immediate data These are symbols that are specified using the format "#date". Byte user symbols, word user symbols, constants, and \$ can be entered as "date".

2.7 Comments

Any character string that appears after a semicolon (;) until the next line feed (LF) is regarded as a comment statement, which is not processed but is simply output to a secondary file. Comment statements can be entered at any position in a line of code.

However, since semicolons are used between parentheses as expression delimiters in the "for ~ next" syntax, the two semicolons that are entered between parentheses are not regarded as the start of a comment statement.

All of the characters listed under "2.2 (1) Character set" can be used in comments.

Processing of illegal characters does not occur when the illegal characters are included in a comment or comment statement.

2.8 Tool Information

The ST78K0S outputs tool information.

If an input source file contains tool information that has been output by the ST78K0S, the "\$" character at the start of the information is replaced with ";".

The output position is the end of the module header. The only types of statements that can be entered in module headers are assembler control instructions, comment statements, and line feeds.

(1) Output format

```
$TOL_INF 2FH , second parameter , third parameter , 0FFFFH
```

2FH indicates that it is tool information output by the ST78K0S preprocessor.

The second parameter indicates the version number of this preprocessor.

The version number is output either as a hexadecimal value or, if the value is not converted, as the decimal number image that was shown at startup.

< Example >

Version number 3.10 -> 310H

The third parameter is used to indicate this preprocessor's error messages.

0H: Normal end

1H: Fatal error, exited2H: Warning, exited

3H: Fatal error and warning, exited

OFFFFH indicates language-related information. This is a fixed value for this preprocessor.

2.9 Output Results of Input Source Files by ST78K0S

Input source files are output as follows by the ST78K0S.

Table 2-7 Output by ST78K0S

Input source program file	Secondary source program file
ST78K0S control statements ST78K0S expression statements	Output as comments
ST78K0S directives	Not output
#INCLUDE	Outputs include contents
Source alias set by #IFDEF	Not output
Comments	Output as comments
Other lines	Output as is

CHAPTER 3 CONTROL STATEMENTS

This chapter presents examples in describing control statement functions.

Control statements are used to structurally code the flow of program control (see also "3.4 Control Statement Functions").

3.1 Control Statement Characters

The instruction generated by a control statement differs fundamentally depending on whether upper case or lower case letters are used in the control statement. For example, the different statement sizes between "if ~ endif" and "IF ~ ENDIF" can preclude direct branching via the conditional branch instruction generated by processing of the condition expression.

However, ensuring that the statement will always be branched correctly has the disadvantage of reducing the program's efficiency as an object.

As a solution to this problem, the user is able to set upper or lower case in order to improve the object efficiency rate. If there is no need to improve the object efficiency rate, the user can omit changing the character size as long as coding uses upper case letters.

Since control statements generate conditional branch instructions, be sure to specify whether or not the relative address is within 128 bytes.

In control statements, "if" and "elseif" are reserved words. The ST78K0S determines whether the first character in a control statement reserved word is an upper case or lower case letter.

IF, If: First letter is upper case, so coding is determined as upper case. if, iF: First letter is lower case, so coding is determined as lower case.

If entered in upper case: branches using a combination of conditional branch instruction and BR directive.

If entered in lower case: branches directly using a conditional directive.

Paired control statements (such as "if, else, endif") can have mixed upper case and lower case letters. In other words, it is possible to enter one as "IF ~ else ~ ENDIF".

3.2 Nesting

Control statements can be nested. Generally, up to 31 nesting levels are allowed. However, control statements cannot be intersected.

Figure 3-1 Nesting example

< Example of incorrect coding >

```
while ( A < B )

if ( A == #4 )

break ;

endw

endif _______

Error occurs due to intersecting.
```

< Example of correct coding >

3.3 Register Specification

(1) Description format

([Δ] [=] [Δ] register name [Δ])

- (2) Function
 - If a register is specified immediately after a comparison expression
 After the instruction to transfer the left side to the specified register, a comparison expression is generated to compare the specified register with the right side.

< Example >

Output source	Input source
CMP SYM1 , #5 BZ \$?L1 CMP SYM2 , #0 BC \$?L1 MOV A , SYM3 CMP A , #80H BNC \$?L1	if (SYM1 != #5 && SYM2 >= #0&&SYM3 < #80H (A))
?L1 :	endif

If a register is specified after a control statement
 During the generated of each comparison expression, after the instruction for transferring the left side to the specified register is generated, a comparison expression is generated to compare the specified register with the right side.

< Example >

Output source	Input source
MOV A , R4 CMP A , #5 BZ \$?L2 MOV A , R2 CMP A , #0 BC \$?L2 MOV A , R3 CMP A , #80H BNC \$?L2 ?L2 :	if (R4 != #5 && R2 >= #0 && R3 <# 80H) (A) endif

- If both (a) and (b) are specified

The register specification that immediately follows a comparison expression takes priority. After the instruction for transferring the left side to the specified register is generated, a comparison expression is generated to compare the specified register with the right side.

As for an expression in which there is no register specification immediately after a comparison expression, after the instruction for transferring the left side to the specified register is generated according to the register specification following the control statement, a comparison expression is generated to compare the specified register with the right side.

< Example >

Output source	Input source
MOV A , DATA1 CMP A , #5 BZ \$?L3 MOV A , DATA2 CMP A , #0 BC \$?L3 MOV A , DATA3 CMP A , #80H BNC \$?L3	if (DATA1!=#5 && DATA2 >=#0 (A) && DATA3<#80H) (A)
?L3 :	endif

(3) Description

- Register specifications can be used in if statements, elseif statements, switch statements, for statements, while statements, and until statements. However, if the conditional expression is a bit expression, any register specified in the control statement is ignored.
- For a list of register names, see Table 2-5.
 sfr specifications can also be entered.
- The processing for an assignment statement within a for statement is the same as for comparison expressions.

3.4 Control Statement Functions

The following pages describe the functions of the various control statements.

The use examples show as comment statements the source files to which generated instructions are input.

Table 3-1 List of Control statements

Туре	Description	Remark
Conditional branch	if ~ elseif ~ else ~ endif	
	if_bit ~ elseif_bit ~ else ~ endif	
	switch ~ case ~ default ~ ends	
Conditional loop	for ~ next	Repetition of increment specification
	while ~ endw	Repetition of conditional expression testing before processing
	while_bit ~ endw	Repetition of conditional expression testing before processing
	repeat ~ until	Repetition of conditional expression testing after processing
	repeat ~ until_bit	Repetition of conditional expression testing after processing
	break	Extraction of loop block
	continue	Repetition of loop block
	goto	Escape to go to exception processing

3.4.1 Conditional branch

Conditional branch if

(1) if ~ elseif ~ else ~ endif

[Description format]

[Function]

- if ~ endif

The if block is executed if conditional expression 1 is true.

The if block may occupy several lines.

- if ~ else ~ endif

The if block is executed if conditional expression 1 is true and the else block is executed if it is false.

The if block and else block may occupy several lines.

- if ~ elseif ~ else ~ endif

Several elseif blocks can be written for a single if statement.

If conditional expression 1 is true, the if block is executed. If it is false, conditional expression 2 is tested.

If conditional expression 2 is true, the elseif block is executed. If it is false, the condition of any other elseif that exists prior to the next endif is tested. If there is no elseif, the else block is executed.

The if block, elseif block, and else block may occupy several lines.

[Description]

- Comparison expressions, logic expressions, and test bit expressions can be entered in conditional expressions. If a register name is specified, the specified register is used when testing conditions.

For details of comparison expressions and logic expressions, see "3.5 Conditional Expressions".

- if ~ else ~ endif is used when coding two branches for a condition.
- if ~ elseif ~ else ~ endif is used when coding several branches for a certain range of values. This differs from a switch statement in that the statement contains a range of values.
- elseif statements and else statements can be omitted and several elseif statements can be entered.

[Generated instructions]

- (1) Processing of if (conditional expression)
 - Generates an instruction to test the condition of the conditional expression.
 - Generates a branch instruction to branch to an elseif block or else block if the condition is not met.
- (2) Processing of elseif (conditional expression)
 - Generates a branch instruction to an endif statement.
 - Generates a label for the branch instruction generated by an if statement.
 - Generates an instruction to test the condition of the conditional expression.
 - Generates a branch instruction to branch to an elseif block or else block if the condition is not met.
- (3) Processing of else
 - Generates a branch instruction to an endif statement.
 - Generates a label for the branch instruction generated by an if statement or elseif statement.
- (4) Processing of endif
 - Generates a label for the branch instruction generated by an if statement, elseif statement, or else statement.
- (5) Additional description
 - These blocks can be mixed with elseif_bit.

[Use examples]

(1) When entered in lower case letters

	Oı	utput source	Input source
	CMP	A , #0	if (A == #0)
	BNZ	\$?L1	
	BF	TFLG.0 , \$?L2	CY = TFLG.0
	SET1	CY	
	BR	?L3	
?L2 :			
	CLR1	CY	
?L3 :			
	MOVW	AX , #0FFH	AX = #0FFH
	BR	?L4	
?L1 :			else
	MOVW	BC , #0A00H	BC = #0A00H
?L4 :	- 7		endif

	Οι	utput source	Input source
	CMP BZ BR	A , #0 \$?L5 ?L6	IF (A == #0)
?L5 :			
	BF SET1 BR	TFLG.0 , \$?L7 CY ?L8	CY = TFLG.0
?L7 :			
	CLR1	CY	
: 8T:			
	MOVW BR	AX , #0FFH ?L9	AX = #0FFH
?L6 :		U.O O.O	ELSE
?L9 :	MOVW	BC , #0A00H	BC = #0A00H ENDIF

Conditional branch if_bit

(2) if_bit ~ elseif_bit ~ else ~ endif

[Description format]

[Function]

- if_bit ~ endif

If conditional expression 1 is true, the if_bit block is executed.

The if_bit block may occupy several lines.

- if_bit ~ else ~ endif

The if_bit block is executed if conditional expression 1 is true and the else block is executed if it is false.

The if_bit block and else block may occupy several lines.

- if bit ~ elseif bit ~ else ~ endif

If conditional expression 1 is true, the if_bit block is executed. If it is false, conditional expression 2 is tested.

If conditional expression 2 is true, the elseif_bit block is executed. If it is false, the condition of any elseif_bit that exists before the next endif is tested.

If there is no elseif_bit, the else block is executed.

The if_bit block, elseif_bit block, and else block may occupy several lines.

- Additional description

These blocks can be mixed with elseif.

[Description]

- Test bit expressions are entered as conditional expressions 1 and 2.

For details of test bit expressions, see "3.5 Conditional Expressions".

- if_bit ~ else ~ endif is used when coding two branches for a condition.

if_bit ~ elseif_bit ~ else ~ endif is used when checking several bit symbols for multiple branches.

- elseif_bit statements and else statements can be omitted and several elseif_bit statements can be entered.

[Generated instructions]

- (1) Processing of if_bit (bit condition)
 - Generates a true/false instruction for a bit condition.
- (2) Processing of elseif_bit (bit condition)
 - Generates a branch instruction to an endif statement.
 - Generates a label for the branch instruction generated by an if_bit statement.
 - Generates a true/false instruction for a bit condition.
- (3) Processing of else
 - Generates a branch instruction to an endif statement.
 - Generates a label for the branch instruction generated by an if_bit statement or elseif_bit statement.
- (4) Processing of endif
 - Generates a label for the branch instruction generated by an if_bit statement, elseif_bit statement, or else statement.

[Use examples]

(1) When entered in lower case letters

	Οι	utput source	Input source
	BT	TRFG.0 , \$?L1	if_bit (!TRFG.0)
	SET1	PRTYFLG.3	PRTYFLG.3=1
	BR	?L2	
?L1 :			elseif_bit (PGF.0)
	BF	PGF.0 , \$?L3	
	MOVW	BC , #0FFH	BC = #0FFH
	BR	?L2	
?L3 :			else
	VOM	A , # (FG SHR 6)	H = # (FG SHR 6) (A)
	VOM	н, А	
	BF	PGF.0 , \$?L4	CY = PFG.0
	SET1	CY	
	BR	?L5	
?L4 :			
	CLR1	CY	
?L5 :			
	CLR1	BUSYFG.2	BUSYFG.2 = 0
?L2 :			endif

	Οι	utput source	Input source
	BF BR	TRFG.0 , \$?L6 ?L7	IF_BIT (!TRFG.0)
?L6 :			
	SET1	PRTYFLG.3	PRTYFLG.3 = 1
	BR	?L8	
?L7 :			ELSEIF_BIT (PGF.0)
	BT	PGF.0 , \$?L9	
	BR	?L10	
?L9 :			
	MOVW	BC , #0FFH	BC = #0FFH
	BR	?L8	
?L10 :			ELSE
	MOV	A , # (FG SHR 6)	H = # (FG SHR 6) (A)
	MOV	н , А	
	BF	PFG.0 , \$?L11	CY = PFG.0
	SET1	CY	
	BR	?L12	
?L11 :			
	CLR1	CY	
?L12 :			
	CLR1	BUSYFG.2	BUSYFG.2 = 0
?L8 :			ENDIF

Conditional branch switch

(3) switch ~ case ~ default ~ ends

[Description format]

[Function]

- If the value of the case symbol matches the case constant, the specified statement is executed.
- If the value of the case symbol does not match any case constant and a default statement has been entered, the default statement is executed.
- Normally, a break statement must be entered to skip a switch block.

[Description]

- The possible specifications for "case symbol" depend on the assembly language of the target device.
- If a break statement is not entered, a comparison instruction is executed for the next case statement.
- Constants can be expressed as binary, octal, decimal, hexadecimal, or character string constants.
 However, since the ST78K0S recognizes constants as character strings, be careful to use only constants that the assembler can recognize as such.
- The case symbol is transferred to the specified register only when a register specification has been made.

[Generated instructions]

- (1) Processing of switch statement
 - (a) If a register has not been specified, the case symbol is tested and, when necessary, a transfer instruction to A or AX is generated.
 - (b) If a register has been specified, the case symbol is transferred to the specified register. However, an error occurs if a comparison instruction cannot be generated. For details, see Table 3-2.
- (2) Processing of case statement
 - (a) Labels are generated from branch processing from other case statements.
 - (b) CMP or CMPW is generated, and if the specified constant does not match, a branch instruction for another case statement, default statement, or ends statement is generated.

?LTRUE: Branch destination label when specified constant matches

?LFALSE: Branch destination label when specified constant does not match

- If the case statement is expressed in lower case letters and a register specification has not been made in the switch statement

```
CMP ( W ) case symbol , #case constant
BNZ $?LFALSE
```

- If the case statement is expressed in lower case letters and a register specification has been made in the switch statement

```
CAMP ( W ) specified register , #case constant
BNZ $?LFALSE
```

- If the case statement is expressed in upper case letters and a register specification has not been made in the switch statement

```
CMAP ( W ) case symbol , #case constant
BZ $?LTRUE
BR ?LFALSE
?LTRUE:
```

- If the case statement is expressed in upper case letters and a register specification has been made in the switch statement

```
CAMP ( W ) specified register , #case constant
BZ $?LTRUE
BR ?LFALSE
?LTRUE :
```

(3) Processing of default statement

Generates a label for the branch instruction from the case statement

(4) Processing of ends statement

Generates a label for the branch instruction from the case statement or break statement

Table 3-2 Generated Instructions for switch Statements

		Without register					With	regis	ter sp	ecific	ation				
	Case symbol	specifica tion	а	b	f	g	h	i	j	k	n	0	р	q	r
а	CY														
b	Bit symbol														
С	[HL].β														
d	Byte user symbol	*3			*1						*2				
е	Byte data	*3			*1										
f	Α	*3													
g	Byte register	*1			*1										
h	R0	*1			*1										
i	R1														
j	sfr	*1			*1										
k	PSW	*1			*1										
I	Word user symbol				*1						*2				
m	Word data	*2									*2				
n	AX	*3													
0	Word register	*2									*2				
р	RP0														
q	sfrp														
r	SP	*2									*2				
s	Direct access symbol	*1			*1										
t	Indirect access symbol	*1			*1										
u	[DE]	*1			*1										
٧	Immediate symbol	*1			*1						*2				

*1: Generates MOV instruction

*2: Generates MOVW instruction

*3: Does not generate transfer instruction

Empty columns indicate errors.

[Use examples]

(1) When entered in lower case letters

	Ou	tput source	Input source
	MOV	A , R0	SWITCH (R0)
	CMP	A , #1	case 1 :
	BNZ	\$?L1	
	BF	P1.0 , \$?L2	if_bit (P1.0)
	BTM.3		BTM.3
?L2 :			endif
	BR	?L3	break
?L1 :			case 2 :
	CMP	A , #2	
	BNZ	\$?L4	
	BR	?L3	break
?L4 :			case 3 :
	CMP	A , #3	
	BNZ	\$?L5	
	BR	?L3	break
?L5 :			default :
?L3 :			ENDS

	Ou	tput source	Input source
	MOV CMP BZ BR	A , R0 A , #1 \$?L6 ?L7	SWITCH (R0) CASE 1 :
?L6 :	BF BTM.3	P1.0 , \$?L8	if_bit (P1.0) BTM.3 endif
?L7 :		A , #2	break CASE 2 :
?L10 :	BZ BR	?L11	break
?L11 :	BR CMP BZ BR	?L9 A , #3 \$?L12 ?L13	CASE 3 :
?L12 : ?L13 : ?L9 :		;L13	break DEFAULT : ENDS

3.4.2 Conditional loop

Conditional loop for

(4) for ~ next

[Description format]

```
[ \Delta ] for [ \Delta ] ( [ expression 1 ] ; [ expression 2 ] ; [ expression 3 ] ) [ \Delta ] [ ( register specification ) ] Instruction group [ \Delta ] next
```

[Function]

- The initial value is set by expression 1 and the statement and expression 3 are executed as long as the conditional expression in expression 2 is met. Usually, expression 3 is an Increment (++) or Decrement (--
 - -) operation.

The meaning is similar to the example shown below.

```
Expression 1
while (expression 2)
    Instruction group
    Expression 3
endw
```

[Description]

- (1) Be sure to note that the similar example shown above does not apply to generated instructions.
- (2) The following are entered in expression 1, expression 2, and expression 3.

```
Expression 1 : Initial value setting (assignment expression)
```

Expression 2: Conditional expression

Expression 3: Increment or decrement expression

- (3) Assignment operators and exchange statements can be entered in expression 1 or expression 3, but when doing so, the conversion output should be checked and modified if necessary.
- (4) It is possible to omit expression 1, expression 2, or expression 3. However, if expression 2 is omitted, an endless loop will occur.
- (5) "forever" can be entered in a conditional expression.
- (6) Since expression 2 and expression 3 control for ~ next, the contents of these expressions should not be changed by an executable statement. Changing these contents can result in faulty operation.

[Generated instructions]

- (1) Processing of for statement (expression 1; expression 2; expression 3)
 - (a) Generates instruction for expression 1. If a register name has been specified, the specified register is used for assignments and comparisons.
 - (b) Generates a branch instruction to the statement that tests expression 2's conditions.
 - (c) Generates a label for the branch instruction generated by a next statement.
 - (d) Generates a label for the branch instruction generated at (b).
 - (e) Generates a condition testing instruction for expression 2.
- (2) Processing of next statement
 - (a) Generates a branch instruction to the label generated via for statement processing (c).
 - (b) Generates a label for the branch instruction for skipping a for block.
 - (c) Generates an instruction for expression 3's assignment expression.
- (3) Additional description

The following method is recommended for more effective use of for ~ next statements.

- Use saddr instead of a register name as the control variable in expression 1 and expression 3.
- When specifying a register, specify either A or AX.
- When executing a loop for at least 256 repetitions, nest a for statement and use two saddr variables as the control variables.

Remark The above method is recommended because of the limited range of symbols that can be entered as operands in order to output CMP or CMPW as generated instructions for the conditional expression in expression 2.

[Use examples]

(1) When entered in lower case letters

	0	utput source	Input source
?L1 :	MOV	i , #OH	for (i = #0H ; i < #0FFH ; i++)
	CMP BNC CALL NC BR	i , #0FFH \$?L2 !XXX i ?L1	CALL !XXX
?L2 :			next

	0	utput source	Input source
?L3 :	MOV	i , #0H	FOR (i = #0H ; i < #0FFH ; i++)
	CMP BC BR	i , #0FFH \$?L4 ?L5	
?L4 :	CALL INC BR	!XXX i ?L3	CALL !XXX
?L5 :			NEXT

Conditional loop while

(5) while ~ endw

[Description format]

[Function]

- The instruction group is repeatedly executed as long as the conditional expression remains true.

[Description]

- It is possible to enter comparison expressions, logic expressions, test bit expressions, and "forever" as conditional expressions.
 - If "forever" is entered, the result is an endless loop.
- As the register name, specify the register used in the comparison expression or logic expression entered as "(conditional expression)".
- Since the conditional expression is tested before the instruction group is executed, if the first conditional expression is found to be false, the instruction group is not executed even once.

[Generated instructions]

- (1) Processing of while (conditional expression) statement
 - Generates a label for the branch instruction generated by endw.
 - Generates a condition testing instruction. If a register name has been specified, the specified register is used when generating the condition testing instruction.
 - Generates a branch instruction for removing the while (conditional expression) statement from the while block when the condition tests as false.

(2) endw

- Generates a branch instruction for an execution loop.
- Generates a label for the branch instruction that is used to remove endw from the while block.

[Use examples]

(1) When entered in lower case letters

	0	utput source	Input source
?L1 :	CMPW BNC MOV INCW BR	AX , #0FFFH \$?L2 B , #0FH HL ?L1	while (AX < #0FFFH) B = #0FH HL++
?L2 :			endw

	0	utput source	Input source
?L3 :	CMPW BC	AX , #0FFFH \$?L4	WHILE (AX < #0FFFH)
?L4 :	MOV NCW BR	B , #0FH HL ?L3	B = #0FH HL++
?L5 :			ENDW

Conditional loop while_bit

(6) while_bit ~ endw

[Description format]

```
[ \Delta ] while_bit [ \Delta ] ( bit condition ) 
 Instruction group 
 [ \Delta ] endw
```

[Function]

- The instruction group can be executed as long as the bit condition is true.

[Description]

- Since the bit condition is tested before the instruction group is executed, if the first bit condition is found to be false, the instruction group is not executed even once.

[Generated instructions]

- (1) Processing of while_bit (bit condition) statement
 - Generates a label for the branch instruction generated by endw.
 - Generates an instruction for testing the bit condition as true or false.
 - Generates a branch instruction for removing the while_bit statement from the while_bit ~ endw block when the bit condition tests as false.
- (2) Processing of endw
 - Generates a branch instruction for an execution loop.
 - Generates a label for the branch instruction that is used to remove endw from the while_bit block.

[Use examples]

(1) When entered in lower case letters

	С	Output source	Input source
?L1 :			while_bit (!TRFG.0)
	BT	TRFG.0 , \$?L2	
	MOV	A , PORT1	A = PORT1
	CMP	A , #04H	if (A == #04H)
	BNZ	\$?L3	
	MOV	X , #0FFH	X = #0FFH
	BR	?L4	
?L3 :			else
	CLR1	PFG.0	PFG.0 = 0
?L4 :			endif
	BR	?L1	
?L2 :			endw

	0	utput source	Input source
?L5 :			WHILE_BIT (!TRFG.0)
	BF	TRFG.0 , \$?L6	
	BR	?L7	
?L6 :			
	MOV	A , PORT1	A = PORT1
	CMP	A , #04H	if (A == #04H)
	BNZ	\$?L8	
	MOV	X , #0FFH	X = #OFFH
	BR	?L9	
?L8 :			else
	CLR1	PFG.0	PFG.0 = 0
?L9 :			endif
	BR	?L5	
?L7 :			ENDW

Conditional loop until

(7) repeat ~ until

[Description format]

[Function]

- The instruction group is repeatedly executed as long as the conditional expression remains true.

[Description]

- It is possible to enter comparison expressions, logic expressions, test bit expressions, and "forever" as conditional expressions.
 - If "forever" is entered, the result is an endless loop.
- As the register name, specify the register used in the comparison expression or logic expression entered as "(conditional expression)".
- The conditional expression is tested after the instruction group is executed. Therefore, if the first conditional expression is found to be true, the instruction group is executed once.

[Generated instructions]

- (1) Processing of repeat statement
 - Generates a label for the branch instruction generated by until.
- (2) Processing of until (conditional expression) statement
 - Generates a condition testing instruction for the conditional expression.
 - Generates a branch instruction for the label that was generated by repeat in order to execution the instruction group during repeat ~ until and while the conditional expression tests as false. If the conditional expression tests as true, the until statement is removed from the repeat block.

[Use examples]

(1) When entered in lower case letters

Output source			Input source
?L1 :	MOVW	AX , BC	repeat AX = BC
		·	
	CMP	ABC , #0CH	if (ABC == #0CH)
	BNZ	\$?L2	
	CALL	! XXX	CALL !XXX
?L2 :			endif
	INC	CNT	CNT++
	CMP	CNT , #0FFH	until (CNT == #0FFH)
	BNZ	\$?L1	, , , , , , , , , , , , , , , , , , , ,

	0	utput source	Input source
?L3 :			REPEAT
	MOVW	AX , BC	AX = BC
	CMP	ABC , #0CH	if (ABC == #0CH)
	BNZ	\$?L4	
	CALL	! XXX	CALL !XXX
?L4 :			endif
	INC	CNT	CNT++
	CMP	CNT , #0FFH	UNTIL (CNT == #0FFH)
	BZ	\$?L5	
	BR	?L3	
?L5 :			

Conditional loop until_bit

(8) repeat ~ until_bit

[Description format]

```
[ \Delta ] repeat Instruction group [ \Delta ] until_bit [ \Delta ] ( test bit expression )
```

[Function]

- The instruction group is repeatedly executed as long as the bit condition is false.

[Description]

- The bit condition is tested after the instruction group is executed. Therefore, if the first bit condition is found to be true, the instruction group is executed once.

[Generated instructions]

- (1) Processing of repeat
 - Generates a label for the branch instruction generated by until_bit.
- (2) Processing of until_bit (bit condition)
 - Generates a branch instruction for the label that is generated by repeat in order to execute the instruction group between repeat and until_bit when the conditional expression tests as false. If the conditional expression tests as true, until_bit is removed from the repeat block.

[Use examples]

(1) When entered in lower case letters

Output source	Input source
?L1 : MOV B , #8H CALL !XXX BF TRFG.0 , \$?L1	repeat B = #8H CALL !XXX until_bit (TRFG.0)

Output source	Input source
?L2 : MOV B , #8H CALL !XXX BT TRFG.0 , \$?L3 BR ?L2 ?L3 :	REPEAT B = #8H CALL !XXX UNTIL_BIT (TRFG.0)

Conditional loop break

(9) break

[Description format]

```
[ \Delta ] break
```

[Function]

- Terminates execution of the innermost nested block among while, repeat, for, and switch blocks.

[Description]

- An error occurs if a statement other than a while, while_bit, repeat ~ until, repeat ~ until_bit, for, or switch statement has been entered.

[Generated instructions]

- Generates an unconditional branch instruction to remove while, repeat, for, or switch blocks.

[Use example]

	0	utput source	Input source
?L1 :	MOV MOV CMP BNZ	X , #0 PORT4 , A A , #0FH \$?L2	while (forever)
?L2 :	BR INCW BR	FT1 % LT3	break endif HL++
: L3:			endw

Conditional loop continue

(10) continue

[Description format]

```
[ \Delta ] continue
```

[Function]

- Skips processing following continue within the innermost nested block among a while, while_bit, repeat ~ until, repeat ~ until_bit, or for statement and sets an unconditional branch before the condition is tested.

[Description]

- This is used to skip subsequent processing from the middle of a block and execute the next loop.
- An error occurs if a statement other than a while, while_bit, repeat ~ until, repeat ~ until_bit, or for statement has been entered.

[Generated instructions]

- Generates an unconditional branch instruction for a label to repeat a while, while_bit, repeat ~ until, repeat ~ until_bit, or for block

```
BR ?Lxxxx
```

[Use example]

	Oı	utput source	Input source
?L1 :			while (SYM == #0FH)
	CMP	SYM , #0FH	
	BNZ	\$?L2	
	MOV	в, #0	B = #0
	MOV	PORT4 , A	PORT4 = A
	CMP	A , #0FH	if (A == #0FH)
	BNZ	\$?L3	
	BR	?L1	continue
	BR	?L4	
?L3 :			else
	INCW	HL	HL++
?L4 :			endif
	BR	?L1	
?L2 :			endw

Conditional loop goto

(11) goto

[Description format]

```
[ \Delta ] goto \Delta label
```

[Function]

- Unconditionally branches to a label.

[Description]

- goto statements are entered when immediate error processing is required such as in an error processing program, or when collective processing of errors at multiple locations is needed.
- The symbols shown in the assembly language label column are specified as label names.

[Generated instructions]

(1) Generates the following instruction.

```
BR Label
```

(2) The goto statement's labels are not automatically generated by the ST78K0S. Note also that the ST78K0S does not automatically check whether or not a branch destination label exists.

[Use examples]

	0	utput source	Input source
?L1 :	MOV MOV CMP BNZ BR	B , #0 PORT4 , A A , #0FH \$?L2 ERROR	<pre>while (forever)</pre>
?L2 :	INCW BR	HL ?L1	endif HL++ endw

3.5 Conditional Expressions

Conditional expressions are used to set conditions via control statements.

The following are examples of conditional expressions.

- Comparison expressions : Compares first and second values and tests them as true or false.

- Test bit expressions : Determines flag on/off status based on bit symbols.

- Logical operations : Performs a logical operation for a conditional expression when conditions are

combined.

If (γ) is specified at the end of a comparison, a comparison can be made between α and β values that cannot be compared directly.

 $\boldsymbol{\gamma}$ specifies the register that is used for this comparison.

3.5.1 Comparison expressions

In the description of each comparison expression, "?LTRUE" is used as the branch destination label for when the comparison tests as true and "?LFALSE" is used as the branch destination label when it tests as false.

See "3.3 Register Specification" for a description of the register specification Description format.

The ST78K0S does not test whether or not the symbols entered on the left and right sides of a comparison expression are entered correctly as assembly language operands. However, a data size test is performed, as described in "2.6 Data Sizes" to determine whether or not an instruction can be generated. In addition, when specifying a register, the possibility of generating an instruction using the specified register is tested.

An error message is output when a test results in an error.

For details, see the relevant generated instruction.

The following pages describe the functions of the various comparison expressions.

The use examples show as comment statements the source files to which generated instructions are input.

β Symbol b d k а С е g h m 0 р q s t u а CY b Bit symbol С [HL].ß *1 d Byte user symbol *1 Byte data *1 *1 f g Byte register h R0 R1 j sfr k PSW Word user symbol *2 m Word data n AX o BC, DE, HL RP0, RP1, RP2, RP3 q sfrp SP s Direct access symbol Indirect access symbol u [DE] Immediate symbol

Table 3-3 Generated Instructions for Comparison Instructions

*1: Generates CMP instruction

*2: Generates CMPW instruction

Empty columns indicate errors.

Table 3-4 Comparison Expressions

Comparison Expression	Description Format	Function
Equal (==)	α == β	True when $\alpha = \beta$, false when $\alpha \neq \beta$
NotEqual (!=)	α != β	True when $\alpha \neq \beta$, false when $\alpha = \beta$
LessThan (<)	α < β	True when $\alpha < \beta$, false when $\alpha >= \beta$
GreaterThan (>)	α > β	True when $\alpha > \beta$, false when $\alpha <= \beta$
GreaterEqual (>=)	α >=β	True when $\alpha >= \beta$, false when $\alpha < \beta$
LessEqual (<=)	α <= β	True when $\alpha <= \beta$, false when $\alpha > \beta$
FOREVER (forever)	forever	Endlessly loops the loop statement

Comparison expressions Equal (==)

(1) Equal (==)

[Description format]

```
[ \Delta ] [ size specification ] \alpha [ \Delta ] == [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification

True when the contents of α and β are equal, false when they are not equal.

- When there is a register specification

The contents of α are transferred to the specified register. True is the result when the contents of the specified register are equal to the contents of β and false is the result when they are not equal.

[Description]

- When there is no register specification

For α and β , be sure to specify contents that can be entered in CMP or CMPW.

- When there is a register specification

For α , be sure to specify contents that can be entered in MOV or MOVW.

For β , be sure to specify contents that can be entered in CMP or CMPW.

[Generated instructions]

(1) If the control statement is entered in lower case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BNZ $?LFALSE
```

(2) If the control statement is entered in lower case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BNZ $?LFALSE
```

(3) If the control statement is entered in upper case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BZ $?LTRUE BR ?LFALSE ?LTRUE :
```

(4) If the control statement is entered in upper case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BZ $?LTRUE BR ?LFALSE ?LTRUE :
```

For details of combinations of α and β , see Table 3-3. α indicates the specified register. For further description of generated instructions for MOV, see "4.2 (1) Assign (=)".

[Use examples]

(1) If the control statement is entered in lower case letters and there is no register specification

Output source			Input source
	CMPW BNZ CALL BR	AX , #0F0FH \$?L1 !XXX ?L2	if (AX == #0F0FH) CALL !XX
?L1 :	CALL	! ҮҮҮ	else CALL !YYY endif

(2) If the control statement is entered in lower case letters and there is a register specification

Output source	Input source
MOV A , !XYZ CMP A , #5 BNZ \$?L3 CALL !PPP	if (!XYZ == #5 (A)) CALL !PPP
?L3 :	endif

(3) If the control statement is entered in upper case letters and there is no register specification

Output source			Input source
	CMPW BZ BR	AX , #0F0FH \$?L4 ?L5	IF (AX == #0F0FH)
?L4 :	ЫK	: ШЭ	
	CALL BR	!XXX ?L6	CALL !XXX
?L5 :			ELSE
?L6 :	CALL	! YYY	CALL !YYY ENDIF

(4) If the control statement is entered in upper case letters and there is a register specification

	Oı	utput source	Input source
	MOV CMP BZ BR	A , !XYZ A , #5 \$?L7 ?L8	IF (!XYZ == #5 (A))
?L7 :	CALL	! PPP	CALL !PPP ENDIF

Comparison expressions NotEqual (!=)

(2) NotEqual (!=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] != [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification

True when the contents of α and β are not equal, false when they are equal.

- When there is a register specification

The contents of α are transferred to the specified register. True is the result when the contents of the specified register are not equal to the contents of β and false is the result when they are equal.

[Description]

- When there is no register specification

For α and β , be sure to specify contents that can be entered in CMP or CMPW.

- When there is a register specification

For α , specify contents that can be entered in MOV or MOVW.

For β , specify contents that can be entered in CMP or CMPW.

[Generated instructions]

(1) If the control statement is entered in lower case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BZ $?LFALSE
```

(2) If the control statement is entered in lower case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BZ $?LFALSE
```

(3) If the control statement is entered in upper case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BNZ $?LTRUE BR ?LFALSE ?LTRUE :
```

(4) If the control statement is entered in upper case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BNZ $?LTRUE BR ?LFALSE ?LTRUE :
```

For details of combinations of α and β , see Table 3-3. α indicates the specified register. For further description of generated instructions for MOV, see "4.2 (1) Assign (=)".

[Use examples]

(1) If the control statement is entered in lower case letters and there is no register specification

Output source			Input source
CMPW AX , #0FFFH BZ \$?L1 CALL !XXX		\$?L1 !XXX	if (AX != #0FFFH) CALL !XXX
?L1 :	BR CALL	?L2 !YYY	else CALL !YYY endif

(2) If the control statement is entered in lower case letters and there is a register specification

Output source	Input source
MOV A , !XYZ CMP A , #5 BZ \$?L CALL !PPP	if (!XYZ != #5 (A)) CALL !PPP
?L3 :	endif

(3) If the control statement is entered in upper case letters and there is no register specification

Output source			Inp	ut source	
1	BNZ	AX , #0FFFH \$?L4	IF (AX	!= #0FFF	FH)
?L4 :	BR	?L5			
	CALL BR	!XXX ?L6		CALL	! XXX
?L5 :	CALL	! YYY	ELSE	CALL	! YYY
?L6 :	САПП	: 111	ENDIF	CALL	: 111

(4) If the control statement is entered in upper case letters and there is a register specification

	Oı	utput source	Input source
	MOV CMP BNZ BR	A , !XYZ A , #5 \$?L7 ?L8	IF (!XYZ != #5 (A))
?L7 :	CALL	! PPP	CALL ! PPP ENDIF

Comparison expressions LessThan (<)

(3) LessThan (<)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] < [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ (register specification ) ]
```

[Function]

- When there is no register specification

True when the contents of α are less than the contents of β , false when otherwise (i.e., equal to or greater than).

- When there is a register specification

The contents of α are transferred to the specified register. True is the result when the contents of the specified register are less than the contents of β and false is the result when they are otherwise.

[Description]

- When there is no register specification

For α and β , be sure to specify contents that can be entered in CMP or CMPW.

- When there is a register specification

For α , be sure to specify contents that can be entered in MOV or MOVW.

For β , be sure to specify contents that can be entered in CMP or CMPW.

[Generated instructions]

(1) If the control statement is entered in lower case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BNC $?LFALSE
```

(2) If the control statement is entered in lower case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BNC $?LFALSE
```

(3) If the control statement is entered in upper case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BC $?LTRUE BR ?LFALSE ?LTRUE :
```

(4) If the control statement is entered in upper case letters and there is a register specification

```
MOV ( W ) Specified register , α
CMP ( W ) Specified register , β
BC $?LTRUE
BR ?LFALSE
?LTRUE :
```

For details of combinations of α and β , see Table 3-3. α indicates the specified register. For further description of generated instructions for MOV, see "4.2 (1) Assign (=)".

[Use examples]

(1) If the control statement is entered in lower case letters and there is no register specification

Output source			Input source
	CMP BNC CALL BR	A , [HL] \$?L1 !XXX ?L2	if (A < [HL]) CALL !XXX
?L1 :	CALL	! ҮҮҮ	else CALL !YYY endif

(2) If the control statement is entered in lower case letters and there is a register specification

Output source	Input source
MOVW AX , ABCP CMPW AX , #0FE00H BNC \$?L3 CALL !PPP ?L3:	if (ABCP < #0FE00H (AX)) CALL !PPP endif

(3) If the control statement is entered in upper case letters and there is no register specification

Output source		utput source	Input source
	CMP	A , [HL]	IF (A < [HL])
	BC	\$?L4	
	BR	?L5	
?L4 :			
	CALL	! XXX	CALL !XXX
	BR	?L6	
?L5 :			ELSE
	CALL	! YYY	CALL !YYY
?L6 :			ENDIF

	Oı	utput source	Input source
	MOVW CMPW BC BR	AX , ABCP AX , #0FE00H \$?L7 ?L8	IF (ABCP < #0FE00H (AX))
?L7 :	CALL	! PPP	CALL !PPP ENDIF

Comparison expressions GreaterThan (>)

(4) GreaterThan (>)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] > [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ (register specification ) ]
```

[Function]

- When there is no register specification

True when the contents of α are greater than the contents of β , false when otherwise (i.e. equal to or less than).

- When there is a register specification

The contents of α are transferred to the specified register. True is the result when the contents of the specified register are greater than the contents of β and false is the result when they are otherwise.

[Description]

- When there is no register specification

For α and β , be sure to specify contents that can be entered in CMP or CMPW.

- When there is a register specification

For α , be sure to specify contents that can be entered in MOV or MOVW.

For β , be sure to specify contents that can be entered in CMP or CMPW.

[Generated instructions]

(1) If the control statement is entered in lower case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BZ $?LFALSE BC $?LFALSE
```

(2) If the control statement is entered in lower case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BZ $?LFALSE BC $?LFALSE
```

(3) If the control statement is entered in upper case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BZ $\$+4 BNC \$?LTRUE BR ?LFALSE ?LTRUE :
```

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BZ $$ + 4 BNC $?LTRUE BR ?LFALSE
```

For details of combinations of α and β , see Table 3-3. α indicates the specified register. For further description of generated instructions for MOV, see "4.2 (1) Assign (=)".

[Use examples]

(1) If the control statement is entered in lower case letters and there is no register specification

Output source			Input source
	CMP BZ BC CALL	A , [HL] \$?L1 \$?L1 !XXX	if (A > [HL]) CALL !XXX
?L1 :	BR CALL	?L2 !YYY	else CALL !YYY endif

(2) If the control statement is entered in lower case letters and there is a register specification

Output source	Input source
MOVW AX , ABCP	if (ABCP > #0FE40H (AX)) CALL !PPP endif

(3) If the control statement is entered in upper case letters and there is no register specification

Output source			Input source
	CMP BZ BNC BR	A , [HL] \$\$ + 4 \$?L4 ?L5	IF (A > [HL])
?L4 :	CALL BR	!XXX ?L6	CALL !XXX
?L5 :	CALL	! ҮҮҮ	ELSE CALL !YYY ENDIF

	Out	tput source	Input source
	MOVW CMPW BZ BNC BR	AX , ABCP AX , #0FE40H \$\$ + 4 \$?L7 ?L8	IF (ABCP > #0FE40H (AX))
?L7 :	CALL	! PPP	CALL ! PPP ENDIF

Comparison expressions GreaterEqual (>=)

(5) GreaterEqual (>=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] >= [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification

True when the contents of α are greater than or equal to the contents of β , false when they are less than the contents of β .

- When there is a register specification

The contents of α are transferred to the specified register. True is the result when the contents of the specified register are greater than or equal to the contents of β and false is the result when they are less than the contents of β .

[Description]

- When there is no register specification

For α and β , be sure to specify contents that can be entered in CMP or CMPW.

- When there is a register specification

For α , be sure to specify contents that can be entered in MOV or MOVW.

For β , be sure to specify contents that can be entered in CMP or CMPW.

[Generated instructions]

(1) If the control statement is entered in lower case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BC $?LFALSE
```

(2) If the control statement is entered in lower case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BC $?LFALSE
```

(3) If the control statement is entered in upper case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BNC $?LTRUE BR ?LFALSE ?LTRUE :
```

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BNC $?LTRUE BR ?LFALSE ?LTRUE :
```

For details of combinations of α and β , see Table 3-3. α indicates the specified register. For further description of generated instructions for MOV, see "4.2 (1) Assign (=)".

[Use examples]

(1) If the control statement is entered in lower case letters and there is no register specification

Output source				ln	put source
	CMP BC CALL	A , [HL] \$?L1 !XXX	if (A	>= [HL]) !XXX
?L1 :	BR CALL	?L2 !YYY	else endif	CALL	!YYY

(2) If the control statement is entered in lower case letters and there is a register specification

Output source	Input source
MOVW AX , DE CMPW AX , #0FE30H BC \$?L3 CALL !PPP	if (DE >= #0FE30H (AX)) CALL !PPP
?L3 :	endif

(3) If the control statement is entered in upper case letters and there is no register specification

Output source			Input source
	CMP BNC BR	A , [HL] \$?L4 ?L5	IF (A >= [HL])
?L4 :	BK	5.17.2	
	CALL BR	!XXX ?L6	CALL !XXX
?L5 :			ELSE
?L6 :	CALL	! YYY	CALL !YYY ENDIF

Outpu	it source	Input source
CMPW A: BNC \$	X , DE X , #0FE30H ?L7 L8	IF (DE >= #0FE30H (AX))
?L7 : CALL !: ?L8 :	PPP	CALL ! PPP ENDIF

Comparison expressions LessEqual (<=)

(6) LessEqual (<=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] <= [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification

True when the contents of α are less than or equal to the contents of β , false when they are greater than the contents of β .

- When there is a register specification

The contents of α are transferred to the specified register. True is the result when the contents of the specified register are less than or equal to the contents of β and false is the result when they are greater than the contents of β .

[Description]

- When there is no register specification

For α and β , be sure to specify contents that can be entered in CMP or CMPW.

- When there is a register specification

For α , be sure to specify contents that can be entered in MOV or MOVW.

For β , be sure to specify contents that can be entered in CMP or CMPW.

[Generated instructions]

(1) If the control statement is entered in lower case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BZ $$ + 4 BNC $?LFALSE
```

(2) If the control statement is entered in lower case letters and there is a register specification

```
MOV ( W ) Specified register , \alpha CMP ( W ) Specified register , \beta BZ $$ + 4 BNC $?LFALSE
```

(3) If the control statement is entered in upper case letters and there is no register specification

```
CMP ( W ) \alpha , \beta BZ $?LTRUE BC $?LTRUE BR ?LFALSE
```

```
MOV ( W ) Specified register , α
CMP ( W ) Specified register , β
BZ $?LTRUE
BC $?LTRUE
BR ?LFALSE
?LTRUE:
```

For details of combinations of α and β , see Table 3-3. α indicates the specified register. For further description of generated instructions for MOV, see "4.2 (1) Assign (=)".

[Use examples]

(1) If the control statement is entered in lower case letters and there is no register specification

	O	utput source	Input source
	CMP BZ BNC	A , [HL] \$\$ + 4 \$?L1	if (A <= [HL])
	CALL BR	!XXX ?L2	CALL !XXX
?L1 : ?L2 :	CALL	! ҮҮҮ	else CALL !YYY endif

(2) If the control statement is entered in lower case letters and there is a register specification

Output source	Input source
MOVW AX , HL	if (HL <= #0FE20H (AX)) CALL !PPP endif

(3) If the control statement is entered in upper case letters and there is no register specification

Output source			Input source
	CMP BZ BC BR	A , [HL] \$?L4 \$?L4 ?L5	IF (A <= [HL])
?L4 :	CALL BR	!XXX ?L6	CALL !XXX
?L5 :	CALL	! ҮҮҮ	ELSE CALL !YYY ENDIF

	O	utput source	Input source
	MOVW CMPW BZ BC BR	AX , HL AX , #0FE20H \$?L7 \$?L7 ?L8	IF (HL <= #0FE20H (AX))
?L7 :	CALL	! PPP	CALL !PPP ENDIF

Comparison expressions FOREVER (forever)

(7) FOREVER (forever)

[Description format]

```
[ \Delta ] forever [ \Delta ]
```

[Function]

- Sets loop statement as an endless loop, without generating a compare instruction.

[Description]

- Can be entered in a loop statement (for statement, while statement, until statement) type of conditional expression.

[Use examples]

(1) for statement

	Output source		Input source
	MOV	i , #0	for (i = #0 ; forever ; i++)
?L1 :			
	MOV	A , i	A = i
	CALL	! XXX	CALL !XXX
	CMPW	AX , #0FFH	if (AX == #0FFH)
	BNZ	\$?L2	
	BR	?L3	break
?L2 :			endif
	INC	i	
	BR	?L1	
?L3 :			next

(2) while statement

	0	utput source	Input source
?L4 :			while (forever)
	BF	forever , \$?L5	
	MOV	A , i	A = i
	CALL	! XXX	CALL !XXX
	CMPW	AX , #OFFH	if (AX == #0FFH)
	BNZ	\$?L6	
	BR	?L5	break
?L6 :			endif
	INC	i	i++
	BR	?L4	
?L5 :			endw

(3) repeat statement

	Output source			Input source
?L7 :			repeat	
	MOV	A , i		A = i
	CALL	! XXX		CALL !XXX
	CMPW	AX , #0FFH		if (AX == #0FFH)
	BNZ	\$?L8		
	BR	?L9		break
?L8 :				endif
	INC	i		i++
	BR	?L7		
?L9 :			until (forever)

3.5.2 Test bit expressions

In the description of each type of test bit expression, it is noted that "?LTRUE" is used as the branch destination label when the test result is true and "?LFALSE" is used as this label when the test result is false.

The ST78K0S does not test whether or not test bit expression code is entered correctly as assembly language operands. However, a data size test is performed, as described in "2.6 Data Sizes".

In addition, "Z" is also processed as a bit symbol.

The ST78K0S does not use the assembler's directive (EQU) to check whether or not a bit symbol has been defined. However, user symbols can also be processed as bit symbols.

An error message is output when the test result is an error.

For details, see the particular generating instruction.

The following pages describe the functions of the various test bit expressions.

The use examples show as comment statements the source files to which generated instructions are input.

Table 3-5 Test Bit Expressions

Test Bit Expression	Description Format	Function
Bit symbol	Bit symbol	True when specified bit is 1
!bit symbol	!bit symbol	True when specified bit is 0

Test bit expressions Positive logic (bit)

(1) Bit symbol

[Description format]

```
[ \Delta ] bit symbol [ \Delta ]
```

[Function]

- True when the bit symbol contents are 1, false when they are 0.
- The following control statements are able to include bit symbols entered as conditional expressions.

```
if if_bit
elseif elseif_bit
while while_bit
until until_bit
for
```

[Generated instructions]

(1) When the control statement is entered in lower case letters and CY has been entered

```
BNC $?LFALSE
```

(2) When the control statement is entered in lower case letters and Z has been entered

```
BNZ $?LFALSE
```

(3) When the control statement is entered in lower case letters and a bit symbol has been entered

```
BF Bit symbol , $?LFALSE
```

(4) When the control statement is entered in upper case letters and CY has been entered

```
BC $?LTRUE
BR ?LFALSE
?LTRUE:
```

(5) When the control statement is entered in upper case letters and Z has been entered

```
BZ $?LTRUE
BR ?LFALSE
?LTRUE:
```

(6) When the control statement is entered in upper case letters and a bit symbol has been entered.

```
BT Bit symbol , $?LTRUE
BR ?LFALSE
?LTRUE:
```

[Use examples]

(1) When the control statement is entered in lower case letters

	Ou	itput source	Input source
	BNC CALL BR	! XXX	if_bit (CY) CALL !XXX
?L1 :	CALL	! YYY	else CALL !YYY endif
	BNZ CALL BR	·	if_bit (Z) CALL !XXX
?L3 :	CALL	! YYY	else CALL !YYY endif
	BF CALL BR	TRFG.0 , \$?L5 !XXX ?L6	if_bit (TRFG.0) CALL !XXX
?L5 :	CALL		else CALL !YYY endif

(2) When the control statement is entered in upper case letters

	Out	put source	Input source	
	BC BR	\$?L7 ?L8	IF_BIT (CY)	
?L7 :	CALL BR		CALL !XXX	
?L8 :	CALL		CALL !YYY ENDIF	
?L9 :	BZ	\$2110	IF_BIT (Z)	
?L10 :	BR	?L11		
?L11 :	CALL BR	! XXX ?L12	CALL !XXX ELSE	
?L12 :	CALL	! YYY	CALL !YYY ENDIF	
	BT BR	TRFG.0 , \$?L13	IF_BIT (TRFG.0)	
?L13 :	CALL	! XXX	CALL !XXX	
?L14 :	BR CALL	?L15 !YYY	ELSE CALL ! YYY	
?L15 :			ENDIF	

Test bit expressions Negative logic (bit)

(2) !bit symbol

[Description format]

```
[ \Lambda ] !bit symbol [ \Lambda ]
```

[Function]

- True when the bit symbol contents are 0, false when they are 1.
- The following control statements are able to include bit symbols entered as conditional expressions.

```
if if_bit
elseif elseif_bit
while while_bit
until until_bit
for
```

[Generated instructions]

(1) When the control statement is entered in lower case letters and CY has been entered

```
BC $?LFALSE
```

(2) When the control statement is entered in lower case letters and Z has been entered

```
BZ $?LFALSE
```

(3) When the control statement is entered in lower case letters and a bit symbol has been entered

```
BT Bit symbol , $?LFALSE
```

(4) When the control statement is entered in upper case letters and CY has been entered

```
BNC $?LTRUE
BR ?LFALSE
?LTRUE:
```

(5) When the control statement is entered in upper case letters and \boldsymbol{Z} has been entered

```
BNZ $?LTRUE
BR ?LFALSE
?LTRUE:
```

(6) When the control statement is entered in upper case letters and a bit symbol has been entered.

```
BF Bit symbol , $?LTRUE
BR ?LFALSE
?LTRUE:
```

[Use examples]

(1) When the control statement is entered in lower case letters

	Οι	utput source	Input source
	BC CALL BR	! XXX	if_bit (!CY) CALL !XXX
?L1 :	CALL	! YYY	else CALL !YYY endif
	BZ CALL BR		if_bit (!Z) CALL !XXX
?L3 :	CALL	! YYY	else CALL !YYY endif
	BT CALL BR	TRFG.0 , \$?L5 !XXX ?L6	if_bit (!TRFG.0) CALL !XXX
?L5 :	CALL	! YYY	else CALL !YYY endif

(2) When the control statement is entered in upper case letters

	Ou	tput source	Input source
	BNC BR	\$?L7 ?L8	IF_BIT (!CY)
?L7 :			
	CALL		CALL !XXX
	BR	?L9	ELSE
5F8 :			CALL !YYY
07.0	CALL	! YYY	ENDIF
?L9 :			TE DIE / LE \
	BNZ	\$?L10	IF_BIT (!Z)
	BR	?L11	
?L10 :	DIC		
	CALL	! XXX	CALL !XXX
	BR	?L12	
?L11 :			ELSE
	CALL	! YYY	CALL !YYY
?L12 :			ENDIF
	BF	/	IF_BIT (!TRFG.0)
0710	BR	?L14	
?L13 :	CATT	IVVV	CALL !XXX
	CALL BR	?L15	CALL !XXX
?L14 :	אנת	: 11.5	ELSE
	CALL	! YYY	CALL !YYY
?L15 :			ENDIF

3.5.3 Logical operations

In the description of each type of conditional expression, it is noted that "?LTRUE" is used as the branch destination label when the test result is true and "?LFALSE" is used as this label when the test result is false.

A logical AND (&&) or logical OR (||) result can be obtained when there are two comparison expressions or a true/false test bit expression.

Up to 16 logical operators can be entered in a conditional expression.

This means that it is possible to enter expressions for processing that is executed when two conditional expressions are both met or when either of them are met.

The ST78K0S generates branch instructions beginning from the highest-priority logical operator.

(1) Code example

```
B < #0FFH && C >= #0 || D == #10
```

The following pages describe the functions of the various logical operations.

The use examples show as comment statements the source files to which generated instructions are input.

Table 3-6 Logical Operations

Logical Operation	Description Format	Function
Logical AND (&&)	Conditional expression 1 && conditional expression 2	True if both conditional expression 1 and conditional expression 2 are true
Logical OR ()	Conditional expression 1 conditional expression 2	True if either conditional expression 1 or conditional expression 2 is true

Logical operations Logical AND (&&)

(1) Logical AND (&&)

[Description format]

Conditional expression 1 [Δ] && [Δ] Conditional expression 2

[Function]

- The logical AND result of conditional expression 1 and conditional expression 2 is obtained. The result is true when conditional expression 1 and conditional expression 2 are both true and the result is false otherwise. The entered operation is performed when two conditions are met.

The output instruction differs depending on whether the control statement is entered in lower case letters or upper case letters.

Instructions for testing are generated first for contents enclosed in parentheses "()".

[Generated instructions]

(1) When the control statement is entered in lower case letters

Table 3-7 Generated Instructions (Control Statement in Lower Case Letters) for Logical AND

Conditional expression	Ge	enerated instruction
α == β &&	CMP (W) BNZ	α , β \$?LFALSE
α!= β &&	CMP (W) BZ	α , β \$?LFALSE
α < β &&	CMP (W) BNC	α , β \$?LFALSE
α > β &&	CMP (W) BZ BC	α , β \$?LFALSE \$?LFALSE
α >= β &&	CMP (W) BC	α , β \$?LFALSE
α <= β &&	CMP (W) BZ BNZ	α , β \$\$ + 4 \$?LFALSE
Bit symbol &&	BF	Bit symbol , \$?LFALSE
CY &&	BNC	\$?LFALSE
Z &&	BNZ	\$?LFALSE
!bit symbol &&	ВТ	Bit symbol , \$?LFALSE
!CY &&	BC	\$?LFALSE
!Z &&	BZ	\$?LFALSE

(2) When the control statement is entered in upper case letters

Table 3-8 Generated Instructions (Control Statement in Upper Case Letters) for Logical AND

Conditional expression	Generated instruction
α == β &&	CMP (W) α , β BZ \$?LTRUE BR ?LFALSE ?LTRUE:
α!=β&&	CMP (W) α , β BNZ \$?LTRUE BR ?LFALSE ?LTRUE:
α < β &&	CMP (W) α , β BC \$?LTRUE BR ?LFALSE ?LTRUE:
α > β &&	CMP (W) α , β BZ \$\$ + 4 BNC \$?LTRUE BR ?LFALSE
α >= β &&	CMP (W) α , β BNC \$?LTRUE BR ?LFALSE ?LTRUE:
$\alpha \leq \beta \&\&$	CMP (W) α , β BZ \$?LTRUE BC \$?LTRUE BR ?LFALSE ?LTRUE :
Bit symbol &&	BT Bit symbol , \$?LTRUE BR ?LFALSE ?LTRUE:
CY &&	BC \$?LTRUE BR ?LFALSE ?LTRUE:
Z &&	BZ \$?LTRUE BR ?LFALSE ?LTRUE:
!bit symbol &&	BF Bit symbol , \$?LTRUE BR ?LFALSE ?LTRUE:
!CY &&	BNC \$?LTRUE BR ?LFALSE ?LTRUE:
!Z &&	BNZ \$?LTRUE BR ?LFALSE ?LTRUE:

[Use examples]

(1) When the control statement is entered in lower case letters

	Output so	urce							Inp	ut s	ourc	е								
	MOV CMP BNZ MOV CMP BC MOV CMP BNC	A , C A , #0 \$?L1 A , B A , #0 \$?L1 A , B A , #80H \$?L1	if	(C	==	#0	&&	В	>=	#0	&&	В	<	#801	H)	(A)	
	CALL BR	!XXX ?L2			CZ	ALL		! 2	XXX											
?L1 : ?L2 :	CALL	! YYY	else		Cz	ALL		!?	YYY											

(2) When the control statement is entered in upper case letters

	Output so	ource								Inp	ut so	ourc	е								
	MOV CMP BZ BR	A , C A , #0 \$?L3 ?L6	IF	(С	==	#0	&&	В	>=	#0	&&	В	<	#80)H)	(A)	
?L3 :																					
	MOV	А, В																			
	CMP	A , #0																			
	BNC	\$?L4																			
	BR	?L6																			
?L4 :																					
	MOV	А, В																			
	CMP	A , #80H																			
	BC	\$?L5																			
	BR	?L6																			
?L5 :																					
	CALL	! XXX				CZ	ALL		! 2	XXX											
	BR	?L7																			
?L6 :			ELS	SΕ																	
	CALL	! YYY				CI	ALL		! 3	YYY											
?L7 :			END	OIF	7																

Logical operations Logical OR (||)

(2) Logical OR (||)

[Description format]

Conditional expression 1 [Δ] $| \ | \ |$ [Δ] Conditional expression 2

[Function]

- The logical OR result of conditional expression 1 and conditional expression 2 is obtained. The result is true when either conditional expression 1 or conditional expression 2 is true and the result is false when both are false. The entered operation is performed when either condition is met.

Instructions for testing are generated first for contents enclosed in parentheses "()".

[Generated instructions]

Table 3-9 Generated Instructions for Logical OR

Conditional expression	G	enerated instruction
α == β	CMP (W) BZ	α , β \$?LFALSE
α!=β	CMP (W) BNZ	α , β \$?LFALSE
α < β	CMP (W) BC	α , β \$?LFALSE
α > β	CMP (W) BZ BNC	α , β \$\$ + 4 \$?LFALSE
α >= β	CMP (W) BNC	α , β \$?LFALSE
α <= β	CMP (W) BZ BC	α , β \$?LFALSE \$?LFALSE
Bit symbol	ВТ	Bit symbol , \$?LFALSE
CY	BC	\$?LFALSE
Z	BZ	\$?LFALSE
!bit symbol	BF	Bit symbol , \$?LFALSE
!CY	BNC	\$?LFALSE
!Z	BNZ	\$?LFALSE

[Use examples]

	Output so	ource						Inp	ut so	ourc	е								
	MOV CMP BZ MOV CMP BNC MOV CMP BNC	A , B A , #0 \$?L1 A , C A , #0 \$?L1 A , D A , #80H \$?L2	if (В	==	#0	С	>=	#0		D	<	#8	ЮН)	(A)	
?L1 :	CALL BR	!XXX ?L3			CF	ALL	! X	XXX											
?L2 : ?L3 :	CALL	! YYY	else endif	Ē	CI	ALL	! Y	YYY											

CHAPTER 4 EXPRESSIONS

This chapter describes the functions of the expressions.

4.1 Overview

Expressions are used to perform assignments or arithmetic operations.

The following are examples of expressions

Assignment statement : Assigns the second operand as the first operand

Count statement : Adds or subtracts "1" to the operand value

Exchange statement : Exchanges the values of the first and second operands

Bit manipulation statement : Sets (to 1) or resets (to 0) the value of a operand

The functions of these expressions are described below.

The use examples show as comment statements the source files to which generated instructions are input.

Table 4-1 Assignment Statements

Assignment statement	Description format	Function
Assign (=)		
Assign	α = β	α <- β
Sequential assign	$\alpha_1 = \ldots = \alpha_n = \beta$	$\alpha_1 = \langle -\beta,, \alpha_n \langle -\beta \rangle$
Assign (with register specification)	$\alpha = \beta (\gamma)$	(γ) <- β, α <- (γ)
Sequential assign (with register specification)	$\alpha_1 = \ldots = \alpha_n = \beta (\gamma)$	$\gamma <- \beta, \alpha_1 <- \gamma, , \alpha_n <- \gamma$
IncrementAssign (+=)		
Increment assignment	α += β	α <- α + β
Increment assignment (with register specification)	α += β (register)	$\gamma <- \alpha, \gamma <- \gamma + \beta, \alpha <- \gamma$
Increment assignment with carry	α += β , CY	α <- α + β, CY
Increment assignment with carry (with register specification)	α += β , CY (register)	$\gamma \leftarrow \alpha, \gamma \leftarrow \gamma + \beta, CY, \alpha \leftarrow \gamma$

Table 4-1 Assignment Statements

Assignment statement	Description format	Function
DecrementAssign (-=)		
Decrement assignment	α -= β	α <- α - β
Decrement assignment (with register specification)	α -= β , (register)	γ <- α, γ <- γ - β, α <- γ
Decrement assignment with carry	α -= β , CY	α <- α - β, CY
Decrement assignment with carry (with register specification)	α -= β , CY (register)	γ <- α, γ <- γ - β, CY, α <- γ
LogicalANDAssign (&=)		
Logical AND assignment	α &= β	$\alpha \leftarrow \alpha \cap \beta$
Logical AND assignment (with register specification)	α &= β (register)	$\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cap \beta, \alpha \leftarrow \gamma$
LogicalORAssign (=)		
Logical OR assignment	α = β	$\alpha \leftarrow \alpha \cup \beta$
Logical OR assignment (with register specification)	$\alpha \mid = \beta$ (register)	$\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cup \beta, \alpha \leftarrow \gamma$
LogicalXORAssign (^=)		
Logical XOR assignment	α ^= β	α <- α ^ β
Logical XOR assignment (with register specification)	α ^= β (register)	γ <- α, γ <- γ ^ β, α <- γ
RightShiftAssign (>>=)		
Right shift (rotate) assignment	α >>= β	(α shifted to right of β bit)
Right shift assignment (with register specification)	$\alpha >>= \beta$ (register)	γ <- α , (γ shifted to right of β bit), α <- γ
LeftShiftAssign (<<=)		
Left shift assignment	α <<= β	(α shifted to left of β bit)
Left shift assignment (with register specification)	$\alpha <<= \beta$ (register)	γ <- α , (γ shifted to left of β bit), α <- γ

Table 4-2 Count Statements

Count statement	Description format	Function
Increment (++)	α ++	α <- α + 1
Decrement ()	α	α <- α - 1

Table 4-3 Exchange Statements

Exchange statement	Description format	Function
Exchange (<->)		
Exchange	α <-> β	α <- α <-> β
Exchange (with register specification)	α <-> β (γ)	γ <- α, γ <- γ <-> β, α <- γ

Table 4-4 Bit Manipulation Statements

Bit manipulation statement	Description format	Function
Set bit (=)		
Set bit	α = 1	α <- 1
Sequential set bit	$\alpha_1 = \ldots = \alpha_n = 1$	α _n = <- 1,, α ₁ <- 1
Set bit (with register specification)	$\alpha = 1$ (CY)	CY <- 1, α <- 1
Sequential set bit (with register specification)	$\alpha_1 = \dots \alpha_n = 1$ (CY)	CY <- 1, α _n <- 1,, α ₁ <- 1
Clear bit (=)		
Clear bit	α = 0	α <- 0
Sequential clear bit	$\alpha_1 = \ldots = \alpha_n = 0$	α _n <- 0,, α ₁ <- 0
Clear bit (with register specification)	$\alpha = 0$ (CY)	CY <- 0, α <- 0
Sequential clear bit (with register specification)	$\alpha_1 = \dots \alpha_n = 0$ (CY)	CY <- 0, α _n <- 0,, α ₁ <- 0

4.2 Assignment Statements

Assignment statements Assign (=)

(1) Assign (=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha_1 [ \Delta ] [ = [ \Delta ] [ size specification ] [ \Delta ] \alpha_2 [ \Delta ] ... ] = [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification
 β values on the right side are sequentially assigned to the left side.
- When there is a register specification β values on the right side are assigned to the specified register or to CY and their contents are sequentially assigned to the left side.

[Description]

- α and β are values that can be entered via the MOV or MOVW instruction.

Up to 32 of the assignment operator "=" can be entered in one line. An error occurs when more than 32 are entered. If even one error occurs during sequential assignments, no instructions will be generated.

[Generated instructions]

(1) When α and β are not bit symbols

<When β is CY>

However, sequential assignments cannot be entered.

<When β is CY>

```
BNC
                                  ?L1
                 SET1
                                  \alpha_{\text{n}}
                 SET1
                                  \alpha_{n\text{-}1}
                    :
                 SET1
                                  \alpha_2
                 SET1
                                  \alpha_{1} \\
                                  ?L2
                 BR
?L1 :
                 CLR1
                                  \alpha_{\text{n}}
                 CLR1
                                  \alpha_{n\text{-}1}
                 CLR1
                                  \alpha_{2} \\
                 CLR1
                                  \alpha_1
?L2 :
```

<When CY has been specified as the register>

```
\beta , ?L1
                 {\tt BF}
                 SET1
                                  \alpha_{\text{n}}
                 SET1
                                  \alpha_{n\text{-}1}
                    :
                 SET1
                                  \alpha_2
                 SET1
                                  \alpha_1
                 BR
                                  ?L2
?L1 :
                 CLR1
                                  \alpha_{\text{n}}
                 CLR1
                                  \alpha_{n\text{-}1}
                    :
                 CLR1
                                  \alpha_{2} \\
                 CLR1
                                  \alpha_1
?L2 :
```

(2) When α and β are not bit symbols

<When there is no register specification>

```
MOV \alpha_1 , \beta
```

MOV1 or MOVW may be generated instead, depending on the operand.

<When there is no register specification and a sequential assignment is entered>

MOV1 or MOVW may be generated instead, depending on the operand.

<When there is a register specification>

```
MOV Specified register , \beta MOV \alpha_1 , Specified register
```

MOV1 or MOVW may be generated instead, depending on the operand.

<When there is a register specification and a sequential assignment is entered>

```
MOV Specified register , \beta MOV \alpha_n , specified register MOV \alpha_{n-1} , specified register : MOV \alpha_2 , specified register MOV \alpha_1 , specified register
```

MOV1 or MOVW may be generated instead, depending on the operand.

For details of combinations of α_n and β , see Table 4-5. Depending on the entered statement, α_n and β , indicates the specified register.

[Use examples]

(1) When there is no register specification

	О	Outpu source	Input source
	BF	• •	CY = P1.1
		CY	
	BR	?L2	
?L1 :			
	CLR1	CY	
?L2 :			
	VOM	A , #4H	A = #4H
	MOVW	AX , SYMP	AX = SYMP
	BNC	\$?L3	PORT.0 = bit1 = CY
	SET1	bit1	
	SET1	PORT.0	
	BR	?L4	
?L3 :			
	CLR1	bit1	
	CLR1	PORT.0	
?L4 :	CHICL	2 0212 . 0	
	MOV	DAT3 , A	DAT1 = DAT2 = DAT3 = A
	MOV	DAT2 , A	
	MOV	DAT1 , A	
	MOV	DAII , A	

(2) When there is a register specification

	0	utpu source	Input source
	BF	P1.1 , \$?L5	A.0 = P0.2 = P1.1 (CY)
	SET1	P0.2	
	SET1	A.0	
	BR	?L6	
?L5 :			
	CLR1	P0.2	
	CLR1	A.0	
?L6 :			
	MOV	A , #4H	[DE] = #4H (A)
	MOV	[DE] , A	
	MOV	A,X	DAT1 = DAT2 = DAT3 = X (A)
	MOV	DAT3 , A	
	MOV	DAT2 , A	
	MOV	DAT1 , A	
	MVVM	AX,BC	DATA1P = DATA2P = DATA3P = BC (AX)
	MVVM	DATA3P , AX	
	MOVW	DATA2P , AX	
	MOVW	DATA1P , AX	

Table 4-5 Generated Instructions for Assignments

		Cumbal											ı	β										
		Symbol	а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	٧
α_{n}	а	CY		*3		*4								*3										
	b	Bit symbol	*3			*5																		
	С	Byte user symbol	*3			*5																		
	d	[HL].β	*6			*5		*1							*2									*1
	е	Byte data						*1																*1
	f	A				*1	*1		*1	*1											*1	*1	*1	*1
	g	Byte register						*1																*1
	h	R0						*1																*1
	i	R1																						*1
	j	sfr						*1																*1
	k	PSW						*1																*1
	I	Word user symbol	*3			*5		*1							*2									
	m	Word data													*2									
	n	AX				*2								*2			*2			*2				*2
	0	Word register													*2									*2
	р	RP0																						*2
	q	sfrp																						
	r	SP													*2									
	S	Direct access symbol						*1																
	t	Indirect access symbol						*1																
	u	[DE]						*1																
	٧	Immediate symbol																						

*1: Generates MOV instruction

*2: Generates MOVW instruction

*3: Generates MOV1 instruction

*4: Generates SET1 instruction when "1" has been entered as b. Generates CLR1 instruction when "0" has been entered. Generates MOV when any value other than "0" or "1" has been entered.

*5: Generates SET1 when "1" has been entered as b. Generates CLR1 when "0" has been entered.

*6: Generates MOV1 when any value other than "0" or "1" has been entered as an Empty spaces indicate errors.

Assignment statements IncrementAssign (+=)

(2) IncrementAssign (+=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] += [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ , [ \Delta ] CY ] [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification

The two operands α and β are added and the result is assigned to α .

- When there is a register specification

 $\boldsymbol{\alpha}$ is assigned to the specified register.

The contents of the specified register are added to β and their result is assigned to the specified register.

The contents of the specified register are assigned to α .

- Increment with carry; no register specification

An increment with carry operation is performed using the two operands α and β , and the result is assigned to α .

- Increment with carry; with register specification

The contents of α are assigned to the specified register.

An increment with carry operation is performed using the contents of the specified register and β , and the result is assigned to the specified register.

The contents of the specified register are assigned to $\boldsymbol{\alpha}.$

[Description]

- When there is no register specification

The contents of α and β can be entered in ADD and ADDW.

- When there is a register specification

The contents of α can be entered in MOV and MOVW.

The contents of β can be entered in ADD and ADDW.

- Increment with carry; no register specification

The contents of α and β can be entered in ADDC.

- Increment with carry; with register specification

The contents of α can be entered in MOV.

The contents of β can be entered in ADDC.

[Generated instructions]

(1) When there is no register specification

```
ADD \alpha , \beta
```

ADDW may be generated instead, depending on the operand.

(2) When there is a register specification

```
MOV Specified register , \alpha ADD Specified register , \beta MOV \alpha , specified register
```

ADDW may be generated instead, depending on the operand.

(3) Increment with carry; no register specification

```
ADDC \alpha , \beta
```

(4) Increment with carry; with register specification

```
MOV Specified register , \alpha ADDC Specified register , \beta MOV \alpha , specified register
```

For details of combinations of α and β , see Table 4-6. Depending on the entered statement, α indicates the specified register.

[Use examples]

(1) When there is no register specification

	Output source	Input source
ADD	А , #0С0H	A += #0C0H
ADDW	AX , #0С00H	AX += #0C00H

(2) When there is a register specification

	Output source	Input source								
MOV	A , !ABC	ABC += #0FCH (A)								
ADD	A , #0FCH									
MOV	!ABC , A									
MOVW	AX , HL	HL += #0FFFH (AX)								
ADDW	AX , #0FFFH									
MOVW	HL , AX									

(3) Increment with carry; no register specification

	Output source	Input source
ADDC	А , #50Н	A += #50H , CY

(4) Increment with carry; with register specification

	Output source	Input source
MOV ADDC MOV	A , PSW A , #50H PSW , A	PSW += #50H , CY (A)

Table 4-6 Generated Instructions for Increment Assignments

シンボル		β																						
		а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	٧	
α	а	CY																						
	b	Bit symbol																						
	С	Byte user symbol																						
	d	[HL].β																						*1
	е	Byte data																						*1
	f	A				*1	*1		*1	*1	*1			*1							*1	*1		*1
	g	Byte register																						
	h	R0																						
	i	R1																						
	j	sfr																						
	k	PSW																						
	ı	Word user symbol																						
	m	Word data																						
	n	AX																						*2
	0	Word regidter																						
	р	RP0																						
	q	sfrp																						
	r	SP																						
	S	Direct access symbol																						
	t	Indirect access symbol																						
	u	[DE]																						
	٧	Immediate symbol																						

*1: Generates ADD instruction. For increment with carry, ADDC instruction is generated.

*2: Generates ADDW instruction.

Empty spaces indicate errors.

Assignment statements DecrementAssign (-=)

(3) DecrementAssign (-=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] -= [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ , [ \Delta ] CY ] [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification
 - β is subtracted from α and the result is assigned to $\alpha.$
- When there is a register specification
 - α is assigned to the specified register.
 - β is subtracted from the contents of the specified register and the result is assigned to the specified register.
 - The contents of the specified register are assigned to α .
- Decrement with carry; no register specification
 - A decrement with carry operation is performed using the two operands α and β , and the result is assigned to α .
- Decrement with carry; with register specification
 - The contents of α are assigned to the specified register.
 - An decrement with carry operation is performed using the contents of the specified register and β , and the result is assigned to the specified register.
 - The contents of the specified register are assigned to α .

[Description]

- When there is no register specification
 - The contents of α and β can be entered in SUB and SUBW.
- When there is a register specification
 - The contents of α can be entered in MOV and MOVW.
 - The contents of β can be entered in SUB and SUBW.
- Decrement with carry; no register specification
 - The contents of α and β can be entered in SUBC.
- Decrement with carry; with register specification
 - The contents of α can be entered in MOV.
 - The contents of β can be entered in SUBC.

[Generated instructions]

(1) When there is no register specification

```
SUB \alpha , \beta
```

SUBW may be generated instead, depending on the operand.

(2) When there is a register specification

```
MOV Specified register , \alpha SUB Specified register , \beta MOV \alpha , specified register
```

SUBW may be generated instead, depending on the operand.

(3) Decrement with carry; no register specification

```
SUBC \alpha , \beta
```

(4) Decrement with carry; with register specification

```
MOV Specified register , \alpha SUBC Specified register , \beta MOV \alpha , specified register
```

For details of combinations of α and β , see Table 4-7. Depending on the entered statement, α indicates the specified register.

[Use examples]

(1) When there is no register specification

	Output source	Input source
SUB	А , #0С0H	A -= #0C0H
SUBW	AX , #0С00H	AX -= #0C00H

	Output source	Input source
MOV SUB MOV	A , !ABC A , #0FCH !ABC , A	!ABC -= #0FCH (A)
MOVW SUBW MOVW	AX , HL AX , #0FFFH HL , AX	HL -= #0FFFH (AX)

(3) Decrement with carry; no register specification

	Output source	Input source
SUBC	А , #50Н	A -= #50H , CY

(4) Decrement with carry; with register specification

Output source	Input source
MOV A , PSW SUBC A , #50H MOV PSW , A	PSW -= #50H , CY (A)

Table 4-7 Generated Instructions for Decrement Assignments

	Symbol		β																					
			а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	V
α	а	CY																						
	b	Bit symbol																						
	С	Byte user symbol																						
	d	[HL].β																						*1
	е	Byte data																						*1
	f	A				*1	*1		*1	*1	*1			*1							*1	*1		*1
	g	Byte register																						
	h	R0																						
	i	R1																						
	j	sfr																						
	k	PSW																						
	I	Word user symbol																						
	m	Word data																						
	n	AX																						*2
	О	Word register																						
	р	RP0																						
	q	sfrp																						
	r	SP																						
	S	Direct access symbol																						
	t	Indirect access symbol																						
	u [DE]																							
	٧	Immediate symbol																						

*1: Generates SUB instruction. For decrement with carry, SUBC instruction is generated.

*2: Generates SUBW instruction.

Assignment statements LogicalANDAssign (&=)

(4) LogicalANDAssign (&=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] &= [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ register specification ]
```

[Function]

- When there is no register specification

The logical AND (α & β) is obtained from the bits in α and β , and the result is assigned to α .

- When there is a register specification

 α is assigned to the specified register.

The logical AND (specified register & β) is obtained from the bits in the specified register and β , and the result is assigned to the specified register.

The contents of the specified register are assigned to α .

[Description]

- Where there is no register specification

The contents of α and β can be entered in AND and BF.

- Where there is a register specification

The contents of α can be entered in MOV and BF.

The contents of β can be entered in AND and BF.

[Generated instructions]

(1) When there is no register specification

< When α is CY >

```
BNC ?L1
BF β, ?L1
SET1 CY
BR ?L2
?L1:
CLR1 CY
?L2:
```

< When α is not CY >

```
AND \alpha , \beta
```

(2) When there is a register specification

< When the specified register is CY >

```
BF \alpha , ?L1 BF \beta , ?L1 SET1 \alpha BR ?L2 ?L1:
```

< When the specified register is not CY >

```
MOV Specified register , \alpha AND Specified register , \beta MOV \alpha , specified register
```

For details of combinations of α and β , see Table 4-8.

[Use examples]

(1) When there is no register specification

	Ou	tput source	Input source
	BNC BF SET1 BR	\$?L1 P1S.1 , \$?L1 CY ?L2	CY &= P1S.1
?L1 :	CLR1	СУ	
?L2 :	AND	A , #0FFH	A &= #0FFH

	Ot	utput source	Input source
	BF BF SET1 BR	A.1 , \$?L3 PORT3.0 , \$?L3 A.1 ?L4	A.1 &= PORT3.0 (CY)
?L3 :	CLR1		
?L4 :	MOV	A , [DE] A , #07H [DE] , A	[DE] &= #07H (A)

Table 4-8 Generated Instructions for Logical AND Assignments

	シンボル												1	3										
			а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	V
α	а	a CY		*2		*2								*2										
	b	Bit symbol																						
	С	Byte user symbol																						
	d	[HL].β																						*1
	е	Byte data																						*1
	f	A				*1	*1		*1	*1	*1			*1							*1	*1		*1
	g	Byte register																						
	h	R0																						
	i	R1																						
	j	sfr																						
	k	PSW																						
	ı	Word user symbol																						
	m	Word data																						
	n	AX																						
	0	Word register																						
	р	RP0																						
	q	sfrp																						
	r	SP																						
	S	Direct access symbol																						
	t	Indirect access symbol																						
	u	[DE]																						
	v Immediate symbol																							

*1: Generates AND instruction.

*2: Generates AND1 instruction.

Assignment statements LogicalORAssign (|=)

(5) LogicalORAssign (|=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] |= [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ register specification ]
```

[Function]

- When there is no register specification

The logical OR (α | β) is obtained from the bits in α and β , and the result is assigned to α .

- When there is a register specification

 α is assigned to the specified register.

The logical OR (specified register $| \beta \rangle$ is obtained from the bits in the specified register and β , and the result is assigned to the specified register.

The contents of the specified register are assigned to α .

[Description]

- When there is no register specification

The contents of α and β can be entered in OR and BF.

- When there is a register specification

The contents of α can be entered in MOV and BT.

The contents of β can be entered in OR and BF.

[Generated instructions]

(1) When there is no register specification

< When α is CY >

```
BC ?L1 BF \beta , ?L2 ?L1 : SET1 CY BR ?L3 ?L2 : CLR1 CY ?L3 :
```

< When α is not CY >

```
OR \alpha , \beta
```

(2) When there is a register specification

< When the specified register is CY >

```
BC ?L1 BF \beta , ?L2 ?L1 : SET1 CY BR ?L3 ?L2 : CLR1 CY
```

< When the specified register is not CY >

```
MOV Specified register , \alpha OR Specified register , \beta MOV \alpha , specified register
```

For details of combinations of α and β , see Table 4-9.

[Use examples]

(1) When there is no register specification

	Ou	itput source	Input source
	BC BF	\$?L1 P1S.1 , \$?L2	CY = P1S.1
?L1 :			
	SET1	CY	
	BR	?L3	
?L2 :			
	CLR1	CY	
?L3 :			
	OR	A , #OFFH	A = #0FFH

		Out	tput source	Input source							
		BT BF	A.1 , \$?L4 PORT3.0 , \$?L5	A.1 = PORT3.0 (CY)							
?L4	:										
		SET1	A.1								
		BR	?L6								
?L5	:										
		CLR1	A.1								
?L6	:										
		MOV OR MOV	A , [DE] A , #07H [DE] , A	[DE] = #07H (A)							

Table 4-9 Generated Instructions for Logical OR Assignments

	Symbol													3										
			а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	V
α	а	CY		*2		*2								*2										
	b	Bit symbol																						
	С	Byte user symbol																						
	d	[HL].β																						*1
	е	Byte data																						*1
	f	A				*1	*1		*1	*1	*1			*1							*1	*1		*1
	g	Byte register																						
	h	R0																						
	i	R1																						
	j	sfr																						
	k	PSW																						
	ı	Word user symbol																						
	m	Word data																						
	n	AX																						
	0	Word register																						
	р	RP0																						
	q	sfrp																						
	r	SP																						
	S	Direct access symbol																						
	t	Indirect access symbol																						
	u [DE]																							
	v Immediate symbol																							

*1: Generates OR instruction.

*2: Generates OR1 instruction.

Assignment statements LogicalXORAssign (^=)

(6) LogicalXORAssign (^=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] ^= [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ register specification ]
```

[Function]

- When there is no register specification

The logical XOR ($\alpha \land \beta$) is obtained from the bits in α and β , and the result is assigned to α .

- When there is a register specification

 α is assigned to the specified register.

The logical XOR (specified register $^{\land}$ $^{\land}$) is obtained from the bits in the specified register and $^{\land}$, and the result is assigned to the specified register.

The contents of the specified register are assigned to α .

[Description]

- When there is no register specification

The contents of α and β can be entered in XOR and BF.

- When there is a register specification

The contents of α can be entered in MOV and BT.

The contents of β can be entered in XOR and BF.

[Generated instructions]

(1) When there is no register specification

< When α is CY >

```
BNC
                   ?L1
                   \beta , ?L2
         BF
?L1 :
                    ?L3
         ВC
         BF
                   \beta , ?L3
?L2 :
         SET1
                    CY
                    ?L4
?L3 :
         CLR1
                    CY
?L4 :
```

< When α is not CY >

```
XOR \alpha , \beta
```

(2) When there is a register specification

< When the specified register is CY >

```
BF
                    \alpha , ?L1
          BF
                    \beta , ?L2
?L1 :
          BT
                    \alpha , ?L3
          BF
                    \beta , ?L3
?L2 :
          SET1
                    α
          BR
                    ?L4
?L3 :
          CLR1
?L4 :
```

< When the specified register is not CY >

```
MOV Specified register , \alpha XOR Specified register , \beta MOV \alpha , specified register
```

For details of combinations of α and β , see Table 4-10.

[Use examples]

	Ou	tput source	Input source
	BNC BF	\$?L1 P1S.1 , \$?L2	CY ^= P1S.1
?L1 :			
	BC	\$?L3	
	BF	P1S.1 , \$?L3	
?L2 :			
	SET1	CY	
	BR	?L4	
?L3 :			
	CLR1	CY	
?L4 :			
	XOR	A , #0FFH	A ^= #0FFH

(2) When there is a register specification

		Output source	Input source
	BF	A.1 , \$?L5	A.1 ^= PORT3.0 (CY)
	BF	PORT3.0 , \$?L6	
?L5	:		
	BT	A.1 , \$?L7	
	BF	PORT3.0 , \$?L7	
?L6	:		
	SET	71 A.1	
	BR	?L8	
?L7	:		
	CLF	R1 A.1	
?L8	:		
	7OM	/ A , [DE]	[DE] ^= #07H (A)
	XOI	R А, #07H	
	7OM	/ [DE] , A	

Table 4-10 Generated Instructions for Logical XOR Assignments

	Symbol			β																				
			а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	٧
α	а	CY		*2		*2								*2										
	b	Bit symbol																						
	С	Byte user symbol																						
	d	[HL].β																						*1
	е	Byte data																						*1
	f	A				*1	*1		*1	*1	*1			*1							*1	*1		*1
	g	Byte register																						
	h	R0																						
	i	R1																						
	j	sfr																						
	k	PSW																						
	I	Word user symbol																						
	m	Word data																						
	n	AX																						
	0	Word register																						
	р	RP0																						
	q	sfrp																						
	r	SP																						
	s	Direct access symbol																						
	t	Indirect access symbol																						
	u	[DE]																						
	٧	Immediate symbol																						

*1: Generates XOR instruction.

*2: Generates XOR1 instruction.

Assignment statements RightShiftAssign (>>=)

(7) RightShiftAssign (>>=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] >>= [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification $\alpha \text{ is shifted to the right of the } \beta \text{ bit, and the result is assigned to } \alpha.$
- When there is a register specification

 α is assigned to the specified register.

The contents of the specified register are shifted to the right of the β bit, and the result is assigned to the specified register.

The contents of the specified register are assigned to α .

[Description]

- When there is no register specification

The contents of α can be entered in A only.

The contents of β can be entered as numerals from 1 to 7.

- When there is a register specification

The contents of α can be entered in MOV.

The contents of β can be entered as numerals from 1 to 7.

The specified register can be entered in A only.

[Generated instructions]

(1) When there is no register specification

An AND instruction is generated after a ROR instruction is output β times.

```
ROR A , 1 : AND A , #0FFH SHR \beta
```

[Use examples]

(1) When there is no register specification

	Output source	Input source
ROR	A , 1	A >>= 4
ROR	A , 1	
ROR	A , 1	
ROR	A , 1	
AND	A , #0FFH SHR 4	

	Output source	Input source
MOV	A , CCV	CCV >>= 4 (A)
ROR	A , 1	
AND	A , #0FFH SHR 4	
MOV	CCV , A	

Assignment statements LeftShiftAssign (<<=)

(8) LeftShiftAssign (<<=)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] <<= [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification $\alpha \text{ is shifted to the left of the } \beta \text{ bit, and the result is assigned to } \alpha.$
- When there is a register specification

 $\boldsymbol{\alpha}$ is assigned to the specified register.

The contents of the specified register are shifted to the left of the β bit, and the result is assigned to the specified register.

The contents of the specified register are assigned to α .

[Description]

- When there is no register specification

The contents of α can be entered in A only.

The contents of β can be entered as numerals from 1 to 7.

- When there is a register specification

The contents of α can be entered in MOV.

The contents of β can be entered as numerals from 1 to 7.

The specified register can be entered in A only.

[Generated instructions]

(1) When there is no register specification

An AND instruction is generated after a ROL instruction is output β times.

```
ROL A , 1 : AND A , #LOW ( 0FFH SHL β )
```

[Use examples]

(1) When there is no register specification

	Output source	Input source
ROL	A , 1	A <<= 4
ROL	A , 1	
ROL	A , 1	
ROL	A , 1	
AND	A , #LOW (OFFH SHL 4)	

	Output source	Input source
MOV	A , CCV	CCV <<= 4 (A)
ROL	A , 1	
AND	A , #LOW (OFFH SHL 4)	
MOV	CCV , A	

4.3 Count Statements

Count statements Increment (++)

(9) Increment (++)

[Description format]

[
$$\Delta$$
] [size specification] [Δ] α [Δ] ++

[Function]

- 1 is added to the contents of α .

[Description]

- The contents of α can be entered in INC or INCW.

[Generated instructions]

INC
$$\alpha$$

INCW may be generated depending on the operands.

For details of α , see Table 4-11.

[Use examples]

	Output source	Input source
INC	H	H++
INC	CNT	CNT++
INCW	HL	HL++

Table 4-11 Generated Instructions for Increment

		Symbol	Generated instructions
α	а	CY	
	b	Bit symbol	
	С	[HL].β	
	d	Byte user symbol	*1
	е	Byte data	*1
	f	A	*1
	g	Byte register	*1
	h	R0	*1
	i	R1	*1
	j	sfr	
	k	PSW	
	I	Word user symbol	
	m	Word data	
	n	AX	*2
	0	Word register	*2
	р	RP0	*2
	q	sfrp	
	r	SP	
	s	Direct access symbol	
	t	Indirect access symbol	
	u	[DE]	
	٧	Immediate symbol	

*1: Generates INC instruction.

*2: Generates INCW instruction.

Count statements Decrement (--)

(10) Decrement (--)

[Description format]

[Δ] [size specification] [Δ] α [Δ] --

[Function]

- 1 is subtracted from the contents of α .

[Description]

- The contents of $\boldsymbol{\alpha}$ can be entered in DEC or DECW.

[Generated instructions]

DEC α

DECW may be generated depending on the operands.

For details of a, see Table 4-12.

[Use examples]

	Output source	Input source
DEC	H	H
DEC	CNT	CNT
DECW	HL	HL

Table 4-12 Generated Instructions for Decrement

		Symbol	Generated instructions
α	а	CY	
	b	Bit symbol	
	С	[HL].β	
	d	Byte user symbol	*1
	е	Byte data	*1
	f	A	*1
	g	Byte register	*1
	h	R0	*1
	i	R1	*1
	j	sfr	
	k	PSW	
	I	Word user symbol	
	m	Word data	
	n	AX	*2
	0	Word register	*2
	р	RP0	*2
	q	sfrp	
	r	SP	
	s	Direct access symbol	
	t	Indirect access symbol	
	u	[DE]	
	٧	Immediate symbol	

*1: Generates DEC instruction.

*2: Generates DECW instruction.

4.4 Exchange Statements

Exchange statements Exchange (<->)

(11) Exchange (<->)

[Description format]

```
[ \Delta ] [ size specification ] [ \Delta ] \alpha [ \Delta ] <-> [ \Delta ] [ size specification ] [ \Delta ] \beta [ \Delta ] [ ( register specification ) ]
```

[Function]

- When there is no register specification

The contents of α and β are exchanged.

- When there is a register specification

The contents of α are assigned to the specified register.

The contents of the specified register are exchanged with the contents of β .

The contents of the specified register are assigned to α .

[Description]

- Where there is no register specification

The contents of α and β can be entered in XCH or XCHW.

- When there is a register specification

The contents of α can be entered in MOV and MOVW.

The contents of β can be entered in XCH and XCHW.

[Generated instructions]

(1) When there is no register specification

хсн
$$\alpha$$
 , β

XCHW may be generated depending on the operands.

(2) When there is a register specification

```
MOV Specified register , \alpha XCH Specified register , \beta MOV \alpha , specified register
```

XCHW may be generated depending on the operands.

For details of combinations of α and β , see Table 4-13.

 $\boldsymbol{\alpha}$ indicates the specified register.

[Use examples]

(1) When there is no register specification

	Output source	Input source			
XCH	A , B	A <-> B			
XCHW	AX , BC	AX <-> BC			

	Output source	Input source
MOV XCH	A , DATA A , B	DATA <-> B (A)
MOV MOVW XCHW MOVW	DATA , A AX , DE AX , BC DE , AX	DE <-> BC (AX)

Table 4-13 Generated Instructions for Exchange

	Symbol			β																				
			а	b	С	d	е	f	g	h	i	j	k	I	m	n	О	р	q	r	s	t	u	٧
α	а	CY																						
	b	Bit symbol																						
	С	Byte user symbol																						
	d	[HL].β																						
	е	Byte data																						
	f	A			*1	*1		*1			*1		*1									*1	*1	
	g	Byte register																						
	h	R0																						
	i	R1																						
	j	sfr																						
	k	PSW																						
	I	Word user symbol																						
	m	Word data																						
	n	AX															*2							
	0	Word register																						
	р	RP0																						
	q	sfrp																						
	r	SP																						
	s	Direct access symbol																						
	t	Indirect access symbol																						
	u	[DE]																						
	٧	Immediate symbol																						

*1: Generates XCH instructions.

*2: Generates XCHW instructions.

4.5 Bit Manipulation Statements

Bit manipulation statements Set bit (=)

(12) Set bit (=)

[Description format]

```
[ \Delta ] \alpha_1 [ \Delta ] [ = [ \Delta ] \alpha_2 [ \Delta ] ... ] = [ \Delta ] 1 [ \Delta ] [ ( CY specification ) ] Enter a "1" at the end of the right side.
```

[Function]

- When there is no CY specification $\alpha_{\text{n}} \text{ is set (to a value of "1")}.$
- When there is a CY specification $\mbox{CY and } \alpha_{\mbox{\scriptsize n}} \mbox{ are set (to a value of "1")}.$

[Description]

- The contents of $\alpha_{\mbox{\scriptsize n}}$ can be entered in a SET1 instruction.

Up to 32 of the assignment operator "=" can be entered in one line. An error occurs when more than 32 are entered. If even one error occurs during sequential assignments, no instructions will be generated.

[Generated instructions]

(1) When there is no CY specification

```
SET1 \alpha_1
```

(2) When there is no CY specification in sequential assignments

(3) When there is a CY specification

```
\begin{array}{ccc} \text{SET1} & \text{CY} \\ \text{SET1} & \alpha_1 \end{array}
```

(4) When there is a CY specification in sequential assignments

For details, see Table 4-14.

[Use examples]

(1) When there is no CY specification

	Output source	Input source
SET1	A.3	A.3 = 1
SET1	CY	CY = 1
SET1	BIT3	BIT1 = BIT2 = BIT3 = 1
SET1	BIT2	
SET1	BIT1	

(2) When there is a CY specification

	Output source	Input source
SET1	CY	A.5 = 1 (CY)
SET1	A.5	
SET1	CY	BIT1 = BIT2 = BIT3 = 1 (CY)
SET1	BIT3	
SET1	BIT2	
SET1	BIT1	

Table 4-14 Generated Instructions for Set Bit

		Symbol	Generated instructions
α	а	CY	*1
	b	Bit symbol	*1
	С	[HL].β	*1
	d	Byte user symbol	*1
	е	Byte data	
	f	A	
	g	Byte register	
	h	R0	
	i	R1	
	j	sfr	
	k	PSW	
	I	Word user symbol	*1
	m	Word data	
	n	AX	
	0	Word register	
	р	RP0	
	q	sfrp	
	r	SP	
	s	Direct access symbol	
	t	Indirect access symbol	
	u	[DE]	
	٧	Immediate symbol	

*1: Generates SET1 instruction.

Bit manipulation statements Clear bit (=)

(13) Clear bit (=)

[Description format]

```
[ \Delta ] \alpha_1 [ = [ \Delta ] \alpha_2 [ \Delta ] ... ] = [ \Delta ] 0 [ \Delta ] [ ( CY specification ) ] Enter a "0" at the end of the right side.
```

[Function]

- When there is no CY specification α_n is cleared (to a value of "0").
- When there is a CY specification $\mbox{CY and } \alpha_{\mbox{\scriptsize n}} \mbox{ are cleared (to a value of "0")}.$

[Description]

- The contents of α_n can be entered in a CLR1 instruction. Up to 32 of the assignment operator "=" can be entered in one line. An error occurs when more than 32 are entered. If even one error occurs during sequential assignments, no instructions will be generated.

[Generated instructions]

(1) When there is no CY specification

```
CLR1 \alpha_1
```


(2) When there is no CY specification in sequential assignments

```
CLR1 \alpha_n
CLR1 \alpha_{n-1}
:
CLR1 \alpha_2
CLR1 \alpha_1
```

(3) When there is a CY specification

```
CLR1 CY
CLR1 α<sub>1</sub>
```

(4) When there is a CY specification in sequential assignments



For details, see Table 4-15.

[Use examples]

(1) When there is no CY specification

	Output source	Input source
CLR1	A.3	A.3 = 0
CLR1	CY	CY = 0
CLR1	BIT3	BIT1 = BIT2 = BIT3 = 0
CLR1	BIT2	
CLR1	BIT1	

(2) When there is a CY specification

	Output source	Input source
CLR1	CY	A.5 = 0 (CY)
CLR1	A.5	
CLR1	CY	BIT1 = BIT2 = BIT3 = 0 (CY)
CLR1	BIT3	
CLR1	BIT2	
CLR1	BIT1	

Table 4-15 Generated Instructions for Clear Bit

		Symbol	Generated instructions
α	а	CY	*1
	b	Bit symbol	*1
	С	[HL].β	*1
	d	Byte user symbol	*1
	е	Byte data	
	f	A	
	g	Byte register	
	h	R0	
	i	R1	
	j	sfr	
	k	PSW	
	I	Word user symbol	*1
	m	Word data	
	n	AX	
	0	Word register	
	р	RP0	
	q	sfrp	
	r	SP	
	S	Direct access symbol	
	t	Indirect access symbol	
	u	[DE]	
	٧	Immediate symbol	

^{*1:} Generates CLR1 instruction.

CHAPTER 5 DIRECTIVES

This chapter describes directives. In this case, "directives" means various directives that the ST78K0S requires to execute a series of processes.

5.1 Overview

Directives are entered into source programs as various directives that the ST78K0S requires to execute a series of processes.

The use of directives can make source program coding easier.

Directives are not output in output files.

5.2 Directive Functions

The following pages describe the functions of the various directive functions.

The use examples show as comment statements the source files to which generated instructions are input.

Table 5-1 List of Directives

Type of directive	Directive name
Symbol definition directive (#define)	#define
Conditional processing directive (#ifdef / #else / #endif)	<pre>#ifdef : #else : #endif</pre>
Include directive (#include)	#include
CALLT replacement directive (#defcallt)	<pre>#defcallt : #endcallt</pre>

#DEFINE

(1) Symbol definition directive (#define)

[Description format]

[Δ] # [Δ] define Δ symbol Δ character string

[Function]

- This directive replaces the specified character string with a symbol that has been entered in the source program.

[Description]

- The "#" character must always be entered at the start of the symbol, except when starting with a white space or a horizontal tab.
- Symbols start with a letter and are composed of alphanumeric characters. The first 31 characters are valid.

 If a symbol with more than 31 characters is specified, the 32nd and subsequent characters are ignored.
- Character strings are defined as strings of characters from among the characters in the set listed in "2.2 (1)
 Character set". They cannot include white spaces or quotation marks. Any character strings that contain white spaces or quotation marks will be ignored as processing continues.
- This directive is useful when coding easy-to-read symbols, such as numerical values.
- Reserved words cannot be entered as symbols.
- Reserved words can be entered as character strings.
- If the same symbol is defined twice, a warning message is output.
- Character strings that have been converted to secondary source files are output. The #define statement is not output.
- If a converted character string has already been defined by another #define statement, it can be reconverted up to 31 times. An error message is output during the 32nd conversion, and the definition is ignored during subsequent conversions.
- This directive can be entered anywhere in the source code.
- A warning message is output when two or more symbols specifying option "-d" are entered, and the #define statement is valid.

[Use examples]

Output source	Input source
MOV X , #0 CALL !xxx MOV A , X CMP A , #TRUE BNZ \$?L1 MOV B , #0C5H ?L1 :	<pre>#define TRUE 1 X = #0 CALL !xxx if (X == #TRUE) (A) B = #0C5H endif</pre>

#IFDEF / #ELSE / #ENDIF

(2) Conditional processing directive (#ifdef / #else / #endif)

[Description format]

```
[ \Delta ] # [ \Delta ] ifdef \Delta symbol text 1 [ \Delta ] # [ \Delta ] else text 2 [ \Delta ] # [ \Delta ] endif
```

[Function]

- This directive performs conditional processing.
 - When the symbol has not been defined
 If #else has been entered, text 1 is skipped and text 2 becomes a processing object.
 - (2) When the symbol has been defined
 If #else has been entered, text 1 becomes a processing object and text 2 is skipped.

[Description]

- The "#" character must always be entered at the start of the symbol, except when starting with a white space or a horizontal tab.
- Symbols start with a letter and are composed of alphanumeric characters. The first 31 characters are valid.
- Symbols are defined by a previously entered #define statement or by specifying the "-d" option at startup.
- This directive can be nested in up to eight levels.
- #else can be omitted.

[Use examples]

- When the following has been entered on the command line (and the symbol has been defined) C > st78k0s -cP9014 sample.st -dSYM

	Output source	Input source
MOV	А , #00Н	#ifdef SYM A = #00H
		#else A = #0FFH
		#endif

- When the following has been entered on the command line (and the symbol has not been defined)

C > st780 -cP9014 sample.st

Output source	Input source
	#ifdef SYM A = #00H
MOV A , #0FFH	<pre>#else A = #0FFH #endif</pre>

#INCLUDE

(3) Include directive (#include)

[Description format]

[
$$\Delta$$
] # [Δ] include Δ "file name"

[Function]

- This line is replaced by the specified file name and becomes a processing object as the ST78K0S source program.

[Description]

- The "#" character must always be entered at the start of the symbol, except when starting with a white space or a horizontal tab.
- This directive can be entered in any line in the source program.
- An include directive cannot be entered in an include file. In other words, nesting of include directives is not allowed.
- Input source file names specified at startup, output file names, and error file names cannot be specified as the file name in this directive.
- Drive and directory names can be entered before file names. If no drive or directory is entered, processing assumes that the include file belongs to the current drive and current directory.
- The "-i" option can be used to specify a drive and directory for the include file when the ST78K0S is activated.

[Use examples]

Output source	Input source
MOV A , #08H MOV B , #0AH	<pre>#include "sample.inc" A = SYM1 ; #define SYM1 #08H B = SYM2 ; #define SYM2 #0AH</pre>

#DEFCALLT

(4) CALLT replacement directive (#defcallt)

[Description format]

```
[ \Delta ] # [ \Delta ] defcallt \Delta CALLT table label [ \Delta ] CALL \Delta ! label [ \Delta ] # [ \Delta ] endcallt
```

[Function]

- The CALL instruction for a registered label is replaced by a CALLT instruction and is output to a secondary file.

[Description]

- This directive defines labels that can be registered to the CALL table, as opposed to the CALL instructions that are entered into the source program. All of the CALL instructions for these defined labels are replaced by CALLT labels.
- This directive can be defined up to 32 times. An error message is output during the 33rd definition, and the definition is ignored as processing continues.
- If the same pattern is defined twice, an error message is output and the second definition is ignored as processing continues.

[Use examples]

Output source			In	put source	
			#DEFCAL	CALL	@ABC ! ABC
CALL_T @ABC :	MOV CALLT CALL CSEG DW	R0 , #0 [@ABC] !LABEL AT 40H ABC	CALL_T @ABC :	R0 = #0 CALL CALL CSEG DW	!ABC !LABEL AT 40H ABC

CHAPTER 6 CONTROL INSTRUCTIONS

This chapter describes structured assembler control instructions. Control instructions provide detailed instructions for the structured assembler's operations.

6.1 Overview

Control instructions, which are entered into the source program, set various directives that the ST78K0S requires to execute a series of processes.

Entering control instructions saves the time that would otherwise be required for specifying options when activating a program.

6.2 Assembler Control Instructions

First, it must be determined whether or not each assembler control instruction can be entered in a module header

If there is an assembler control instruction that cannot be entered in a module header, subsequent processing proceeds as the module body. If an assembler control instruction that can only be entered in a module header is instead entered in a module body, an error message is output and processing is aborted.

This preprocessor does not confirm the accuracy of parameter specifications except for processor type specification control instructions (\$PROCESSOR, \$PC), and kanji code specification control instructions (\$KANJICODE) . For description of the description format for other control instructions, see the RA78KOS Assembler Package Language User's Manual.

Table 6-1 lists control instructions that can be entered only in module headers.

Table 6-2 lists control instructions that are recognized as the module body.

Table 6-1 Control Instructions that Can Be Entered Only in Module Headers

Control instruction
[Δ] \$[Δ] PC ([Δ] model name [Δ])
[Δ]\$[Δ]DEBUG
[Δ]\$[Δ]DG
[\(\)] \(\) NODEBAG
[Δ]\$[Δ]NODG
[Δ]\$[Δ]DEBUGA
[\(\)] \(\) [\(\)] NODEBAGA
[Δ]\$[Δ]XREF
[Δ]\$[Δ]XR
[Δ]\$[Δ]NOXREF
[Δ]\$[Δ]NOXR
[Δ] \$ [Δ] TITLE [Δ] ([Δ] 'title string' [Δ])
[Δ]\$[Δ]TT[Δ]([Δ]'title string'[Δ])
[\(\)] \$ [\(\)] \$ \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ [\(\)] \$ \$ \$ [\(\)] \$ \$ [\(\
[Δ]\$[Δ]NOSYMLIST
[Δ]\$[Δ]FORMFEED
[Δ]\$[Δ]NOFORMFEED
$[\Delta] \ \ [\Delta] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
[Δ] \$ [Δ] LENGTH [Δ] ([Δ] constant [Δ])
$[\Delta] $ [\Delta] TAB [\Delta] ([\Delta] constant [\Delta])$
[Δ]\$[Δ]KANJICODE Δ kanji code

Table 6-2 Control Instructions that Are Recognized as the Module Body

Control instruction
[Δ] \$ [Δ] INCULUDE [Δ] ([Δ] file name [Δ])
$[\Delta]$ $[\Delta]$ IC $([\Delta]$ file name $[\Delta]$)
[Δ]\$[Δ]EJECT
[Δ]\$[Δ]EJ
[Δ]\$[Δ]LIST
[Δ]\$[Δ]LI
[Δ]\$[Δ]NOLIST
[Δ]\$[Δ]NOLI
[Δ]\$[Δ]GEN
[Δ]\$[Δ]NOGEN
[Δ]\$[Δ]COND
[Δ]\$[Δ]NOCOND
$[\Delta] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
$[\Delta] $ [\Delta] ST [\Delta] ([\Delta] 'character string' [\Delta])$
$[\Delta] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
$[\Delta] \ \ [\Delta] \ \ RESET \ [\Delta] \ ([\Delta] \ \ switch \ name \ [[\Delta] : [\Delta] \ \ switch \ name \ \ [\Delta])$
$[\Delta] \ \ [\Delta] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
[Δ] \$ [Δ] _IF Δ conditional expression
$[\Delta] $ [\Delta] ELSEIF [\Delta] ([\Delta] switch name [[\Delta] : [\Delta] switch name [\Delta])$
[Δ]\$[Δ]_ELSEIF Δ conditional expression
[Δ]\$[Δ]ELSE
[Δ]\$[Δ]ENDIF

6.3 Control Instruction Functions

The various functions of control instructions are listed in Table 6-3 below.

Table 6-3 Control Instruction List

Type of control instruction	Control instruction	
Processor type specification instruction	\$PROCESSOR / \$PC	
Kanji code specification control instructions	\$KANJICODE	

The functions of these three types of control instructions are described below.

\$PROCESSOR / \$PC

(1) Processor type specification instruction (\$PROCESSOR / \$PC)

[Description format]

[Function]

- This control instruction specifies the model in the source module that is the object for assembly.

[Description]

- Although this control instruction specifies the model that is the object for assembly by the assembler, it can also be used to specify the model that is the object for the structured assembler.
- If the specified model differs from that specified via the "-c" option, the model specified via the "-c" option takes priority. When such a conflict arises, a warning message is output. The "\$" in the input source file's control instruction is replaced by a ";" in the secondary source file that is output, and the model specified via an option is output as the processor model specification control instruction. No message is output if the same model name is specified by the "-c" option. If there is no specification via the "-c" option, the specification must be entered at the start of the source module (not including spaces or comments).
- An error occurs when this control instruction is entered more than once.
- An error occurs if neither this control instruction nor the "-c" option is used to specified a model name.
- An error occurs if this control instruction is entered anywhere other than in the module header.

[Code example]

```
$PROCESSOR ( P9014 )
$PC ( P9014 )
```

\$KANJICODE

(2) Kanji code specification control instruction (\$KANJICODE)

[Description format]

[Δ] \$ [Δ] KANJICODE Δ kanji code

- Default assumption

Windows: \$KANJICODE SJIS
Solaris: \$KANJICODE EUC

[Function]

- The kanji codes used in comments are interpreted as follows.

Table 6-4 Interpretation of Kanji Code

Kanji code	Interpretation
SJIS	Interpreted as SHIFT-JIS code
EUC	Interpreted as EUC code
NONE	Not interpreted as kanji code

[Description]

- This control instruction can be entered in the module header section of an input source file.
- An error occurs if this control instruction is entered anywhere other than in the module header.
- If this control instruction is entered more than once, the most recent one takes priority.
- This preprocessor outputs the specified control instruction to a secondary source file.

SJIS: \$KANJICODE SJIS
EUC: \$KANJICODE EUC
NONE: \$KANJICODE NONE

If the same control instruction is entered in a secondary source file, the control instruction is not output.

However, error checking is performed.

- Kanji code specifications are ranked in terms of priority as follows.
 - 1. Specification of -zs/-ze/-zn option
 - 2. Specification of the kanji code specification control instruction (\$KANJICODE)
 - 3. Specification of the environmental variable LANG78K
 - 4. Default specification of each OS

[Code example]

\$KANJICODE SJIS

APPENDIX A SYNTAX LISTS

Table A-1 Control Statements

Control statement	Coding format	
if statement if ~ elseif ~ else ~ endif	<pre>if (conditional expression 1) [(register name)] if block elseif (conditional expression 2) [(register name)] elseif block else else block endif</pre>	
switch statement switch ~ case ~ default ~ ends	<pre>switch (symbol) [(register name)]</pre>	
for statement for ~ next	for (expression; conditional expression; expression) [(register name)] Instruction group next	
while statement while ~ endw	<pre>while (conditional expression) [(register name)]</pre>	
until statement repeat ~ until	repeat Instruction group until (conditional expression) [(register name)]	
break statement break	break	
continue statement continue	continue	
goto statement goto	goto label	
if_bit statement if_bit ~ elseif_bit ~ else ~ endif	<pre>if_bit (conditional expression 1) [(register name)]</pre>	
while_bit statement while_bit ~ endw	<pre>while_bit (conditional expression) [(register name)]</pre>	

Table A-1 Control Statements

Control statement	Coding format	
until_bit statement repeat ~ until_bit	repeat Instruction group until_bit (conditional expression) [(register name)]	

Table A-2 Conditional Expressions

Conditional expression	Coding format	Function
Equal (==)	α == β	True when $\alpha = \beta$, false when $\alpha \neq \beta$
NotEqual (!=)	α != β	True when $\alpha \neq \beta$, false when $\alpha = \beta$
LessThan (<)	α < β	True when $\alpha < \beta$, false when $\alpha >= \beta$
GreaterThan (>)	α > β	True when $\alpha > \beta$, false when $\alpha <= \beta$
GreaterEqual (>=)	α >= β	True when $\alpha >= \beta$, false when $\alpha < \beta$
LessEqual (<=)	α <= β	True when $\alpha <= \beta$, false when $\alpha > \beta$
FOREVER (forever)	forever	Sets endless loop for loop statement
Positive logic (bit) Bit symbol	Bit symbol	True when value of specified bit symbol is 1
Negative logic (bit) !bit symbol	!bit symbol	True when value of specified bit symbol is 0
Logical AND (&&)	Conditional expression 1 && conditional expression 2	True when both conditional expression 1 and conditional expression 2 are true
Logical OR ()	Conditional expression 1 conditional expression 2	True when either conditional expression 1 or conditional expression 2 is true

Table A-3 Expressions

Expression		Coding format	Function
Assign		α = β	α <- β
Assign (=)	Assign (with register specification)	α = β (γ)	(γ) <- β, α <- (γ)
	Sequential assign	$\alpha_1 = \ldots = \alpha_n = \beta$	α ₁ <- β,, α _n <- β
	Sequential assign (with register specification)	$\alpha_1 = \ldots = \alpha_n = \beta (\gamma)$	$\gamma <- \beta, \alpha_1 <- \gamma,, \alpha_n <- \gamma$
	Increment assignment	α += β	α <- α + β
	Increment assignment (with register specification)	α += β (Register)	$\gamma <- \alpha, \gamma <- \gamma + \beta, \alpha <- \gamma$
IncrementAs sign (+=)	Increment assignment (with register specification)	α += β , CY	α <- α + β, CY
	Increment assignment (with register specification)	α += β , CY (Register)	$\gamma \leftarrow \alpha, \gamma \leftarrow \gamma + \beta, CY, \alpha \leftarrow \gamma$
	Decrement assignment	α -= β	α <- α - β
Decrement	Decrement assignment (with register specification)	α -= β (Register)	γ <- α, γ <- γ - β, α <- γ
DecrementA ssign (-=)	Decrement assignment (with register specification)	α -= β , CY	α <- α - β, CΥ
	Decrement assignment (with register specification)	α -= β , CY (Register)	γ <- α, γ <- γ - β, CY, α <- γ
LagicalAND	Logical AND assignment	α &= β	$\alpha \leftarrow \alpha \cap \beta$
LogicalAND Assign (&=)	Logical AND assignment (with register specification)	α &= β (Register)	$\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cap \beta, \alpha \leftarrow \gamma$
LogicalORA	Logical OR assignment	α = β	$\alpha \leftarrow \alpha \cup \beta$
ssign (=)	Logical OR assignment (with register specification)	α = β (Register)	$\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cup \beta, \alpha \leftarrow \gamma$
LogicalVOB	Logical XOR assignment	α ^= β	α <- α ^ β
LogicalXOR Assign (^=)	Logical XOR assignment (with register specification)	α ^= β (Register)	γ <- α, γ <- γ ^ β, α <- γ
RightShiftAs	Right shift (rotate) assignment	α >>= β	(α shifted to right of β bit)
sign (>>=)	Right shift assignment (with register specification)	$\alpha >>= \beta$ (Register)	$\gamma <- \alpha$, (γ shifted to right of β bit), $\alpha <- \gamma$
LaffObiffA ==:	Left shift assignment	α <<= β	(α shifted to left of β bit)
LeftShiftAssi gn (<<=)	Left shift assignment (with register specification)	$\alpha <<= \beta$ (Register)	$\gamma <- \alpha$, (γ shifted to left of β bit), $\alpha <- \gamma$
Increment (Increment	α ++	α <- α + 1
Decrement (Decrement	α	α <- α - 1

Table A-3 Expressions

Expression		Coding format	Function
Evelones (Exchange	α <->= β	α <- α <->= β
Exchange (Exchange (with register specification)	α <->= β (γ)	γ <- α, γ <- γ <-> β, α <- γ
	Set bit	α = 1	α <- 1
Set bit (=)	Set bit (with register specification)	$\alpha = 1$ (CY)	CY <- 1, α <- 1
	Sequential set bit	$\alpha_1 = \ldots = \alpha_n = 1$	α _n <- 1,, α ₁ <- 1
	Sequential set bit (with register specification)	$\alpha_1 = \ldots = \alpha_n = 1$ (CY)	CY <- 1, α _n <- 1,, α ₁ <- 1
	Clear bit	α = 0	α <- 0
Clear bit (=)	Clear bit (with register specification)	$\alpha = 0$ (CY)	CY <- 0, α <- 0
	Sequential clear bit	$\alpha_1 = \ldots = \alpha_n = 0$	α _n <- 0,, α ₁ <- 0
	Sequential clear bit (with register specification)	$\alpha_1 = \ldots = \alpha_n = 0$ (CY)	CY <- 0, α _n <- 0,, α ₁ <- 0

Table A-4 Directives

Directive	Coding format	
#define Symbol definition directive (#define)	#define symbol character string	
#ifdef Conditional processing directive (#ifdef / #else / #endif)	<pre>#ifdef symbol text 1 #else text 2 #endif</pre>	
#include Include directive (#include)	#include "file name"	
#defcallt CALLT replacement directive (#defcallt)	#defcallt CALLT table label CALL label #endcallt	

Table A-5 Control Instructions

Control Instruction	Coding format
Processor type specification instruction (\$PROCESSOR / \$PC)	\$PROCESSOR (model name)
Kanji code specification control instruction (\$KANJICODE)	\$KANJICODE Kanji code

APPENDIX B LISTS OF GENERATED INSTRUCTIONS

Table B-1 Generated Instructions for Comparison Expressions

Comparison	expression	Generated instruction		Control statement condition
		CMP (W) BNZ	α , β \$?LFALSE	lower case letters
	α == β	CMP (W) BZ BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
Equal (==)		MOV (W) CMP (W) BNZ		lower case letters
	$\alpha == \beta (\gamma)$	MOV (W) CMP (W) BZ BR ?LTRUE :	γ , α γ , β \$?LTRUE LFALSE	upper case letters
		CMP (W) BZ	α , β $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	lower case letters
NotEqual (!=	α!=β	CMP (W) BNZ BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
		MOV (W) CMP (W) BZ	γ , α γ , β \$?LFALSE	lower case letters
	α!=β(γ)	MOV (W) CMP (W) BNZ BR ?LTRUE :	γ , α γ , β \$?LTRUE ?LFALSE	upper case letters

Table B-1 Generated Instructions for Comparison Expressions

Comparison	Comparison expression		erated instruction	Control statement condition
		CMP (W) BNC	α , β \$?LFALSE	lower case letters
	α < β	CMP (W) BC BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
LessThan (<)		MOV (W) CMP (W) BNC	γ , α γ , β \$?LFALSE	lower case letters
	α < β (γ)	MOV (W) CMP (W) BC BR ?LTRUE :		upper case letters
		CMP (W) BZ BC	α , β \$?LFALSE \$?LFALSE	lower case letters
	α > β	CMP (W) BZ BNC BR ?LTRUE :	α , β \$\$ + 4 \$?LTRUE ?LFALSE	upper case letters
GreaterThan (>)	α > β (γ)	MOV (W) CMP (W) BZ BC	_	lower case letters
		MOV (W) CMP (W) BZ BNC BR ?LTRUE :	specified register , α specified register , β \$\$ + 4 \$?LTRUE ?LFALSE	upper case letters
		CMP (W) BC	α , β \$?LFALSE	lower case letters
GreaterEqual (>=)	α >= β	CMP (W) BNC BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
		MOV (W) CMP (W) BC		lower case letters
	$\alpha >= \beta (\gamma)$	MOV (W) CMP (W) BNC BR ?LTRUE :	γ , α γ , β \$?LTRUE ?LFALSE	upper case letters

Table B-1 Generated Instructions for Comparison Expressions

Comparison expression		Generated instruction		Control statement condition
		BZ \$, β \$ + 4 ?LFALSE	lower case letters
	α <= β	BZ \$ BC \$	z , β ?LTRUE ?LTRUE LFALSE	upper case letters
LessEqual (CMP (W) sj BZ \$	pecified register , α pecified register , β $\$$ + 4 ?LFALSE	lower case letters
	$\alpha \leq \beta (\gamma)$	CMP (W) sj BZ \$ BC \$	pecified register , α pecified register , β ?LTRUE ?LTRUE LFALSE	upper case letters

 γ : specified register

Table B-2 Generated Instructions for Test Bit Expressions

Test bit expression	Gene	Control statement condition	
	BNC	\$?LFALSE	lower case letters (CY)
	BNZ	\$?LFALSE	lower case letters (Z)
	BF	bit symbol , \$?LFALSE	lower case letters
Bit symbol if_bit (bit symbol) elseif_bit (bit symbol)	BC BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters (CY)
while_bit (bit symbol) until_bit (bit symbol)	BZ BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters (Z)
	BT BR ?LTRUE :	bit symbol , \$?LTRUE ?LFALSE	upper case letters
	BC	\$?LFALSE	lower case letters (CY)
	BZ	\$?LFALSE	lower case letters (Z)
	BT	bit symbol , \$?LFALSE	lower case letters
!bit symbol if_bit (!bit symbol) elseif_bit (!bit symbol) while_bit (!bit symbol) until_bit (!bit symbol)	BNC BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters (CY)
	BNZ BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters (Z)
	BF BR ?LTRUE :	bit symbol , \$?LTRUE ?LFALSE	upper case letters

Table B-3 Generated Instructions for Logic Expressions

Logic expression		Generated inst	truction	Control statement condition
		CMP (W) BNZ	α , β \$?LFALSE	lower case letters
	α == β &&	CMP (W) BZ BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
		CMP (W) BZ	α , β \$?LFALSE	lower case letters
	α!=β&&	CMP (W) BNZ BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
		CMP (W) BNC	α , β \$?LFALSE	lower case letters
	α < β &&	CMP (W) BC BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
Logical AND (&&)		CMP (W) BZ BC	α , β $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	lower case letters
	α > β &&	CMP (W) BZ BNC BR ?LTRUE:	α , β \$\$ + 4 \$?LTRUE ?LFALSE	upper case letters
		CMP (W) BC	lpha , eta \$?LFALSE	lower case letters
	α >= β &&	CMP (W) BNC BR ?LTRUE :	α , β \$?LTRUE ?LFALSE	upper case letters
		CMP (W) BZ BNC	α , β \$\$ + 4 \$?LFALSE	lower case letters
	α <= β &&	CMP (W) BZ BC BR ?LTRUE :	α , β \$?LTRUE \$?LTRUE ?LFALSE	upper case letters

Table B-3 Generated Instructions for Logic Expressions

Logic exp	pression	Generated instruction		Control statement condition
		BNC	\$?LFALSE	lower case letters
	CY &&	BC BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters
		BNZ	\$?LFALSE	lower case letters
	Z &&	BZ BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters
		BF	bit symbol , \$?LFALSE	lower case letters
Logical AND	bit symbol &&	BT BR ?LTRUE :	bit symbol , \$?LTRUE ?LFALSE	upper case letters
(&&)		ВС	\$?LFALSE	lower case letters
	!CY &&	BNC BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters
		BZ	\$?LFALSE	lower case letters
	!Z &&	BNZ BR ?LTRUE :	\$?LTRUE ?LFALSE	upper case letters
		BT	bit symbol , \$?LFALSE	lower case letters
	!bit symbol &&	BF BR ?LTRUE :	bit symbol , \$?LTRUE ?LFALSE	upper case letters

Table B-3 Generated Instructions for Logic Expressions

Logic exp	pression Generated instruction		Control statement condition	
	α == β	CMP (W BZ) α, β \$?LFALSE	
	α!=β	CMP (W BNZ) α , β \$?LFALSE	
	α < β	CMP (W BC) α , β \$?LFALSE	
	α > β	CMP (W BZ BNC) α, β \$?LFALSE \$?LFALSE	
	α >= β	CMP (W BNC) α , β \$?LFALSE	
Logical OR (α <= β	CMP (W BZ BC) α, β \$?LFALSE \$?LFALSE	none
	CY	BC	\$?LFALSE	
	Z	BZ	\$?LFALSE	
	bit symbol	ВТ	bit symbol , \$?LFALSE	
	!CY	BNC	\$?LFALSE	
	!Z	BNZ	\$?LFALSE	
	!bit symbol	BF	bit symbol , \$?LFALSE	

Table B-4 Expressions

Expression		Generated instruction		
			MOV	α ₁ , β
	$\alpha = \beta$		MOVW	α_1 , β
		?L1 :	BNC SET1 BR CLR1	?L1 α ?L2 α
		?L2 :		
Assign (=)			MOV	γ , β α_1 , γ
			MOVW MOVW	γ , β α_1 , γ
	$\alpha = \beta (\gamma)$	27.1	BF SET1 BR	β , ?L1 α ?L2
		?L1 :	CLR1	α
	α += β		ADD	α , β
			ADDW	α , β
	$\alpha += \beta (\gamma)$		MOV ADD MOV	γ , α γ , β α , γ
IncrementAssign (+=)			MOVW ADDW MOVW	γ , α γ , β α , γ
	α += β, CY		ADDC	α , β
	$\alpha += \beta$, CY (γ)		MOV ADDC MOV	γ , α γ , β α , γ
	α -= β		SUB	α , β
			SUBW	α , β
	α -= β (γ)		MOV SUB MOV	γ, α γ, β α, γ
DecrementAssign (-=)	ω - p(1)		MOVW SUBW MOVW	γ, α γ, β α, γ
	α -= β, CY		SUBC	α , β
	α -= β, CY (γ)		MOV SUBC MOV	γ , α γ , β α , γ

Table B-4 Expressions

Expression		Generated instruction		
	α &= β	?L1 :	AND BNC BF SET1 BR CLR1	α , β ?L1 β , ?L1 CY ?L2 CY
LogicalANDAssign (&=)	α &= β (γ)	?L1 : ?L2 :	MOV AND MOV BF BF SET1 BR CLR1	γ , α γ , β α , γ α , ?L1 β , ?L1 α ?L2
	α = β	?L1 : ?L2 : ?L3 :	OR BC BF SET1 BR CLR1	α , β ?L1 β , ?L2 CY ?L3
LogicalORAssign (=)	α = β (γ)	?L1 : ?L2 : ?L3 :	MOV OR MOV BT BF SET1 BR CLR1	γ , α γ , β α , γ α , ?L1 β , ?L2 α ?L3

Table B-4 Expressions

Expression			Ge	enerated instruction
	α ^= β	?L1 : ?L2 : ?L3 : ?L4 :	XOR BNC BF BC BF SET1 BR CLR1	α , β ?L1 β , ?L2 ?L3 β , ?L3 CY ?L4
LogicalXORAssign (^=)	α ^= β (γ)	?L1 : ?L2 : ?L3 : ?L4 :	MOV XOR MOV BF BF BT BF SET1 BR	γ , α γ , β α , γ α , ?L1 β , ?L2 α , ?L3 β , ?L3 α ?L4
RightShiftAssign (>>=)	$\alpha >>= \beta$ $\alpha >>= \beta (\gamma)$		ROR : AND MOV ROR : AND MOV	A , 1 A , #0FFH SHR β A , α A , 1 A , #0FFH SHR β α , A
LeftShiftAssign (<<=)	$\alpha <<= \beta$ $\alpha <<= \beta (\gamma)$		ROL: AND MOV ROL: AND MOV	A , 1 A , #LOW (0FFH SHL β) A , α A, 1 A , #LOW (0FFH SHL β) α , A
Increment (++)	α ++		INC	α
Decrement ()	α		DEC DECW	α

Table B-4 Expressions

Expression		Generated instruction
	α <-> β	хсн α , β
		XCHW α , β
Exchange (<->)	α <-> β (γ)	MOV γ , α XCH γ , β MOV α , γ
		MOVW γ , α XCHW γ , β MOVW α , γ
	α = 1	SET1 α_1
Set bit (=)	α = 1 (CY)	SET1 CY SET1 α_1
	$\alpha = 0$	CLR1 α_1
Clear bit (=)	α = 0 (CY)	CLR1 CY CLR1 α_1

APPENDIX C INDEX

Symbols #DEFCALLT 143 #DEFINE 138 #ELSE 140 #ENDIF 140 #IFDEF 31, 140 #INCLUDE 31, 142 \$KANJICODE 149 \$PC 148 \$PROCESSOR 148	for 47 FOREVER (forever) 81 G goto 59 GreaterEqual 75 GreaterThan 72
A Assembler control instruction 24 Assembler operator 23 Assembly language 18 Assign 99 Assignment statement 96, 99	I Identifier 22 if 37 if_bit 40 Illegal character 22, 29 Include directive 142 Increment 123 IncrementAssign 104 Invalid character 22
B Bit manipulation statement 96, 98, 130 break 57 Byte access 22 Byte symbol 17	K Kanji code specification control instruction 149
C CALLT replacement directive 143 Character set 20 Clear bit 133 Comment 31 Comment statement 30 Comparison expression 61 Conditional branch 37 Conditional expression 18 Conditional loop 47 Conditional processing directive 140 Constant 22 continue 58 Control statement 18, 23, 31	L Label 17, 25 LeftShiftAssign 121 LessEqual 78 LessThan 69 Letter 20 Line feed 30 Logical AND 91 Logical operation 90 Logical OR 94 LogicalANDAssign 110 LogicalORAssign 113 LogicalXORAssign 116 Lower case letter 20, 32
D Decrement 125 DecrementAssign 107 Directive 23, 31, 136	M Module body 145 Module header 30, 145
E Equal 63 Error message 30 Exchange 127 Exchange statement 96, 98, 127 Expression 22 Expression statement 18, 31	Negative logic (bit) 87 NotEqual 66 Numeral 20 O Operator 23

Ρ

Positive logic (bit) ... 84 Processor type specification instruction ... 148

R

Register ... 24 RightShiftAssign ... 119

S

Set bit ... 130
Source program ... 136, 144
Special character ... 20
ST78K0S ... 13
Structured assembler preprocessor ... 13
Structured assembly language ... 18
switch ... 43
Symbol ... 22
Symbol definition directive ... 138

т

Test bit expression ... 83

U

until ... 54 until_bit ... 56 Upper case letter ... 20, 32 User symbol ... 22

W

while ... 50 while_bit ... 52 Word access ... 22 Word symbol ... 17

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030

http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706