To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

User's Manual

# RA78K0S Series <br> Assembler Package 

## Structured Assembler Language

## ST78K0S V1.00 or Later

[MEMO]

MS-DOS and Windows are trademarks of Microsoft Corporation.
IBM PC and PC DOS are trademarks of International Business Machines Corporation.
HP9000 Series 700 and HP-UX are trademarks of Hewlett Packard Corporation.
SPARCstation is a trademark of SPARC International, Inc.
RISC NEWS and NEWS-OS are trademarks of Sony Corporation.

- The information in this document is current as of August, 1996. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Madrid Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

## NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore
Tel: 65-253-8311
Fax: 65-250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP Brasil
Tel: 55-11-6462-6810
Fax: 55-11-6462-6829

## PREFACE

This manual has been written to help users obtain an accurate understanding of the coding method used for the structured assembler preprocessor (hereafter referred to as the "structured assembler") that is included in the "RA78K0S Assembler Package", i.e., the assembler package for compact, general-purpose microcontrollers in the 78K/0 Series.

This manual does not explain methods for using programs other than the structured assembler nor does it describe structured assembler operation methods.

Therefore, when writing programs, please refer to the "ASSEMBLER PACKAGE USER'S MANUAL" (ASSEMBLY LANGUAGE AND OPERATION).

## Target readers

This manual was written for readers who understand the functions of compact, general-purpose microcontrollers in the 78K/0 Series.

Readers requiring a description of the functions of compact, general-purpose microcontrollers in the 78K/0 Series should refer to the target chip's User's Manual.

## Target chips

This assembler can be used for all chips supported by the RA78K0S Assembler Package.

## Composition

The composition of this manual is described below.

- CHAPTER 1 GENERAL

This chapter describes the functions (the role, etc.) of the structured assembler in software development for microcontrollers.

- CHAPTER 2 SOURCE PROGRAM CODING METHODS

This chapter describes methods for source program configuration, coding syntax, and other principal rules and conventions concerning the coding of source programs.

- CHAPTER 3 CONTROL STATEMENTS

Control statements are used to describe the "if~else~endif" indicators of the program structure.
This chapter describes control statement functions and coding methods.

- CHAPTER 4 EXPRESSIONS

Assignments and arithmetic operations are entered as expressions.
This chapter describes expression functions and coding methods.

- CHAPTER 5 DIRECTIVES

This chapter presents use examples in describing how to write and use structured assembler directives.

- CHAPTER 6 CONTROL INSTRUCTIONS

This chapter presents use examples in describing how to write and use structured assembler control instructions.

- APPENDIX A SYNTAX LISTS

This appendix presents a structured assembler syntax list.

- APPENDIX B LISTS OF GENERATED INSTRUCTIONS

This appendix presents a list of instructions generated by the structured assembler.

- APPENDIX C MAXIMUM PERFORMANCE

This appendix describes the maximum performance features of the structured assembler.

## Use

Readers who are using a structured assembler for the first time should read this manual starting from "CHAPTER
1 GENERAL".
Readers who already have a general knowledge of structured assemblers may skip Chapter 1.
However, all readers should read section "1.3 Before Starting Program Development".

## Legend

The meanings of common symbols in this manual are described below.

| ... | Same format or pattern is repeated |
| :---: | :---: |
| [] | Characters enclosed in these brackets can be omitted. |
| 「」 | Characters enclosed in these brackets are a character string. |
| ' | Characters between single quotation marks are a character string. |
| "" | Quotation marks indicate a location of reference. |
| $\Delta$ | Indicates one or more white-space characters or tabs. |
| Boldface: | Characters in boldface are as shown. |
|  | Underlining is used to indicate input character strings. |
| : | Indicates that program description is omitted |
| () | Characters between parentheses are a character string. |
| CR | Carriage return |
| LF | Line feed |
| / | Delimiter |
| $\alpha$ | is entered as a mnemonic operand, such as a register name |
| $\beta$ | is entered as a mnemonic operand, such as a register name |
| $\gamma$ | is entered as a mnemonic operand, such as a register name |
| $\delta$ | is entered as a mnemonic operand, such as a register name |

## CONTENTS

CHAPTER 1 GENERAL ..... 1
1.1 Overview of Structured Assembler ..... 1
1.2 Overview of Functions ..... 2
1.3 Before Starting Program Development ..... 4
1.3.1 Maximum performance ..... 4
1.3.2 Caution points ..... 5
1.3.3 Environment variables ..... 6
CHAPTER 2 SOURCE PROGRAM CODING METHODS ..... 7
2.1 Basic Configuration of Source Programs ..... 7
2.2 Source Program Elements ..... 8
2.3 Reserved Words ..... 11
2.4 Label Generation Rules ..... 13
2.5 Size Specification ..... 13
2.6 Data Sizes ..... 14
2.7 Comments ..... 15
2.8 Tool Information ..... 15
2.9 Output Results of Input Source Files by Structured Assembler ..... 16
CHAPTER 3 CONTROL STATEMENTS ..... 17
3.1 Overview of Control Statements. ..... 17
3.2 Control Statement Characters ..... 17
3.3 Nesting ..... 18
3.4 Register Specification ..... 19
3.5 Control Statement Functions ..... 20
3.6 Conditional Expressions. ..... 44
3.6.1 Comparison expressions ..... 45
3.6.2 Test bit expressions ..... 67
3.6.3 Logical operations ..... 74
CHAPTER 4 EXPRESSIONS ..... 81
CHAPTER 5 DIRECTIVES ..... 125
5.1 Overview of Directives. ..... 125
5.2 Directive Functions ..... 125
CHAPTER 6 CONTROL INSTRUCTIONS ..... 133
6.1 Overview of Control Instructions ..... 133
6.2 Assembler Control Instructions ..... 133
6.3 Control Instruction Functions ..... 136
APPENDIX A SYNTAX LISTS ..... 141
APPENDIX B LISTS OF GENERATED INSTRUCTIONS ..... 145
APPENDIX C MAXIMUM PERFORMANCE ..... 155

## List of Figures

Figure No. Title Page
1-1. Structured Assembler Function......................................................................................................... 2
1-2. Program Development Flowchart....................................................................................................... 3

## List of Tables (1/2)

Table No. Title ..... Page
1-1. Maximum Performance of Structured Assembler. ..... 4
2-1. Structured Assembly Language Coding ..... 7
2-2. Alphanumeric Characters ..... 8
2-3. Special Characters ..... 9
2-4. Invalid Characters ..... 10
2-5. Reserved Word Symbols ..... 11
2-6. Data Sizes ..... 14
2-7. Output by Structured Assembler ..... 16
3-1. Generated Instructions for switch Statement ..... 29
3-2. Comparison Expressions ..... 44
3-3. Test Bit Expressions ..... 44
3-4. Logical Operations ..... 44
3-5. Generated instructions for Comparison Instructions ..... 46
3-6. Generated Instructions (Control Statement in Lower Case Letters) for Logical AND ..... 75
3-7. Generated Instructions (Control Statement in Upper Case Letters) for Logical AND ..... 76
3-8. Generated Instructions for Logical OR ..... 78
4-1. Assignment Statements ..... 81
4-2. Count Statements ..... 82
4-3. Exchange Statements ..... 82
4-4. Bit Manipulation Statements ..... 82
4-5. Generated Instructions for Assignments ..... 87
4-6. Generated Instructions for Increment Assignments ..... 91
4-7. Generated Instructions for Decrement Assignments ..... 95
4-8. Generated Instructions for Logical AND Assignments ..... 98
4-9. Generated Instructions for Logical OR Assignments. ..... 102
4-10. Generated Instructions for Logical XOR Assignments ..... 106
4-11. Generated Instructions for Increment ..... 112
4-12. Generated Instructions for Decrement ..... 114
4-13. Generated Instructions for Exchange ..... 117
4-14. Generated Instructions for Set Bit ..... 120
4-15. Generated Instructions for Clear Bit ..... 123
5-1. List of Directives ..... 125
6-1. Control Instructions that Can Be Entered Only in Module Headers ..... 134
6-2. Control Instructions that Are Recognized as the Module Body ..... 135
6-3. Control Instruction List ..... 136
6-4. Interpretation of Kanji Code ..... 139

## List of Tables (2/2)

Table No. ..... Title
Page
A-1. Control Statements ..... 141
A-2. Conditional Expressions ..... 142
A-3. Expressions ..... 142
A-4. Directives. ..... 143
B-1. Generated Instructions for Comparison Expressions ..... 145
B-2. Generated Instructions for Test Bit Expressions ..... 148
B-3. Generated Instructions for Logic Expressions ..... 149
B-4. Expressions ..... 151
C-1. Maximum Performance of Structured Assembler ..... 155

## CHAPTER 1 GENERAL

This chapter describes the functions (the role, etc.) of the ST78K0S in software development for microcontrollers.

### 1.1 Overview of Structured Assembler

The RA78K0S structured assembler preprocessor is a program in the "RA78K0S Assembler Package" that is used for software development of compact, general-purpose microcontrollers in the 78K/0 Series.

In this manual, the structured assembler preprocessor is abbreviated as the "structured assembler" or the "ST78K0S (structured assembler)".

A structured assembler converts structured assembly statements such as "if~else~endif" and "for~next" into assembly language source program files. Control statements are used to enter "if~else~endif" and "for~next" descriptions.

As such, a structured assembler offers the following three advantages.

## <1> Programs are easy to write

- Each program structure can be written as is, which facilitates the development process from design to coding.
- There is no need to consider label names for branching.
- Transfer instructions that contain large amounts of code can be entered as assignment statements.


## <2> Programs are easy to read.

- Program structure is easy to understand.
- Operations and transfers between memory registers can be entered in a single statement.
- Other programmers' programs are easy to read.
- Program maintenance (revision) is easy.


## <3> Facilitates desktop debugging

- Coding can be done on a one-to-one correspondence with the detail design, thus facilitating desktop debugging.


### 1.2 Overview of Functions

The structured assembler analyzes various control statements, expressions, and directives within a structured assembler source program that are coded according to a specific language specification and outputs an assembler source program that serves as an input source file for the assembler.

Figure 1-1. Structured Assembler Function


Structured statements can be output as comments and converted assembler instructions and ordinary assembly language can all be output as secondary source files.

Error messages are output when errors occur.
The main functions of the structured assembler are listed below.
$<1>$ Program coding is facilitated by an abundance of C-like control statements.
<2> C-like assignment statements and assignment operators can be used in coding.
<3> Control structures and assignment statements can be coded for bit processing.
<4> It includes C-like symbol definition directives, conditional processing functions, and include directives.
$<5>$ Since it is the preprocessor that outputs assembler source programs, code optimization can be performed following conversion by the structured assembler.
<6> A directive is provided for converting to CALLT instructions, so that routines can be registered to a CALLT table following development of a program.
<7> Easy-to-read assembly lists can be created by changing the assembler source program output position.

Figure 1-2 shows a flowchart of program development.

Figure 1-2. Program Development Flowchart


Caution: Device files are sold separately.

### 1.3 Before Starting Program Development

The maximum performance features of the structured assembler are listed below. Be sure to refer to these values before writing programs.

### 1.3.1 Maximum performance

The structured assembler's maximum performance values are listed below.

Table 1-1. Maximum Performance of Structured Assembler

| Item | Maximum value |
| :--- | :--- |
| Line length (not including LF or CR) | 218 characters |
| Number of symbols registered in \#define directive (excluding reserved <br> words) | 512 symbols |
| Nesting levels in control statement | 31 levels |
| Nesting levels in \#ifdef directive | 8 levels |
| \#defcallt directives | 32 |
| Nesting of \#include directives | Not supported |
| Number of redefinitions by \#define directive | $31^{\text {times }}$ |
| Number of operands assigned in a series | $33^{\text {(Note 1) }}$ |
| Logical operator operands | $17^{\text {(Note 2) }}$ |
| Number of symbols defined by -D option | $30^{7}$ |

Notes 1. The maximum value is expressed as follows.
S1=S2= ... S32=S33
Up to 33 symbols, including 32 equal signs (=), can be inserted.
2. The maximum value is expressed as follows.
expression $1 \& \&$ expression $2 \& \& \ldots$ \&\&expression 16\&\&expression 17
Up to 17 expressions and 16 " $\& \&$ " (or "||") signs can be inserted.

### 1.3.2 Caution points

## (1) Word symbols and byte symbols

The structured assembler uses the last character in each user symbol to determine whether the symbol is a word symbol or a byte symbol. The default character for word symbols is " $P$ ", and it can be changed via the -SC option.
For details of the -SC option, see the "RA78K0S Series Assembler Package Operation".

## Example 1

Structured assembler

```
SYM = #3
SYMP = #3
```

Assembler

| MOV | SYM, \#3 |
| :--- | :--- |
| MOVW | SYMP, |

## Example 2 Start command for structured assembler

```
A>ST78K3 INPUT.A -SC@
"@" is used as the character indicating a word symbol.
Structured assembler command name
```

Structured assembler

```
SYMP = #3
SYM@ = #3
```

Assembler
MOV SYMP, \#3

## (2) Definition of label (symbol indicating address via assembler)

When defining labels, be sure to enter the label definition on a separate line from the structured assembler statement.

## Example

Good example

```
SYMBOL:
    AX = #10H
```

Bad example

```
SYMBOL: AX = #10H
```


### 1.3.3 Environment variables

LANG78K specifies the type of kanji code used for entering comments.
(1) Coding format

SET $\Delta L A N G 78 K=$ kanji code
Kanji codes
SJIS : Shift JIS code
EUC : EUC code
NONE : No kanji code processing

## (2) Functions

- If no environment variable has been set, the kanji code specification is set according to the OS, as follows.

MS-DOS : SJIS
PC DOS : NONE
SunOS : EUC
HP-UX : SJIS
NEWS-OS : SJIS

- The priority of kanji code specifications is as follows.
<1> Specification by -ZS, -ZE, or -ZN option
<2> Specification by kanji code specification control instruction (\$KANJICODE)
<3> Specification by LANG78K environment variable
<4> Default specification based on OS


## CHAPTER 2 SOURCE PROGRAM CODING METHODS

This chapter describes coding methods and formats for source programs.

### 2.1 Basic Configuration of Source Programs

Source programs consist of structured assembly language and (pure) assembly language.
For further description of assembly language, see the "RA78K0S Series Assembler Package Language".
Each line (between two LFs) can contain up to 218 characters.
The types of coding used in structured assembly language are listed below in Table 2-1. Structured Assembly Language Coding.

Table 2-1. Structured Assembly Language Coding

| Type |  |  | Coding |
| :---: | :---: | :---: | :---: |
| Structured assembly statement | Control statement | Conditional branch | if $\sim$ elseif $\sim$ else $\sim$ endif if_bit~elseif_bit $\sim$ else~endif switch~case~default~ends |
|  |  | Conditional loop | for~next while~endw while_bit~endw repeat~until repeat~until_bit |
|  |  | Other | break, continue, goto |
|  | Expression | Assignment statement <br> Count statement Exchange statement | ```Assignment (=), assignment plus operation (+=, etc.), shift (rotate) assignment (>>=, etc.) Increment (++), decrement (- -) Exchange (<->)``` |
| Conditiona expression |  | Comparison expression <br> Test bit expression <br> Logical operation | $==,!=,<,>,>=,<=$ <br> bit address, !bit address Logical AND (\&\&), Logical OR (\||) |

Conditional expressions are entered as control statement conditions.
For details, see "3.5 Control Statement Functions".

## (1) Control statements

Control statements include "if" and "switch~case" statements that represent conditional branches, "for~next", "while", and "repeat~until" statements that represent conditional loops, and "break", "continue", and "goto" statements that represent loop exit processing. For details, see "CHAPTER 3 CONTROL STATEMENTS".
(2) Expressions

Expressions include assignment statements, count statements (increment and decrement), and exchange statements. For details, see "CHAPTER 4 EXPRESSIONS".

### 2.2 Source Program Elements

(1) Character set

Letters, numerals, and special characters can be used in source programs.

Table 2-2. Alphanumeric Characters


In the ST78K0S, only the first character in control statements are case-sensitive. Any lower case letters that appear after the first character are converted to upper case letters. However, secondary source files are output using the case specifications in which they were entered.

Table 2-3. Special Characters

| Character | Name | Use |
| :---: | :---: | :---: |
| ? | Question mark | Character used as letter |
| @ | Unit price symbol | Character used as letter |
| - | Underlining | Character used as letter |
|  | White space | Delimiter symbol for phrases |
| HT | Horizontal tab | Character used as white space |
| , | Comma | Delimiter symbol for operands |
| . | Period | Bit position symbol for bit symbols |
| " | Double quotation mark | Specification character for \#INCLUDE directive's disk-type file names |
| ' | Single quotation mark | Symbol used to mark start and end of character constant |
| + | Plus symbol | Positive sign or increment operation |
| - | Minus symbol | Negative sign or decrement operation |
| \& | Ampersand | Logical AND operator |
| \| | Separator symbol | Logical OR operator |
| ^ | Upward arrow symbol | Exclusive OR operator |
| $($ | Left parenthesis | Change in operation sequence or expression in control statement |
| ) | Right parenthesis |  |
| $=$ | Equal symbol | Assignment operator, comparison operator |
| : | Colon | Delimiter symbol for labels |
| ; | Semicolon | Comment start symbol or delimiter symbol in control statement expressions |
| \# | Number symbol or sharp symbol (in musical notation) | First character in structured assembler directive or immediate display symbol |
| \$ | Dollar sign | Location or counter value <br> Display symbol in control instruction |
| ! | Exclamation point | Direct addressing specification symbol, negation display symbol |
| < | Not equal (less than) symbol | Comparison operator |
| > | Not equal (more than) symbol |  |
| 1 | Back slash | Directory specification symbol |
| [ | Left bracket | Indirect address specification symbol |
| ] | Right bracket |  |
| LF | Line feed | End of line symbol |

An error will occur if any of the following invalid characters are entered.

Table 2-4. Invalid Characters

|  | ASCII code |
| :--- | :--- |
| Illegal characters | 00 H to $08 \mathrm{H}, 0 \mathrm{BH}, 0 \mathrm{CH}, 0 \mathrm{EH}$ to $1 \mathrm{FH}, 7 \mathrm{FH}$ |
| Unrecognized special characters | $\%(25 \mathrm{H}),{ }^{\prime}(60 \mathrm{H}),\{(7 \mathrm{BH})\},(7 \mathrm{DH}),{ }^{-}(7 \mathrm{EH})$ |
| Other characters | $80 \mathrm{H} \sim 0 \mathrm{FFH}$ |

When an illegal character is entered, an error occurs and each illegal character is replaced by a period (.) when a secondary file is output.

However, invalid characters can be used in comments.

## (2) Identifiers

Identifiers are names that are attached to numerical data, addresses, etc.
Identifiers are used to make the contents of source programs easier to identify.
Use \#define statements to define details of identifiers (see also "5.2 Directive Functions").

## (3) Symbols

The last character in the symbol name determines whether the structured assembler generates a byte access instruction or a word access instruction. The default setting is P (pair), which can be changed via the -SC option. All character strings other than reserved word symbols can be handled as user symbols. All alphanumeric characters and all other characters that can be established as English alphabet characters can be used as user symbols.

## (4) Constants

Structured assembly language does not include any constants. However, assembly language constants can be output as is to secondary files (for details of assembly language constants, refer to the "RA78K0S ASSEMBLER
PACKAGE USER'S MANUAL ASSEMBLY LANGUAGE"

## (5) Expressions

Expressions are constants, special characters, and symbols that are combined using operators (for details of assembly language expressions, see the "ASSEMBLER PACKAGE USER'S MANUAL ASSEMBLY LANGUAGE".

Be sure to enclose in parentheses any symbols that are separated by white spaces within an assembly language expression.

## Examples

<1> Coding method for assembler
MOV A, \# (SYM AND OFFH)
MOV A, LABEL + 1
<2> Coding method for structured assembler source program
A = \# (SYM AND 0FFH)
$A=(L A B E L+1)$

### 2.3 Reserved Words

The following table lists reserved words in structured assembly language.
For information on instructions and sfr symbols, see the target device's User's Manual.

Table 2-5. Reserved Word Symbols (1/2)

|  | Reserved word |
| :---: | :---: |
| Control statements | IF, IF_BIT, ELSEIF, ELSEIF_BIT, ELSE, ENDIF |
|  | SWITCH, CASE, DEFAULT, ENDS |
|  | FOR, NEXT |
|  | WHILE, WHILE_BIT, ENDW |
|  | REPEAT, UNTIL, UNTIL_BIT |
|  | BREAK, CONTINUE, GOTO |
| Directives | DFINE |
|  | IFDEF, ELSE, ENDIF |
|  | INCLUDE |
|  | DEFCALLT, ENDCALLT |
| Operators | ++, - - |
|  | =, +=, -=, \& $=$, \|=, ${ }^{\text {a }}$, <<<=, >>=, <-> |
|  | ==, !=, <, >=, >, <=, FOREVER |
| Assembler operators | MOD, NOT |
|  | AND, OR, XOR |
|  | EQ, NE, GT, GE, LT, LE |
|  | SHL, SHR |
|  | HIGH, LOW |
|  | DATAPOS, BITPOS, MASK |

Table 2-5. Reserved Word Symbols (2/2)

|  | Reserved word |
| :---: | :---: |
| Assembler control instructions | PROCESSOR, PC |
|  | DEBAG, NODEBAG, DEBAGA, NODEBAGA, , DG, NODG |
|  | XREF, XR, NOXREF, NOXR |
|  | TITLE, TI |
|  | SYMLEN, NOSYMLEN |
|  | CAP, NOCAP |
|  | SYMLIST, NOSYMLIST |
|  | FORMFEED, NOFORMFEED |
|  | WIDTH, LENGTH |
|  | TAB |
|  | KANJICODE |
|  | IC |
|  | EJECT, EJ |
|  | LIST, LI, NOLIST, NOLI |
|  | GEN, NOGEN |
|  | COND, NOCOND |
|  | SUBTITLE, ST |
|  | SET, RESET |
|  | _IF, _ELSEIF, |
| Registers | CY, Z |
|  | A |
|  | R0, R1, R2, R3, R4, R5, R6, R7, X, B, C, D, E, H, L |
|  | PSW |
|  | AX |
|  | RP0, RP1, RP2, RP3, BC, DE, HL |
|  | SP |
| Other | DGS, DGL, TOL_INF, SJIS, EUC, NONE |

### 2.4 Label Generation Rules

When using control statements in assembler instructions, the structured assembler generates labels for branch instructions.

Labels generated by the structured assembler have the format "?Ldddd".
The "dddd" represents a decimal value of 1 or more, output with suppression of zeros and left alignment. Therefore, do not enter any labels using this "?Ldddd" format.

### 2.5 Size Specification

Size specifications can be made to change the data size of symbols entered in the left or right sides of an assignment expression or a conditional expression or case symbols in switch statements.

## [Coding format]

( $\Delta$ size_specification_character $\Delta$ )

## [Function]

$<1>$ If the size character is either " $B$ " or " $b$ ", the data size is changed to bytes.

## [Description]

<1> An error will occur if the size specification character is incorrect.
<2> An error will occur if a size specification is entered in an assignment expression or a conditional expression which does not support size specifications.
$<3>$ If a size specification is made to a register, coding can only be done using the same specification. The data size cannot be changed. If the data size is different, an error will occur.
<4> When specifying a user symbol, be sure to change the data size to the specified data size.
<5> If a size specification has been entered for a direct access specification symbol or an indirect access specification symbol or for immediate data, the size specification will be ignored and the data size will not be changed.
<6> Word access cannot be specified in size specifications.

### 2.6 Data Sizes

The structured assembler checks the data size of symbols. This is because the symbols differ according to the instruction being generated. However, the structured assembler allows the assembler to determine whether or not the symbol definitions and constants are entered correctly.

The data sizes checked by the structured assembler are listed below.

Table 2-6. Data Sizes

| a | CY |
| :---: | :---: |
| b | Bit symbols (except [HL]. $\beta$ ) <br> This structured assembler recognizes bit sfrs and symbols entered using the format " $\alpha$. $\beta$ " as bit symbols. Items that can be entered as " $\alpha$ " include byte user symbols, word user symbols, byte-specified user symbols, sfrs, constants, A, and PSW. <br> Items that can be entered as " $\beta$ " include byte user symbols, word user symbols, and constants. |
| c | [HL]. $\beta$ <br> Items that can be entered as " $\beta$ " include byte user symbols, word user symbols, and constants. |
| d | Byte user symbol |
| e | byte-specified user symbols, sfrs that overlaps saddrp |
| f | A |
| 9 | Byte registers (except A, R0, R1) |
| h | R0 |
| i | R1 |
| j | sfr |
| k | PSW |
| 1 | Word user symbol |
| m | sfrp that overlaps saddrp |
| n | AX |
| $\bigcirc$ | Word register (except AX, RP0) |
| p | RPO |
| q | sfrp |
| r | SP |
| s | Direct access specification symbols <br> These are symbols that are specified using the format "!addr". <br> Byte user symbols, word user symbols, constants, and " $\$$ " can be entered as "addr". |
| t | Indirect access specification symbols <br> These are symbols that are specified using the format "[HL]" or "[HL+byte]". <br> Byte user symbols, constants, and " $\$$ " can be entered as "byte". |
| u | Special indirect access specification symbols <br> These are symbols that are specified using the format "[DE]". |
| v | Immediate data <br> These are symbols that are specified using the format "\#date". <br> Byte user symbols, word user symbols, constants, and " $\$$ " can be entered as "date". |

### 2.7 Comments

Any character string that appears after a semicolon (;) until the next line feed (LF) is regarded as a comment statement, which is not processed but is simply output to a secondary file. Comment statements can be entered at any position in a line of code.

However, since semicolons are used between parentheses as expression delimiters in the "for~next" syntax, the two semicolons that are entered between parentheses are not regarded as the start of a comment statement.

All of the characters listed under "2.2 (1) Character set" can be used in comments.
Processing of illegal characters does not occur when the illegal characters are included in a comment or comment statement.

### 2.8 Tool Information

The structured assembler outputs tool information.
If an input source file contains tool information that has been output by the structured assembler, the "\$" character at the start of the information is replaced with ";".

The output position is the end of the module header. The only types of statements that can be entered in module headers are assembler control instructions, comment statements, and line feeds.

## [Output format]

\$TOL_INF 2FH, second parameter, third parameter, OFFFFH
2FH indicates that it is tool information output by the structured assembler preprocessor.
The second parameter indicates the version number of this preprocessor.
The version number is output either as a hexadecimal value or, if the value is not converted, as the decimal number image that was shown at startup.

## (Example)

Version number $1.00 \rightarrow 100 \mathrm{H}$

The third parameter is used to indicate this preprocessor's error messages.
OH Normal end
1H Fatal error, exited
$2 \mathrm{H} \quad$ Warning, exited
3H Fatal error and warning, exited

0FFFFH indicates language-related information. This is a fixed value for this preprocessor.

### 2.9 Output Results of Input Source Files by Structured Assembler

Input source files are output as follows by the structured assembler.

Table 2-7. Output by Structured Assembler

| Input source program file | Secondary source program file |
| :--- | :--- |
| Structured assembler control statements <br> Structured assembler expression statements | Output as comments |
| Structured assembler directives | Not output |
| \#INCLUDE | Outputs include contents |
| Source alias set by \#IFDEF | Not output |
| Comments | Output as comments |
| Other lines | Output as is |

## CHAPTER 3 CONTROL STATEMENTS

This chapter presents examples in describing control statement functions.

### 3.1 Overview of Control Statements

Control statements are used to structurally code the flow of program control.
Control statements include the followings.

- Conditional branch (IF~THEN~ELSE)
(1) if~elseif~else~endif
(2) if_bit~elseif_bit~else~endif
(3) switch~case~default~ends
- Conditional loop (DO~WHILE)
(4) for~next (loop increment)
(5) while~endw (loop condition judgment before processing)
(6) while_bit~endw (loop condition judgment before processing)
(7) repeat~until (loop condition judgment after processing)
(8) repeat~until_bit (loop condition judgment after processing)
(9) break (Loop block break)
(10) continue (Loop block loop)
(11) goto (Exit for exception handling)


### 3.2 Control Statement Characters

The instruction generated by a control statement differs fundamentally depending on whether upper case or lower case letters are used in the control statement. For example, the different statement sizes between "if~endif" and "IF~ENDIF" can preclude direct branching via the conditional branch instruction generated by processing of the condition expression.

However, ensuring that the statement will always be branched correctly has the disadvantage of reducing the program's efficiency as an object.

As a solution to this problem, the user is able to set upper or lower case in order to improve the object efficiency rate. If there is no need to improve the object efficiency rate, the user can omit changing the character size as long as coding uses upper case letters.

Since control statements generate conditional branch instructions, be sure to specify whether or not the relative address is within 128 bytes.

In control statements, "if" and "elseif" are reserved words. The structured assembler determines whether the first character in a control statement reserved word is an upper case or lower case letter.

IF, If ... First letter is upper case, so coding is determined as upper case.
if, iF ... First letter is lower case, so coding is determined as lower case.

If entered in upper case $\cdots$ branches using a combination of conditional branch instruction and BR directive.
If entered in lower case $\cdot \cdots$ branches directly using a conditional directive.

Paired control statements (such as "if, else,endif") can have mixed upper case and lower case letters. In other words, it is possible to enter one as "IF~else~ENDIF".

### 3.3 Nesting

Control statements can be nested. Generally, up to 31 nesting levels are allowed. However, control statements cannot be intersected.

## (Example of incorrect coding)



Error occurs due to intersecting.

## (Example of correct coding)

while $(A<B)$
if ( $\mathrm{A}==\# 4$ )
break;
endif
endw IF statement is correctly nested within WHILE statement.

### 3.4 Register Specification

## [Coding format]

```
([\Delta] [=] [\Delta] register name [\Delta])
```


## [Function]

<1> If a register is specified immediately after a comparison expression
After the instruction to transfer the left side to the specified register, a comparison expression is generated to compare the specified register with the right side.
(Example)

<2> If a register is specified after a control statement
During the generated of each comparison expression, after the instruction for transferring the left side to the specified register is generated, a comparison expression is generated to compare the specified register with the right side.
(Example)

| MOV | A, R4 | ;if(R4!=\#5 \&\& R2>=\#0 \&\& R $3<\# 80 \mathrm{H}$ ) (A) |
| :---: | :---: | :---: |
| CMP | A, \#5 |  |
| BZ | \$? L2 |  |
| MOV | A, R2 |  |
| CMP | A, \#0 |  |
| BC | \$? L2 |  |
| MOV | A, R3 |  |
| CMP | A, \#80H |  |
| BNC | \$?L2 |  |

## <3> If both (a) and (b) are specified

The register specification that immediately follows a comparison expression takes priority. After the instruction for transferring the left side to the specified register is generated, a comparison expression is generated to compare the specified register with the right side.
As for an expression in which there is no register specification immediately after a comparison expression, after the instruction for transferring the left side to the specified register is generated according to the register specification following the control statement, a comparison expression is generated to compare the specified register with the right side.

## (Example)

| MOV | A, DATA1 ;if(DATA1! $=\# 5$ \&\& DATA2 $>=\# 0(A)$ \&\& DATA3 $<\# 80 H$ ) (A) |
| :--- | :--- |
| CMP | A, \#5 |
| BZ | \$?L3 |
| MOV | A, DATA2 |
| CMP | A,\#0 |
| BC | \$?L3 |
| MOV | A, DATA3 |
| CMP | A,\#80H |
| BNC | \$?L3 |

?L3: ;endif

## [Description]

<1> Register specifications can be used in if statements, elseif statements, switch statements, for statements, while statements, and until statements. However, if the conditional expression is a bit expression, any register specified in the control statement is ignored.
<2> For a list of register names, see Table 2-5. Reserved Word Symbols. sfr specifications can also be entered.
<3> The processing for an assignment statement within a for statement is the same as for comparison expressions.

### 3.5 Control Statement Functions

The following pages describe the functions of the various control statements.
The use examples show as comment statements the source files to which generated instructions are input.

## Conditional branch

(1) if~elseif~else~endif

## [Coding format]

```
[\Delta] if [\Delta] (Conditional expression 1) [\Delta] [(Register name)]
        if block
[\Delta] elseif [\Delta] (Conditional expression 2) [\Delta] [(Register name)]
        elseif block
[\Delta] else
        else block
[\Delta] endif
```


## [Function]

<1> if~endif
The if block is executed if conditional expression 1 is true.
The if block may occupy several lines.
<2> if~else~endif
The if block is executed if conditional expression 1 is true and the else block is executed if it is false.
The if block and else block may occupy several lines.
<3> if~elseif~else~endif
Several elseif blocks can be written for a single if statement.
If conditional expression 1 is true, the if block is executed. If it is false, conditional expression 2 is tested.
If conditional expression 2 is true, the elseif block is executed. If it is false, the condition of any other elseif that exists prior to the next endif is tested. If there is no elseif, the else block is executed.

The if block, elseif block, and else block may occupy several lines.

## Conditional branch

## [Description]

<1> Comparison expressions, logic expressions, and test bit expressions can be entered in conditional expressions. If a register name is specified, the specified register is used when testing conditions.
For details of comparison expressions and logic expressions, see "3.6 Conditional Expressions".
<2> if~else~endif is used when coding two branches for a condition.
$<3>$ if elseif else~endif is used when coding several branches for a certain range of values. This differs from a switch statement in that the statement contains a range of values.
<4> elseif statements and else statements can be omitted and several elseif statements can be entered.

## [Generated instructions]

<1> Processing of if (conditional expression)
(a) Generates an instruction to test the condition of the conditional expression.
(b) Generates a branch instruction to branch to an elseif block or else block if the condition is not met.
<2> Processing of elseif (conditional expression)
(a) Generates a branch instruction to an endif statement.
(b) Generates a label for the branch instruction generated by an if statement.
(c) Generates an instruction to test the condition of the conditional expression.
(d) Generates a branch instruction to branch to an elseif block or else block if the condition is not met.
<3> Processing of else
(a) Generates a branch instruction to an endif statement.
(b) Generates a label for the branch instruction generated by an if statement or elseif statement.
<4> Processing of endif
(a) Generates a label for the branch instruction generated by an if statement, elseif statement, or else statement.
<5> Additional description
(a) These blocks can be mixed in memory with elseif_bit.

## [Use examples]

<1> When entered in lower case letters

|  | CMP | A, \#0 | ; if ( $\mathrm{A}==\# 0)$ |
| :---: | :---: | :---: | :---: |
|  | BNZ | \$? L1 |  |
|  | BF | TFLG.0, \$? L2 | ; CY=TFLG. 0 |
|  | SET1 | CY |  |
|  | BR | ?L3 |  |
| ? L2: |  |  |  |
|  | CLR1 | CY |  |
| ? L3: |  |  |  |
|  | MOVW | AX, \#0FFH | ; AX=\#0FFH |
|  | BR | ? L4 |  |
| ? L1: |  |  | ;else |
|  | MOVW | BC, \#OAOOH | ; BC=\#0AOOH |
| ? L4: |  |  | ; endif |

<2> When entered in upper case letters

|  | CMP | A, \#0 | ; IF ( $\mathrm{A}==\# 0$ ) |
| :---: | :---: | :---: | :---: |
|  | BZ | \$?L5 |  |
|  | BR | ? L6 |  |
| ? L5: |  |  |  |
|  | BF | TFLG.0, \$? L7 | ; CY=TFLG. 0 |
|  | SET1 | CY |  |
|  | BR | ? L8 |  |
| ? L7: |  |  |  |
|  | CLR1 | CY |  |
| ? L8: |  |  |  |
|  | MOVW | AX, \# OFFH | ; AX=\#0FFH |
|  | BR | ?L9 |  |
| ? L6: |  |  | ; ELSE |
|  | MOVW | BC, \#OAOOH | ; $\mathrm{BC}=\#$ OAOOH |
| ?L9: |  |  | ; ENDIF |


| Conditional branch | if_bit |
| :--- | :--- |

## (2) if_bit~elseif_bit~else~endif

## [Coding format]

```
[\Delta] if_bit [\Delta] (Conditional expression 1) [\Delta] [(Register name)]
        if_bit block
[\Delta] elseif_bit [\Delta] (Conditional expression 2) [\Delta] [(Register name)]
        elseif_bit block
[\Delta] else [\Delta]
        else block
[\Delta] endif [\Delta]
```


## [Function]

<1> if_bit~endif
If conditional expression 1 is true, the if_bit block is executed.
The if_bit block may occupy several lines.
<2> if_bit~else~endif
The if_bit block is executed if conditional expression 1 is true and the else block is executed if it is false.
The if_bit block and else block may occupy several lines.
<3> if_bit~elseif_bit~else~endif
If conditional expression 1 is true, the if_bit block is executed. If it is false, conditional expression 2 is tested.
If conditional expression 2 is true, the elseif_bit block is executed. If it is false, the condition of any elseif_bit
that exists before the next endif is tested.
If there is no elseif_bit, the else block is executed.
The if_bit block, elseif_bit block, and else block may occupy several lines.
<4> Additional description
These blocks can be mixed in memory with elseif.

## [Description]

<1> Test bit expressions are entered as conditional expressions 1 and 2.
For details of test bit expressions, see "3.6 Conditional Expressions".
<2> if_bit~else~endif is used when coding two branches for a condition.
if_bit~elseif_bit~else~endif is used when checking several bit symbols for multiple branches.
$<3>$ elseif_bit statements and else statements can be omitted and several elseif_bit statements can be entered.
Conditional branch if_bit

## [Generated instructions]

<1> Processing of if_bit (bit condition)
(a) Generates a true/false instruction for a bit condition.
<2> Processing of elseif_bit (bit condition)
(a) Generates a branch instruction to an endif statement.
(b) Generates a label for the branch instruction generated by an if_bit statement.
(c) Generates a true/false instruction for a bit condition.
$<3>$ Processing of else
(a) Generates a branch instruction to an endif statement.
(b) Generates a label for the branch instruction generated by an if_bit statement or elseif_bit statement.
<4> Processing of endif
(a) Generates a label for the branch instruction generated by an if_bit statement, elseif_bit statement, or else statement.

| Conditional branch |  |  |  | if_bit |
| :---: | :---: | :---: | :---: | :---: |
| [Use examples] |  |  |  |  |
| <1> When entered in lower case letters |  |  |  |  |
|  | BT | TRFG.0, \$? L1 | ;if_bit(!TRFG.0) |  |
|  | SET1 | PRTYFLG. 3 | ; PRTYFLG. 3 =1 |  |
|  | BR | ? 22 |  |  |
| ?L1: |  |  | ;elseif_bit(PGF.0) |  |
|  | BF | PGF.0, \$? L3 |  |  |
|  | MOVW | BC, \#0FFH | ; BC=\#0FFH |  |
|  | BR | ? L 2 |  |  |
| ? L3: |  |  | ; else |  |
|  | MOV | A, \# (FG SHR 6) | ; H=\# (FG SHR 6) (A) |  |
|  | mov | H, A |  |  |
|  | BF | PFG.0, \$?L4 | ; $\mathrm{CY}=$ PFG. 0 |  |
|  | SET1 | CY |  |  |
|  | BR | ? L5 |  |  |
| ?L4: |  |  |  |  |
|  | CLR1 | CY |  |  |
| ?L5: |  |  |  |  |
|  | CLR1 | BUSYFG. 2 | ;BUSYFG. $2=0$ |  |
|  | ? L2 : |  | ;endif |  |
| <2> When entered in upper case letters |  |  |  |  |
|  | BF | TRFG.0, \$? L6 | ; IF_BIT(!TRFG.0) |  |
|  | BR | ? L 7 |  |  |
| ? L6: |  |  |  |  |
|  | SET1 | PRTYFLG. 3 | ; PRTYFLG. 3 =1 |  |
|  | BR | ? L 8 |  |  |
| ?L7: |  |  | ;ELSEIF_BIT(PGF.O) |  |
|  | BT | PGF.O, \$?L9 |  |  |
|  | BR | ? L10 |  |  |
| ?L9: |  |  |  |  |
|  | MOVW | BC, \#0FFH | ; BC=\#0FFH |  |
|  | BR |  |  |  |
| ?L10: |  |  | ; ELSE |  |
|  | mov | A, \# (FG SHR 6) | ; H=\# (FG SHR 6) (A) |  |
|  | MOV | H, A |  |  |
|  | BF | PFG.O, \$? L11 | ; $\mathrm{CY}=$ PFG. 0 |  |
|  | SET1 | CY |  |  |
|  | BR | ?L12 |  |  |
| ?L11: |  |  |  |  |
|  | CLR1 | CY |  |  |
| ?L12: |  |  |  |  |
|  | CLR1 | BUSYFG. 2 | ;BUSYFG. $2=0$ |  |
|  | ? L8: |  | ; ENDIF |  |


| Conditional branch | switch |
| :--- | :--- |

## (3) switch~case~default~ends

## [Coding format]

```
[\Delta] switch [\Delta] ([\Delta] case symbol [\Delta] ) [\Delta] [(specified register)]
    [\Delta] case [\Delta] Constant:
        Statement_1
[ [\Delta] case [\Delta] Constant:
        Statement_2
    [\Delta] [default:]
        Statement_N
[\Delta] ends
```


## [Function]

$<1>$ If the value of the case symbol matches the case constant, the specified statement is executed.
$<2>$ If the value of the case symbol does not match any case constant and a default statement has been entered, the default statement is executed.
<3> Normally, a break statement must be entered to skip a switch block.

## [Description]

$<1>$ The possible specifications for "case symbol" depend on the assembly language of the target device.
<2> If a break statement is not entered, a comparison instruction is executed for the next case statement.
Note with caution that operations following case processing differ from those in C-language programs. Enter a branch instruction to establish a function similar to a $C$ program.
$<3>$ Constants can be expressed as binary, octal, decimal, hexadecimal, or character string constants.
However, since the structured assembler recognizes constants as character strings, be careful to use only constants that the assembler can recognize as such.
<4> The case symbol is transferred to the specified register only when a register specification has been made.

## Conditional branch

## switch

## [Generated instructions]

<1> Processing of switch statement
(a) If a register has not been specified, the case symbol is tested and, when necessary, a transfer instruction to $A$ or $A X$ is generated.
(b) If a register has been specified, the case symbol is transferred to the specified register.

However, an error occurs if a comparison instruction cannot be generated.
For details, see Table 3-1. Generated Instructions for switch Statement.
<2> Processing of case statement
(a) Labels are generated from branch processing from other case statements.
(b) CMP or CMPW is generated, and if the specified constant does not match, a branch instruction for another case statement, default statement, or ends statement is generated.
?LTRUE : Branch destination label when specified constant matches
?LFALSE : Branch destination label when specified constant does not match

- If the case statement is expressed in lower case letters and a register specification has not been made in the switch statement

| CMP(W) | case symbol, \#case constant |
| :--- | :--- |
| BNZ | \$?LFALSE |

- If the case statement is expressed in lower case letters and a register specification has been made in the switch statement

```
CAMP(W) specified register, #case constant
BNZ $?LFALSE
```

- If the case statement is expressed in upper case letters and a register specification has not been made in the switch statement

| CMAP(W) | case symbol, \#case constant |
| :--- | :--- |
| BZ | \$?LTRUE |
| BR | ?LFALSE |
| TRUE |  |

?LTRUE

- If the case statement is expressed in upper case letters and a register specification has been made in the switch statement

| CAMP(W) | specified register, \#case constant |
| :--- | :--- |
| BZ | \$?LTRUE |
| BR | ?LFALSE |
| TRUE |  |

<3> Processing of default statement
(a) Generates a label for the branch instruction from the case statement
<4> Processing of ends statement
(a) Generates a label for the branch instruction from the case statement or break statement

Table 3-1. Generated Instructions for switch Statement

| CASE symbol |  | Without register specification | With register specification |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | a | b | f | g | h | i | j | k | n | 0 | p | q | r |
| a | CY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| b | Bit symbol |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| c | [HL]. $\beta$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| d | Byte user symbol | *3 |  |  | *1 |  |  |  |  |  | *2 |  |  |  |  |
| e | Byte data | *3 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| f | A | *3 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| g | Byte register | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| h | R0 | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| i | R1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| j | sfr | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| k | PSW | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| 1 | Word user symbol |  |  |  | *1 |  |  |  |  |  | *2 |  |  |  |  |
| m | Word data | *2 |  |  |  |  |  |  |  |  | *2 |  |  |  |  |
| n | AX | *3 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| - | Word register | *2 |  |  |  |  |  |  |  |  | *2 |  |  |  |  |
| p | RP0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| q | sfrp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| r | SP | *2 |  |  |  |  |  |  |  |  | *2 |  |  |  |  |
| s | Direct access symbol | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| t | Indirect access symbol | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| u | [DE] | *1 |  |  | *1 |  |  |  |  |  |  |  |  |  |  |
| v | Immediate symbol | *1 |  |  | *1 |  |  |  |  |  | *2 |  |  |  |  |

*1: Generates MOV instruction
*2 : Generates MOVW instruction
*3 : Does not generate transfer instruction
Empty columns indicate errors.

Conditional loop for

## (4) for~next

## [Coding format]

```
[\Delta] for [\Delta] ([expression 1] ; [expression 2] ; [expression 3]) [\Delta] [(register
specification)]
    Instruction group
[\Delta] next
```


## [Function]

The initial value is set by expression 1 and the statement and expression 3 are executed as long as the conditional expression in expression 2 is met. Usually, expression 3 is an increment or decrement operation.

The meaning is similar to the example shown below.

Expression 1
while (expression 2)
Instruction group
Expression 3
endw

## [Description]

<1> Be sure to note that the similar example shown above does not apply to generated instructions.
$<2>$ The following are entered in expression 1, expression 2, and expression 3.

- Expression $1 \ldots$ Initial value setting (assignment expression)
- Expression $2 \ldots$ Conditional expression
- Expression $3 \ldots$ Increment or decrement expression
$<3>$ Assignment operators and exchange statements can be entered in expression 1 or expression 3, but when doing so, the conversion output should be checked and modified if necessary.
<4> It is possible to omit expression 1, expression 2, or expression 3. However, if expression 2 is omitted, an endless loop will occur.
<5> "forever" can be entered in a conditional expression.
<6> Since expression 2 and expression 3 control for~next, the contents of these expressions should not be changed by an executable statement. Changing these contents can result in faulty operation.

| Conditional loop | for |
| :--- | :---: |

## [Generated instructions]

$<1>$ Processing of for statement (expression 1; expression 2; expression 3)
(a) Generates instruction for expression 1. If a register name has been specified, the specified register is used for assignments and comparisons.
(b) Generates a branch instruction to the statement that tests expression 2's conditions.
(c) Generates a label for the branch instruction generated by a next statement.
(d) Generates a label for the branch instruction generated at (2).
(e) Generates a condition testing instruction for expression 2.
<2> Processing of next statement
(a) Generates a branch instruction to the label generated via for statement processing (3).
(b) Generates a label for the branch instruction for skipping a for block.
(c) Generates an instruction for expression 3's assignment expression.
<3> Additional description
(a) The following method is recommended for more effective use of for~next statements.

1. Use saddr instead of a register name as the control variable in expression 1 and expression 3.
2. When specifying a register, specify either $A$ or $A X$.
3. When executing a loop for at least 256 repetitions, nest a for statement and use two saddr variables as the control variables.

Remark The above method is recommended because of the limited range of symbols that can be entered as operands in order to output CMP or CMPW as generated instructions for the conditional expression in expression 2.

## [Use examples]

<1> When entered in lower case letters

|  | MOV | i,\#OH | ; for (i=\#OH;i<\#OFFH;i++) |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  | CMP | i,\#0FFH |  |
|  | BNC | \$?L2 |  |
|  | CALL | !XXX | ; CALL !XXX |
|  | INC | i |  |
| ?L2: | BR | ?L1 |  |
|  |  |  | ;next |

<2> When entered in upper case letters

|  | MOV | i, \#OH | ; FOR (i | OH; i $<$ \# OFFH; i++) |
| :---: | :---: | :---: | :---: | :---: |
| ? L3: |  |  |  |  |
|  | CMP | i, \#OFFH |  |  |
|  | BC | \$? L4 |  |  |
|  | BR | ?L5 |  |  |
| ? L4: |  |  |  |  |
|  | CALL | ! XXX | ; CALL | ! XXX |
|  | INC | i |  |  |
|  | BR | ? L3 |  |  |
| ? L5: |  |  | ;NEXT |  |


| Conditional loop | while |
| :--- | :---: |

## (5) while~endw

## [Coding format]

```
[\Delta] while [\Delta] (conditional expression) [\Delta] [(register specification)]
    Instruction group
[\Delta] endw
```


## [Function]

$<1>$ The instruction group is repeatedly executed as long as the conditional expression remains true.

## [Description]

$<1>$ It is possible to enter comparison expressions, logic expressions, test bit expressions, and "forever" as conditional expressions.

If "forever" is entered, the result is an endless loop.
<2> As the register name, specify the register used in the comparison expression or logic expression entered as "(conditional expression)".
$<3>$ Since the conditional expression is tested before the instruction group is executed, if the first conditional expression is found to be false, the instruction group is not executed even once.

## [Generated instructions]

<1> Processing of while (conditional expression) statement
(a) Generates a label for the branch instruction generated by endw.
(b) Generates a condition testing instruction. If a register name has been specified, the specified register is used when generating the condition testing instruction.
(c) Generates a branch instruction for removing the while (conditional expression) statement from the while block when the condition tests as false.
<2> endw
(a) Generates a branch instruction for an execution loop.
(b) Generates a label for the branch instruction that is used to remove endw from the while block.

| Conditional loop |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| [Use examples] |  |  |  |  |
| <1> When entered in lower case letters |  |  |  |  |
| ?L1: |  |  |  | ;while(AX<\#0FFFH) |
|  |  | CMPW | AX, \#0FFFH |  |
|  |  | BNC | \$?L2 |  |
|  |  | MOV | B, \#0FH | ; B=\#0FH |
|  |  | INCW | HL | ; HL++ |
|  |  | BR | ? L1 |  |
|  | ?L2: |  |  | ; endw |
| <2> When entered in upper case letters |  |  |  |  |
| ? L3: |  |  |  | ; WHILE (AX<\#OFFFH) |
|  |  | CMPW | AX, \#0FFFH |  |
|  |  | BC | \$? L4 |  |
|  |  | BR | ? L5 |  |
| ?L4: |  |  |  |  |
|  |  | MOV | B, \#0FH | ; B=\#0FH |
|  |  | INCW | HL | ; HL++ |
|  |  | BR | ? L3 |  |
| ?L5: |  |  |  | ;ENDW |

Conditional loop $\quad$ while_bit
(6) while_bit~endw

## [Coding format]

[ $\Delta$ ] while_bit [ $\Delta$ ] (bit condition)
Instruction group
[ $\Delta$ ] endw

## [Function]

$<1>$ The instruction group can be executed as long as the bit condition is true.

## [Description]

$<1>$ Since the bit condition is tested before the instruction group is executed, if the first bit condition is found to be false, the instruction group is not executed even once.

## [Generated instructions]

<1> Processing of while_bit (bit condition) statement
(a) Generates a label for the branch instruction generated by endw.
(b) Generates an instruction for testing the bit condition as true or false.
(c) Generates a branch instruction for removing the while_bit statement from the while_bit~endw block when the bit condition tests as false.
<2> Processing of endw
(a) Generates a branch instruction for an execution loop.
(b) Generates a label for the branch instruction that is used to remove endw from the while_bit block.
Conditional loop while_bit

## [Use examples]

<1> When entered in lower case letters
?L1:

TRFG.0,\$?L2
MOV A, PORT1
CMP A, \#04H
BNZ \$?L3
MOV $\mathrm{X}, \#$ OFFH
BR ?L4
?L3:
CLR1 PFG. 0
;while_bit(!TRFG.0)
; $\mathrm{A}=$ PORT1
; if $(\mathrm{A}==\# 04 \mathrm{H})$
; $\mathrm{X}=\# 0 \mathrm{FFH}$
; else
; PFG. $0=0$
?L4:
BR
? L1
?L2:
<2> When entered in upper case letters
?L5:
BF TRFG.0,\$?L6
BR ?L7
?L6:
MOV A,PORT1 ; A=PORT1
CMP A, \#04H ; if ( $\mathrm{A}==\# 04 \mathrm{H}$ )
BNZ \$? L8
MOV X,\#OFFH ; X=\#0FFH
BR ?L9
? L8:
?L9:
BR ?L5
?L7:
;WHILE_BIT(!TRFG.O)
; else
; endif
; ENDW

| Conditional loop | until |
| :--- | :---: |

## (7) repeat~until

## [Coding format]

[ $\Delta$ ] repeat
Instruction group
[ $\Delta$ ] until [ $\Delta$ ] (conditional expression) [ $\Delta$ ] [(register specification)]

## [Function]

$<1>$ The instruction group is repeatedly executed as long as the conditional expression remains true.

## [Description]

$<1>$ It is possible to enter comparison expressions, logic expressions, test bit expressions, and "forever" as conditional expressions.

If "forever" is entered, the result is an endless loop.
<2> As the register name, specify the register used in the comparison expression or logic expression entered as "(conditional expression)".
<3> The conditional expression is tested after the instruction group is executed. Therefore, if the first conditional expression is found to be true, the instruction group is executed once.

## [Generated instructions]

<1> Processing of repeat statement
(a) Generates a label for the branch instruction generated by until.
<2> Processing of until (conditional expression) statement
(a) Generates a condition testing instruction for the conditional expression.
(b) Generates a branch instruction for the label that was generated by repeat in order to execution the instruction group during repeat~until and while the conditional expression tests as false. If the conditional expression tests as true, the until statement is removed from the repeat block.

## Conditional loop

until

## [Use examples]

<1> When entered in lower case letters

| ?L1: |  |  | ;repeat |
| :--- | :--- | :--- | :--- |
|  | MOVW | AX, BC | ; AX=BC |
|  | CMP | ABC,\#0CH | ; if (ABC==\#0CH) |
|  | BNZ | \$?L2 |  |
| ?L2: | CALL | ! XXX | ; CALL ! XXX |
|  |  |  | ; endif |
|  | INC | CNT | ; CNT++ |
|  | CMP | CNT,\#0FFH | ;until (CNT==\#0FFH) |
|  | BNZ | \$?L1 |  |

<2> When entered in upper case letters
?L3:
MOVW AX,BC
CMP ABC, \#OCH
BNZ \$?L4

CALL ! XXX
?L4:
INC CNT ; CNT++
CMP CNT,\#OFFH
BZ \$?L5
BR ?L3
?L5:
; AX=BC
; if(ABC==\#0CH)
; CALL !XXX
; endif
; CNT++
;UNTIL(CNT==\#OFFH)
; CNT++

```
```

```
; REPEAT
```

```
```

; REPEAT

```
\begin{tabular}{lc}
\hline Conditional loop & until_bit \\
\hline
\end{tabular}
(8) until_bit

\section*{[Coding format]}
[ \(\Delta\) ] repeat
Instruction group
[ \(\Delta\) ] until_bit [ \(\Delta\) ] (test bit expression)

\section*{[Function]}
\(<1>\) The instruction group is repeatedly executed as long as the bit condition is false.

\section*{[Description]}
\(<1>\) The bit condition is tested after the instruction group is executed. Therefore, if the first bit condition is found to be true, the instruction group is executed once.

\section*{[Generated instructions]}
<1> Processing of repeat
(a) Generates a label for the branch instruction generated by until_bit.
<2> Processing of until_bit (bit condition)
(a) Generates a branch instruction for the label that is generated by repeat in order to execute the instruction group between repeat and until_bit when the conditional expression tests as false. If the conditional expression tests as true, until_bit is removed from the repeat block.

\section*{[Use examples]}
<1> When entered in lower case letters
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{? L1:} & & & ; repeat \\
\hline & MOV & B, \#8H & ; B=\#8H \\
\hline & CALL & ! XXX & ; CALL ! XXX \\
\hline & BF & TRFG.0, \$? LI & ;until_bit(TRFG.0) \\
\hline
\end{tabular}
<2> When entered in upper case letters
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{5}{*}{? L2:} & & & ; REPEAT \\
\hline & MOV & B, \#8H & ; \(\mathrm{B}=\# 8 \mathrm{H}\) \\
\hline & CALL & ! XXX & ; CALL ! XXX \\
\hline & BT & TRFG.0, \$? L3 & ; UNTIL_BIT (TRFG.0) \\
\hline & BR & ? L2 & \\
\hline
\end{tabular}
? L3:
\begin{tabular}{lc}
\hline Conditional loop & break \\
\hline
\end{tabular}
(9) break

\section*{[Coding format]}
```

[\Delta] break

```

\section*{[Function]}

Terminates execution of the innermost nested block among while, repeat, for, and switch blocks.

\section*{[Description]}

An error occurs if a statement other than a while, while_bit, repeat~until, repeat~until_bit, for, or switch statement has been entered.

\section*{[Generated instructions]}

Generates an unconditional branch instruction to remove while, repeat, for, or switch blocks.
BR ?Lxxxx
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{[Use example]} \\
\hline \multirow[t]{6}{*}{?L1:} & & & ; while(forever) \\
\hline & MOV & X, \#0 & ; X=\#0 \\
\hline & MOV & PORT4, A & ; PORT4=A \\
\hline & CMP & A, \#0FH & ; if (A==\#0FH) \\
\hline & BNZ & \$? L2 & \\
\hline & BR & ?L3 & ; break \\
\hline \multirow[t]{3}{*}{?L2:} & & & ; endif \\
\hline & INCW & HL & ; HL++ \\
\hline & BR & ? L1 & \\
\hline ?L3: & & & ; endw \\
\hline
\end{tabular}
Conditional loop continue

\section*{(10) Continue}

\section*{[Coding format]}
[ \(\Delta\) ] continue

\section*{[Function]}

Skips processing following continue within the innermost nested block among a while, while_bit, repeat~until, repeat~until_bit, or for statement and sets an unconditional branch before the condition is tested.

\section*{[Description]}
\(<1>\) This is used to skip subsequent processing from the middle of a block and execute the next loop.
\(<2>\) An error occurs if a statement other than a while, while_bit, repeat~until, repeat~until_bit, or for statement has been entered.

\section*{[Generated instructions]}

Generates an unconditional branch instruction for a label to repeat a while, while_bit, repeat~until, repeat~until_bit, or for block.
BR ?Lxxxx

\section*{[Use example]}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{9}{*}{?L1:} & & & ;while(SYM==\#0FH) \\
\hline & CMP & SYM, \#OFH & \\
\hline & BNZ & \$?L2 & \\
\hline & MOV & B, \#0 & ; \(\mathrm{B}=\# 0\) \\
\hline & MOV & PORT4, A & ; PORT4 \(=\) A \\
\hline & CMP & A, \#0FH & ; if (A==\#0FH) \\
\hline & BNZ & \$?L3 & \\
\hline & BR & ? L1 & ; continue \\
\hline & BR & ? L4 & \\
\hline \multirow[t]{2}{*}{?L3:} & & & ; else \\
\hline & INCW & HL & ; HL++ \\
\hline \multirow[t]{2}{*}{?L4:} & & & ; endif \\
\hline & BR & ? L1 & \\
\hline ? L2 : & & & ; endw \\
\hline
\end{tabular}

\section*{Conditional loop}
goto

\section*{(11) goto}

\section*{[Coding format]}
[ \(\Delta\) ] goto \(\Delta\) label

\section*{[Function]}

Unconditionally branches to a label.

\section*{[Description]}
<1> goto statements are entered when immediate error processing is required such as in an error processing program, or when collective processing of errors at multiple locations is needed.
<2> The symbols shown in the assembly language label column are specified as label names.

\section*{[Generated instructions]}
\(<1>\) Generates the following instruction.
BR Label
<2> The goto statement's labels are not automatically generated by the structured assembler. Note also that the assembler does not automatically check whether or not a branch destination label exists.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{[Use examples]} \\
\hline ?L1: & & & ;while(forever) \\
\hline & MOV & B, \#0 & ; B=\#0 \\
\hline & MOV & PORT4, A & ; PORT4=A \\
\hline & CMP & A, \#0FH & ; if ( \(\mathrm{A}==\# 0 \mathrm{FH}\) ) \\
\hline & BNZ & \$? L2 & \\
\hline & BR & ERROR & ; goto ERROR \\
\hline \multirow[t]{4}{*}{?L2:} & & & ; endif \\
\hline & INCW & HL & ; HL++ \\
\hline & BR & ? L1 & \\
\hline & & & ;endw \\
\hline
\end{tabular}

\subsection*{3.6 Conditional Expressions}

Conditional expressions are used to set conditions via control statements.
The following are examples of conditional expressions.
- Comparison expression ... Compares first and second values and tests them as true or false.
- Test bit expression ......... Determines flag on/off status based on bit symbols.
- Logical operation ........... Performs a logical operation for a conditional expression when conditions are combined.

Table 3-2. Comparison Expressions
\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{2}{|c|}{ Comparison expression } & \multicolumn{1}{c|}{ Coding format } & \\
\hline\((1)\) & Equal & \(\alpha==\beta\) & Function \\
\hline\((2)\) & NotEqual & \(\alpha!=\beta\) & True when \(\alpha=\beta\), false when \(\alpha \neq \beta\), false when \(\alpha=\beta\) \\
\hline\((3)\) & LessThan & \(\alpha<\beta\) & True when \(\alpha<\beta\), false when \(\alpha>=\beta\) \\
\hline\((4)\) & GreaterThan & \(\alpha>\beta\) & True when \(\alpha>\beta\), false when \(\alpha<=\beta\) \\
\hline\((5)\) & GreaterEqual & \(\alpha>=\beta\) & True when \(\alpha>=\beta\), false when \(\alpha<\beta\) \\
\hline\((6)\) & LessEqual & \(\alpha<=\beta\) & True when \(\alpha<=\beta\), false when \(\alpha>\beta\) \\
\hline
\end{tabular}

Table 3-3. Test Bit Expressions
\begin{tabular}{|c|l|l|l|}
\hline \multicolumn{2}{|c|}{ Test bit expression } & \multicolumn{1}{c|}{ Coding format } & \multicolumn{1}{c|}{ Function } \\
\hline\((7)\) & Positive logic (bit) & Bit symbol & True when specified bit value is 1 \\
\hline\((8)\) & Negative logic (bit) & !bit symbol & True when specified bit value is 0 \\
\hline
\end{tabular}

Table 3-4. Logical Operations
\begin{tabular}{|c|l|l|l|}
\hline \multicolumn{2}{|c|}{ Logical operation } & \multicolumn{1}{c|}{ Coding format } & \multicolumn{1}{c|}{ Function } \\
\hline\((9)\) & Logical AND & \begin{tabular}{l} 
Conditional expression 1 \&\& \\
conditional expression 2
\end{tabular} & \begin{tabular}{l} 
True if both conditional expression 1 and conditional \\
expression 2 are true
\end{tabular} \\
\hline\((10)\) & Logical OR & \begin{tabular}{l} 
Conditional expression 1 \| \\
conditional expression 2
\end{tabular} & \begin{tabular}{l} 
True if either conditional expression 1 or conditional \\
expression 2 is true
\end{tabular} \\
\hline
\end{tabular}

If \((\gamma)\) is specified at the end of a comparison, a comparison can be made between \(\alpha\) and \(\beta\) values that cannot be compared directly.
\(\gamma\) specifies the register that is used for this comparison.

\subsection*{3.6.1 Comparison expressions}

In the description of each comparison expression, "?LTRUE" is used as the branch destination label for when the comparison tests as true and ?LFALSE is used as the branch destination label when it tests as false.

See "3.4 Register Specification" for a description of the register specification coding format.
The structured assembler does not test whether or not the symbols entered on the left and right sides of a comparison expression are entered correctly as assembly language operands. However, a data size test is performed, as described in "2.6 Data Sizes" to determine whether or not an instruction can be generated. In addition, when specifying a register, the possibility of generating an instruction using the specified register is tested.

An error message is output when a test results in an error.
For details, see the relevant generated instruction.
The various comparison expressions are described below.

Table 3-5. Generated instructions for Comparison Instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & c & d & e & f & g & h & i & j & k & 1 & m & n & - & p & q & r & s & t & u & v \\
\hline \multirow{22}{*}{\(\alpha \mathrm{n}\)} & a & CY & & & & & & & & & & & & & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & c & [HL]. \(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & f & A & & & & *1 & *1 & & *1 & *1 & *1 & & & *1 & & & & & & & *1 & *1 & & *1 \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & R0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & i & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & I & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & & & & & & & & *2 \\
\hline & 0 & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & s & Direct access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & u & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & v & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates CMP instruction
*2 : Generates CMPW instruction
Empty columns indicate errors.
Comparison expressions Equal (==)
(1) Equal (==)

\section*{[Coding format]}
```

[\Delta] [size specification] }\alpha [\Delta] == [\Delta] [size specification] [ |] \beta [\Delta] [(register
specification)]

```

\section*{[Function]}
<1> When there is no register specification
True when the contents of \(\alpha\) and \(\beta\) are equal, false when they are not equal.
<2> When there is a register specification
The contents of \(\alpha\) are transferred to the specified register. True is the result when the contents of the specified register are equal to the contents of \(\beta\) and false is the result when they are not equal.

\section*{[Description]}
<1> When there is no register specification
For \(\alpha\) and \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
<2> When there is a register specification
For \(\alpha\), be sure to specify contents that can be entered in MOV or MOVW.
For \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.

\section*{[Generated instructions]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{ll} 
CMP(W) & \(\alpha, \beta\) \\
BNZ & \(\$ ? L F A L S E\)
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) Specified register, \(\beta\)
BNZ \$?LFALSE
\begin{tabular}{ll}
\hline Comparison expressions & Equal ( \(==\) ) \\
\hline
\end{tabular}
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BZ & \$?LTRUE \\
BR & ?LFALSE
\end{tabular}
?LTRUE:
<4> If the control statement is entered in upper case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)

CMP(W) \(\quad\) Specified register, \(\beta\)
BZ \$?LTRUE
BR ?LFALSE
?LTRUE:

For details of combinations of \(\alpha\) and \(\beta\), see Table 3-5. Generated instructions for Comparison Instructions. \(\alpha\) indicates the specified register. For further description of generated instructions for MOV, see "CHAPTER 4 (1) Assign".
[Use examples]
<1> If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|}
\hline CMPW & AX, \# OFOFH & \multicolumn{3}{|l|}{; if (AX==\#0F0FH)} \\
\hline BNZ & \$?L1 & \multicolumn{2}{|r|}{\multirow{3}{*}{CALL}} & \multirow{3}{*}{! XXX} \\
\hline CALL & ! XxX & & & \\
\hline BR & ? L2 & & & \\
\hline & & \multicolumn{3}{|l|}{; else} \\
\hline CALL & !YYY & & CALL & ! YYY \\
\hline & & & ndif & \\
\hline
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{lll} 
MOV & A, ! XYZ & ;if \((!X Y Z==\# 5(A))\) \\
CMP & A,\#5 & \\
BNZ & §?L3 & \\
CALL & \(!P P P\) & ; CALL !PPP \\
& & ;endif
\end{tabular}

\section*{Comparison expressions}

Equal (==)
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{lll} 
CMPW & AX, \#OFOFH & ; IF (AX==\#0F0FH) \\
BZ & §?L4 \\
BR & ?L5 & \\
CALL & !XXX & ; CALL ! XXX \\
BR & ?L6 & ;ELSE \\
CALL & !YYY & \begin{tabular}{l}
; CALL !YYY \\
\end{tabular}
\end{tabular}
<4> If the control statement is entered in upper case letters and there is a register specification
\begin{tabular}{ll} 
MOV & A, ! XYZ \\
CMP & A, \#5 \\
BZ & \$? L7 \\
BR & ?L8
\end{tabular}
?L7:
CALL ! PPP
; CALL !PPP
? L8:
;ENDIF
\begin{tabular}{ll}
\hline Comparison expressions & NotEqual (!=) \\
\hline
\end{tabular}
(2) NotEqual (!=)

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] != [\Delta] [size specification] [ }\Delta]\mp@code{\beta [\Delta] [(register
specification)]

```

\section*{[Function]}
<1> When there is no register specification
True when the contents of \(\alpha\) and \(\beta\) are not equal, false when they are equal.
<2> When there is a register specification
The contents of \(\alpha\) are transferred to the specified register. True is the result when the contents of the specified register are not equal to the contents of \(\beta\) and false is the result when they are equal.

\section*{[Description]}
<1> When there is no register specification
For \(\alpha\) and \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
<2> When there is a register specification
For \(\alpha\), specify contents that can be entered in MOV or MOVW.
For \(\beta\), specify contents that can be entered in CMP or CMPW.

\section*{[Generated instructions]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BZ & \(\$ ? L F A L S E\)
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) Specified register, \(\beta\)
BZ
\$?LFALSE
Comparison expressions NotEqual (!=)
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BNZ & \$?LTRUE \\
BR & ?LFALSE
\end{tabular}
?LTRUE:
<4> If the control statement is entered in upper case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)

CMP(W) \(\quad\) Specified register, \(\beta\)
BNZ \$?LTRUE
BR ?LFALSE
?LTRUE:

For details of combinations of \(\alpha\) and \(\beta\), see Table 3-5. Generated instructions for Comparison Instructions. \(\alpha\) indicates the specified register. For further description of generated instructions for MOV, see "CHAPTER 4 (1) Assign".

\section*{[Use examples]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|}
\hline & CMPW & AX, \# OFFFH & \multicolumn{2}{|l|}{; if (AX! = \# FFFFH)} \\
\hline & BZ & \$?L1 & & \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L2 & & \\
\hline ? L1: & & & ; else & \\
\hline & CALL & ! YYY & ; CALL & ! YYY \\
\hline ? L2: & & & ; endif & \\
\hline
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{lll} 
& MOV & A, ! XYZ \\
CMP & A, \#5 & if \((!X Y Z!=\# 5(A))\) \\
BZ & \$?L3 & \\
?L3: CALL & \(!\) PPP & ; CALL !PPP \\
& & \\
& & ;endif
\end{tabular}

\section*{Comparison expressions}
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{|c|c|c|c|}
\hline CMPW & AX, \#0FFFH & \multicolumn{2}{|l|}{; IF (AX! =\#0FFFH)} \\
\hline BNZ & \$?L4 & & \\
\hline BR & ? L5 & & \\
\hline CALL & ! Xxx & \multirow[t]{2}{*}{; CALL} & \multirow[t]{2}{*}{! Xxx} \\
\hline BR & ? L 6 & & \\
\hline & & \multicolumn{2}{|l|}{; ELSE} \\
\hline CALL & !YYY & ; CALL & !YYY \\
\hline
\end{tabular}
<4> If the control statement is entered in upper case letters and there is a register specification
\begin{tabular}{|c|c|c|c|}
\hline MOV & A, ! XYZ & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{; IF (!XYZ!=\#5 (A) )}} \\
\hline CMP & A, \#5 & & \\
\hline BNZ & \$?L7 & & \\
\hline BR & ? L 8 & & \\
\hline CALL & ! PPP & ; CALL & ! PPP \\
\hline
\end{tabular}
Comparison expressions LessThan (<)
(3) LessThan (<)

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] < [\Delta] [size specification] [ }\Delta\mathrm{ ] }\beta\mathrm{ [ }\Delta\mathrm{ ] [(register
specification)]

```

\section*{[Function]}
<1> When there is no register specification
True when the contents of \(\alpha\) are less than the contents of \(\beta\), false when otherwise (i.e., equal to or greater than).
<2> When there is a register specification
The contents of \(\alpha\) are transferred to the specified register. True is the result when the contents of the specified register are less than the contents of \(\beta\) and false is the result when they are otherwise.

\section*{[Description]}
<1> When there is no register specification
For \(\alpha\) and \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
<2> When there is a register specification
For \(\alpha\), be sure to specify contents that can be entered in MOV or MOVW.
For \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.

\section*{[Generated instructions]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
CMP(W)
\(\alpha, \beta\)
BNC
\$?LFALSE
<2> If the control statement is entered in lower case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) Specified register, \(\beta\)
BNC \$?LFALSE
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{ll} 
CMP(W) & \(\alpha, \beta\) \\
BC & \$?LTRUE \\
BR & ?LFALSE
\end{tabular}
?LTRUE:
Comparison expressions LessThan (<)
<4> If the control statement is entered in upper case letters and there is a register specification
\begin{tabular}{ll} 
MOV(W) & Specified register, \(\alpha\) \\
CMP(W) & Specified register, \(\beta\) \\
BC & \$?LTRUE \\
BR & ?LFALSE \\
TRUE: &
\end{tabular}

For details of combinations of \(\alpha\) and \(\beta\), see Table 3-5. Generated instructions for Comparison Instructions. \(\alpha\) indicates the specified register. For further description of generated instructions for MOV, see "CHAPTER 4 (1) Assign".

\section*{[Use examples]}
<1> If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|c|}
\hline & CMP & A, [HL] & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{; if (A< [HL])}} \\
\hline & BNC & \$?L1 & & & \\
\hline & CALL & ! XxX & \multicolumn{2}{|r|}{\multirow[t]{2}{*}{CALL}} & \multirow[t]{2}{*}{! Xxx} \\
\hline & BR & ? L2 & & & \\
\hline ?L1: & & & \multicolumn{3}{|l|}{; else} \\
\hline & CALL & !YYY & & CALL & ! YYY \\
\hline ? L2: & & & & ndif & \\
\hline
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{lll} 
MOVW & AX, ABCP & ;if (ABCP<\#0FE00H (AX)) \\
CMPW & AX, \#0FE00H & \\
BNC & \$?L3 & \\
CALL & \(!P P P\) & ; CALL !PPP \\
& & ;endif
\end{tabular}
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|}
\hline CMP & A, [HL] & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{; IF (A< [HL])}} \\
\hline BC & \$?L4 & & & \\
\hline BR & ? L5 & & & \\
\hline CALL & ! XxX & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{; CALL}} & \multirow[t]{2}{*}{! Xxx} \\
\hline BR & ? L6 & & & \\
\hline & & \multicolumn{3}{|l|}{; ELSE} \\
\hline CALL & ! YYY & & CALL & ! YYY \\
\hline
\end{tabular}
<4> If the control statement is entered in upper case letters and there is a register specification
MOVW AX,ABCP ;IF (ABCP<\#OFE00H (AX))

CMPW AX, \#OFEOOH
BC \(\quad\) ? L 7

BR ? 48
?L7:
CALL !PPP ; CALL !PPP
?L8:
;ENDIF
\begin{tabular}{ll}
\hline Comparison expressions & GreaterThan (>) \\
\hline
\end{tabular}

\section*{(4) GreaterThan (>)}

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] > [\Delta] [size specification] [\Delta] \beta [\Delta] [(register
specification)]

```

\section*{[Function]}
<1> When there is no register specification
True when the contents of \(\alpha\) are greater than the contents of \(\beta\), false when otherwise (i.e. equal to or less than).
<2> When there is a register specification
The contents of \(\alpha\) are transferred to the specified register. True is the result when the contents of the specified register are greater than the contents of \(\beta\) and false is the result when they are otherwise.

\section*{[Description]}
<1> When there is no register specification
For \(\alpha\) and \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
<2> When there is a register specification
For \(\alpha\), be sure to specify contents that can be entered in MOV or MOVW.
For \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
[Generated instructions]
\(<1>\) If the control statement is entered in lower case letters and there is no register specification CMP(W)
\(\alpha, \beta\)
BZ
\$?LFALSE
BC
\$?LFALSE
<2> If the control statement is entered in lower case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) Specified register, \(\beta\)
BZ \$?LFALSE
BC \$?LFALSE

\section*{Comparison expressions}

GreaterThan (>)
<3> If the control statement is entered in upper case letters and there is no register specification
CMP(W) \(\quad \alpha, \beta\)

BZ \$\$+4
BNC \$?LTRUE
BR ?LFALSE
?LTRUE:
<4> If the control statement is entered in upper case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) \(\quad\) Specified register, \(\beta\)
BZ \$\$+4
BNC \$?LTRUE
BR ?LFALSE
?LTRUE:

For details of combinations of \(\alpha\) and \(\beta\), see Table 3-5. Generated instructions for Comparison Instructions. \(\alpha\) indicates the specified register. For further description of generated instructions for MOV, see "CHAPTER 4 (1) Assign".

\section*{[Use examples]}
<1> If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|c|}
\hline & CMP & A, [HL] & \multicolumn{3}{|l|}{; if (A> [HL])} \\
\hline & BZ & \$?L1 & & & \\
\hline & BC & \$?L1 & & & \\
\hline & CALL & ! XxX & & CALL & ! XxX \\
\hline & BR & ? L2 & & & \\
\hline ?L1: & & & & lse & \\
\hline & CALL & ! YYY & & CALL & ! YYY \\
\hline ? L2: & & & & ndif & \\
\hline
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{lll} 
MOVW & AX, ABCP & ;if (ABCP>\#0FE40H (AX) ) \\
CMPW & AX,\#OFE40H & \\
BZ & \$?L3 & \\
BC & S?L3 & \\
CALL & \(!P P P\) & ; CALL !PPP \\
& & ;endif
\end{tabular}
Comparison expressions GreaterThan (>)
<3> If the control statement is entered in upper case letters and there is no register specification
CMP A, [HL] ;IF (A>[HL])
BZ \(\$ \$+4\)

BNC \$?L4
BR ?L5
?L4:
CALL !XXX ; CALL !XXX
BR ?L6

CALL !YYY ; CALL !YYY
?L6: ;ENDIF
<4> If the control statement is entered in upper case letters and there is a register specification
\begin{tabular}{|c|c|c|}
\hline MOVW & AX, ABCP & ; IF (ABCP>\#0FE40H (AX)) \\
\hline CMPW & AX, \#OFE40H & \\
\hline BZ & \$\$+4 & \\
\hline BNC & \$?L7 & \\
\hline BR & ?L8 & \\
\hline CALL & \(!\) PPP & \[
\begin{aligned}
& \text {; CALL !PPP } \\
& \text {; ENDIF }
\end{aligned}
\] \\
\hline
\end{tabular}
Comparison expressions GreaterEqual (>=)
(5) GreaterEqual (>=)

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] >= [\Delta] [size specification] [\Delta] \beta [\Delta] [(register
specification)]

```

\section*{[Function]}
<1> When there is no register specification
True when the contents of \(\alpha\) are greater than or equal to the contents of \(\beta\), false when they are less than the contents of \(\beta\).
<2> When there is a register specification
The contents of \(\alpha\) are transferred to the specified register. True is the result when the contents of the specified register are greater than or equal to the contents of \(\beta\) and false is the result when they are less than the contents of \(\beta\).

\section*{[Description]}
<1> When there is no register specification
For \(\alpha\) and \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
<2> When there is a register specification
For \(\alpha\), be sure to specify contents that can be entered in MOV or MOVW.
For \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.

\section*{[Generated instructions]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
CMP(W)
\(\alpha, \beta\)
BC
\$?LFALSE
<2> If the control statement is entered in lower case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) Specified register, \(\beta\)
BC \$?LFALSE
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{ll} 
CMP(W) & \(\alpha, \beta\) \\
BNC & \(\$ ?\) LTRUE \\
BR & ?LFALSE
\end{tabular}
?LTRUE:
Comparison expressions \(\quad\) GreaterEqual (>=)
<4> If the control statement is entered in upper case letters and there is a register specification
\begin{tabular}{ll} 
MOV \((W)\) & Specified register, \(\alpha\) \\
CMP(W) & Specified register, \(\beta\) \\
BNC & \$?LTRUE \\
BR & ?LFALSE \\
LTRUE: &
\end{tabular}

For details of combinations of \(\alpha\) and \(\beta\), see Table 3-5. Generated Instructions for Comparison Instructions. \(\alpha\) indicates the specified register. For further description of generated instructions for MOV, see "CHAPTER 4 (1) Assign".

\section*{[Use examples]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|c|}
\hline & CMP & A, [HL] & \multicolumn{3}{|l|}{;if(A>= [HL])} \\
\hline & BC & \$?L1 & \multicolumn{2}{|l|}{\multirow{3}{*}{; CALL}} & \multirow{3}{*}{! XXX} \\
\hline & CALL & ! XXX & & & \\
\hline & BR & ? 22 & & & \\
\hline \multirow[t]{2}{*}{? L1:} & & & \multicolumn{3}{|l|}{; else} \\
\hline & CALL & !YYY & & CALL & ! YYY \\
\hline ?L2: & & & & ndif & \\
\hline
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{lll} 
MOVW & AX, DE & ;if (DE>=\#0FE30H (AX)) \\
CMPW & AX, \#0FE30H & \\
BC & \$?L3 & \\
CALL & \(!P P P\) & ; CALL \(!\) PPP \\
& & ;endif
\end{tabular}
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|}
\hline CMP & A, [HL] & \multicolumn{3}{|l|}{; IF ( \(\mathrm{A}>=\) [HL] )} \\
\hline BNC & \$?L4 & & & \\
\hline BR & ? L5 & & & \\
\hline CALL & ! XxX & \multicolumn{2}{|r|}{\multirow[t]{2}{*}{CALL}} & \multirow[t]{2}{*}{! XXX} \\
\hline BR & ? L 6 & & & \\
\hline & & \multicolumn{3}{|l|}{; ELSE} \\
\hline CALL & ! YYY & & CALL & ! YYY \\
\hline
\end{tabular}

\section*{Comparison expressions}
<4> If the control statement is entered in upper case letters and there is a register specification
MOVW AX,DE ;IF (DE>=\#0FE30H (AX))
CMPW AX,\#OFE3OH
BNC \(\quad\) ? L 7

BR ? L 8
?L7:
CALL !PPP ; CALL !PPP
?L8:
;ENDIF
Comparison expressions \(\quad\) LessEqual (<=)

\section*{(6) LessEqual (<=)}

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] <= [\Delta] [size specification] [\Delta] }\beta\mathrm{ [ }\Delta\mathrm{ ] [(register
specification)]

```

\section*{[Function]}
<1> When there is no register specification
True when the contents of \(\alpha\) are less than or equal to the contents of \(\beta\), false when they are greater than the contents of \(\beta\).
<2> When there is a register specification
The contents of \(\alpha\) are transferred to the specified register. True is the result when the contents of the specified register are less than or equal to the contents of \(\beta\) and false is the result when they are greater than the contents of \(\beta\).

\section*{[Description]}
<1> When there is no register specification
For \(\alpha\) and \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.
<2> When there is a register specification
For \(\alpha\), be sure to specify contents that can be entered in MOV or MOVW.
For \(\beta\), be sure to specify contents that can be entered in CMP or CMPW.

\section*{[Generated instructions]}
\(<1>\) If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{ll} 
CMP(W) & \(\alpha, \beta\) \\
BZ & \(\$ \$+4\) \\
BNC & \(\$ ? L F A L S E\)
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{ll} 
MOV(W) & Specified register, \(\alpha\) \\
CMP(W) & Specified register, \(\beta\) \\
BZ & \(\$ \$+4\) \\
BNC & \(\$ ? L F A L S E\)
\end{tabular}

\section*{Comparison expressions}

LessEqual (<=)
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{ll} 
CMP(W) & \(\alpha, \beta\) \\
BZ & \$?LTRUE \\
BC & \$?LTRUE \\
BR & ?LFALSE \\
TRUE: &
\end{tabular}
<4> If the control statement is entered in upper case letters and there is a register specification
MOV(W) Specified register, \(\alpha\)
CMP(W) \(\quad\) Specified register, \(\beta\)

BZ \$?LTRUE
BC \$?LTRUE
BR ?LFALSE
?LTRUE:

For details of combinations of \(\alpha\) and \(\beta\), see Table 3-5. Generated Instructions for Comparison Instructions. \(\alpha\) indicates the specified register. For further description of generated instructions for MOV, see "CHAPTER 4 (1) Assign".

\section*{[Use examples]}
<1> If the control statement is entered in lower case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|c|}
\hline & CMP & A, [HL] & \multicolumn{3}{|l|}{; if ( \(\mathrm{A}<=\) [HL])} \\
\hline & BZ & \$\$+4 & & & \\
\hline & BNC & \$?L1 & \multicolumn{2}{|l|}{\multirow{3}{*}{; CALL}} & \multirow{3}{*}{! XXX} \\
\hline & CALL & ! XXX & & & \\
\hline & BR & ? L2 & & & \\
\hline \multirow[t]{2}{*}{?L1:} & & & \multicolumn{3}{|l|}{;else} \\
\hline & CALL & ! YYY & & CALL & !YYY \\
\hline ?L2: & & & & ndif & \\
\hline
\end{tabular}
<2> If the control statement is entered in lower case letters and there is a register specification
\begin{tabular}{ll} 
MOVW & AX, HL \\
CMPW & AX, \#OFE20H \\
BZ & \(\$ \$+4\) \\
BNC & \$?L3 \\
CALL & \(!\) PPP
\end{tabular}
;if (HL<=\#OFE20H(AX))

CALL ! PPP
; CALL !PPP
?L3: ;endif

\section*{Comparison expressions}
<3> If the control statement is entered in upper case letters and there is no register specification
\begin{tabular}{|c|c|c|c|c|}
\hline CMP & A, [HL] & \multicolumn{3}{|l|}{; IF ( \(\mathrm{A}<=\) [HL] )} \\
\hline BZ & \$?L4 & & & \\
\hline BC & \$?L4 & & & \\
\hline BR & ?L5 & & & \\
\hline CALL & ! XxX & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{; CALL}} & \multirow[t]{2}{*}{! Xxx} \\
\hline BR & ? L6 & & & \\
\hline & & \multicolumn{3}{|l|}{; ELSE} \\
\hline CALL & !YYY & & CALL & !YYY \\
\hline
\end{tabular}
<4> If the control statement is entered in upper case letters and there is a register specification
\begin{tabular}{lll} 
MOVW & AX, HL & ;IF (HL<=\#0FE20H (AX) ) \\
CMPW & AX,\#0FE20H & \\
BZ & \$?L7 & \\
BC & S?L7 & \\
BR & ?L8 & \\
CALL & \(!\) PPP & ; CALL !PPP \\
& & ;ENDIF
\end{tabular}
\begin{tabular}{ll}
\hline Comparison expressions & FOREVER (forever) \\
\hline
\end{tabular}
(7) FOREVER (forever)

\section*{[Coding format]}
```

[\Delta] forever [\Delta]

```

\section*{[Function]}

Sets loop statement as an endless loop, without generating a compare instruction.

\section*{[Description]}

Can be entered in a loop statement (for statement, while statement, until statement) type of conditional expression.
```

[Use examples]
<1> for statement
MOV i,\#0 ;for(i=\#0;forever;i++)
?L1:
MOV A,i ; A=i
CALL !XXX ; CALL !XXX
CMPW AX,\#OFFH ; if (AX==\#OFFH)
BNZ \$?L2
BR ?L3 ; break
?L2:
INC i
BR ?L1
?L3: ;next

```
    <2> while statement
    ? L4:
                BF forever, \$?L5
                MOV A,i ; A=i
                CAll ! XXX ; CAll !XXX
                CMPW AX,\#OFFH ; if (AX==\#OFFH)
                BNZ \$?L6
                BR ?L5 ; break
    ?L6:
            INC i
            BR ?L4
    ?L5:
                ; endif
                ; i++
                ;endw

\section*{Comparison expressions}
<3> repeat statement
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{6}{*}{? L7:} & & & ;repeat \\
\hline & MOV & A, i & ; \(\mathrm{A}=\mathrm{i}\) \\
\hline & CALL & ! Xxx & ; CALL ! XXX \\
\hline & CMPW & AX, \#0FFH & ; if (AX==\#0FFH) \\
\hline & BNZ & \$?L8 & \\
\hline & BR & ? 59 & ; break \\
\hline \multirow[t]{3}{*}{? L8:} & & & ; endif \\
\hline & INC & i & ; i++ \\
\hline & BR & ? L 7 & \\
\hline ? L9: & & & ;until(forever) \\
\hline
\end{tabular}

\subsection*{3.6.2 Test bit expressions}

In the description of each type of test bit expression, it is noted that ?LTRUE is used as the branch destination label when the test result is true and ?LFALSE is used as this label when the test result is false.

The structured assembler does not test whether or not test bit expression code is entered correctly as assembly language operands. However, a data size test is performed, as described in "2.6 Data Sizes".

In addition, " Z " is also processed as a bit symbol.
The structured assembler does not use the assembler's directive (EQU) to check whether or not a bit symbol has been defined. However, user symbols can also be processed as bit symbols.

An error message is output when the test result is an error.
For details, see the particular generating instruction.
The various test bit expressions are described below.
\begin{tabular}{ll}
\hline Test bit expressions & Positive logic (bit) \\
\hline
\end{tabular}
(1) Bit symbol

\section*{[Coding format]}
[ \(\Delta\) ] bit symbol [ \(\Delta\) ]

\section*{[Function]}

True when the bit symbol contents are 1 , false when they are 0.
The following control statements are able to include bit symbols entered as conditional expressions.
if if_bit
elseif elseif_bit
while while_bit
until until_bit
[Generated instructions]
<1> When the control statement is entered in lower case letters and CY has been entered BNC
\$?LFALSE
<2> When the control statement is entered in lower case letters and \(\mathbf{Z}\) has been entered BNZ \$?LFALSE
<3> When the control statement is entered in lower case letters and a bit symbol has been entered BF Bit symbol, \$?LFALSE
<4> When the control statement is entered in upper case letters and CY has been entered
BC \$?LTRUE
BR
?LFALSE
?LTRUE:
<5> When the control statement is entered in upper case letters and \(Z\) has been entered
BZ
\$?LTRUE
BR ?LFALSE
?LTRUE:
<6> When the control statement is entered in upper case letters and a bit symbol has been entered.
\(\begin{array}{ll}\text { BT } & \text { Bit symbol, \$?LTRUE } \\ \text { BR } & \text { ?LFALSE }\end{array}\)
?LTRUE:
[Use examples]
<1> When the control statement is entered in lower case letters
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & BNC & \$?L1 & \multicolumn{2}{|l|}{;if_bit(CY)} \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L2 & & \\
\hline ?L1: & & & ; else & \\
\hline & CALL & ! YYY & ; CALL & !YYY \\
\hline ? L2 : & & & ;endif & \\
\hline & BNZ & \$?L3 & \multicolumn{2}{|l|}{;if_bit(Z)} \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L4 & & \\
\hline ?L3: & & & ; else & \\
\hline & CALL & ! YYY & ; CALL & !YYY \\
\hline ? L4: & & & ;endif & \\
\hline & BF & TRFG.0, \$? L5 & \multicolumn{2}{|l|}{;if_bit(TRFG.0)} \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L6 & & \\
\hline ?L5: & & & ; else & \\
\hline & CALL & ! YYY & ; CALL & !YYY \\
\hline ?L6: & & & ;endif & \\
\hline
\end{tabular}
<2> When the control statement is entered in upper case letters
BC \$?L7
BR ?L8
?L7:
CALL ! XXX
BR ? L 9
?L8:
CALL !YYY
?L9:
?L10
?
CALL ! XXX
; CALL ! XXX
?L11:
CALL ! YYY
; ELSE
; CALL !YYY
; ENDIF
BT TRFG.0,\$?L13 ; IF_BIT(TRFG.0)
BR ? L14
?L13:
CALL ! XXX
; CALL !XXX
BR ? 15
?L14:
CALL ! YYY
; ELSE
; CALL !YYY
; ENDIF
\begin{tabular}{ll}
\hline Test bit expressions & Negative logic (bit) \\
\hline
\end{tabular}
(2) !bit symbol

\section*{[Coding format]}
```

[\Delta] !bit symbol [\Delta]

```

\section*{[Function]}

True when the bit symbol contents are 0 , false when they are 1 .
The following control statements are able to include bit symbols entered as conditional expressions.
if if_bit
elseif elseif_bit
while while_bit
until until_bit
[Generated instructions]
<1> When the control statement is entered in lower case letters and CY has been entered BC \$?LFALSE
<2> When the control statement is entered in lower case letters and \(Z\) has been entered BZ \$?LFALSE
<3> When the control statement is entered in lower case letters and a bit symbol has been entered BT Bit symbol, \$?LFALSE
<4> When the control statement is entered in upper case letters and CY has been entered BNC \$?LTRUE
BR ?LFALSE
?LTRUE:
<5> When the control statement is entered in upper case letters and \(Z\) has been entered
BNZ \$?LTRUE
BR ?LFALSE
?LTRUE:
<6> When the control statement is entered in upper case letters and a bit symbol has been entered.
\begin{tabular}{ll} 
BF & Bit symbol, \$?LTRUE \\
BR & ?LFALSE
\end{tabular}
[Use examples]
<1> When the control statement is entered in lower case letters
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & BC & \$? L1 & \multicolumn{2}{|l|}{;if_bit(!CY)} \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L2 & & \\
\hline ? L1: & & & ;else & \\
\hline & CALL & ! YYY & ; CALL & ! YYY \\
\hline ? L2: & & & ;endif & \\
\hline & BZ & \$? L3 & \multicolumn{2}{|l|}{;if_bit(!Z)} \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L4 & & \\
\hline ? L3: & & & ; else & \\
\hline & CALL & ! YYY & ; CALL & ! YYY \\
\hline ? L4: & & & ;endif & \\
\hline & BT & TRFG.0, \$? L5 & \multicolumn{2}{|l|}{;if_bit(!TRFG.0)} \\
\hline & CALL & ! XXX & ; CALL & ! XXX \\
\hline & BR & ? L6 & & \\
\hline ? L5: & & & ; else & \\
\hline & CALL & ! YYY & ; CALL & ! YYY \\
\hline ? L6: & & & ;endif & \\
\hline
\end{tabular}

\section*{Test bit expressions}
<2> When the control statement is entered in upper case letters
BNC \$?L7 ;IF_BIT(!CY)
BR ?L8
?L7:
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & CALL & ! Xxx & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{; CALL ! XXX}} \\
\hline & BR & ? L 9 & & \\
\hline \multirow[t]{2}{*}{?L8:} & & & \multicolumn{2}{|l|}{; ELSE} \\
\hline & CALL & ! YYY & ; CALL & !YYY \\
\hline \multirow[t]{3}{*}{?L9:} & & & ; ENDIF & \\
\hline & BNZ & \$?L10 & \multicolumn{2}{|l|}{; IF_BIT(!Z)} \\
\hline & BR & ?L11 & & \\
\hline \multicolumn{5}{|l|}{? L10:} \\
\hline & CALL & ! XXX & \multirow[t]{2}{*}{; CALL} & \multirow[t]{2}{*}{! xxX} \\
\hline & BR & ?L12 & & \\
\hline \multirow[t]{2}{*}{? L11:} & & & \multicolumn{2}{|l|}{; ELSE} \\
\hline & CALL & ! YYY & ; CALL & !YYY \\
\hline \multirow[t]{3}{*}{? L12:} & & & \multicolumn{2}{|l|}{; ENDIF} \\
\hline & BF & TRFG.0, \$?L13 & ; IF_BIT & !TRFG.0) \\
\hline & BR & ?L14 & & \\
\hline \multicolumn{5}{|l|}{?L13:} \\
\hline & CALL & ! XXX & \multirow[t]{2}{*}{; CALL} & \multirow[t]{2}{*}{! xxx} \\
\hline & BR & ?L15 & & \\
\hline \multirow[t]{2}{*}{?L14:} & & & \multicolumn{2}{|l|}{; ELSE} \\
\hline & CALL & ! YYY & ; CALL & !YYY \\
\hline ?L15: & & & ; ENDIF & \\
\hline
\end{tabular}

\subsection*{3.6.3 Logical operations}

In the description of each type of conditional expression, it is noted that ?LTRUE is used as the branch destination label when the test result is true and ?LFALSE is used as this label when the test result is false.

A logical AND (\&\&) or logical OR (\|) result can be obtained when there are two comparison expressions or a true/false test bit expression.

Up to 16 logical operators can be entered in a conditional expression.
This means that it is possible to enter expressions for processing that is executed when two conditional expressions are both met or when either of them are met.

The structured assembler generates branch instructions beginning from the highest-priority logical operator.

\section*{[Code example] \\ B<\#0FFH \&\& C>=\#0 || \(D==\# 10\)}

The logical operations are described below.

\section*{(1) Logical AND (\&\&)}

\section*{[Coding format]}
```

Conditional expression 1 [\Delta] \&\& [\Delta] Conditional expression 2

```

\section*{[Function]}

The logical AND result of conditional expression 1 and conditional expression 2 is obtained. The result is true when conditional expression 1 and conditional expression 2 are both true and the result is false otherwise. The entered operation is performed when two conditions are met.

The output instruction differs depending on whether the control statement is entered in lower case letters or upper case letters.

Instructions for testing are generated first for contents enclosed in parentheses "( )".

\section*{[Generated instructions]}
<1> When the control statement is entered in lower case letters

Table 3-6. Generated Instructions (Control Statement in Lower Case Letters) for Logical AND
\begin{tabular}{|c|c|c|}
\hline Conditional expression & & Generated instruction \\
\hline \(\alpha==\beta\) \& & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BNZ }
\end{aligned}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \text { \$?LFALSE }
\end{aligned}
\] \\
\hline \(\alpha!=\beta\) \&\& & \[
\begin{aligned}
& C M P(W) \\
& B Z
\end{aligned}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \$ ? L F A L S E
\end{aligned}
\] \\
\hline \(\alpha<\beta\) \& \& & CMP(W)
BNC & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE
\end{tabular} \\
\hline \(\alpha>\beta \& \&\) & \[
\begin{aligned}
& C M P(W) \\
& B Z \\
& B C
\end{aligned}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE \\
\$?LFALSE
\end{tabular} \\
\hline \(\alpha>=\beta\) \& \& & \[
\begin{aligned}
& C M P(W) \\
& B C
\end{aligned}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE
\end{tabular} \\
\hline \(\alpha<=\beta\) \&\& & \begin{tabular}{l}
CMP(W) BZ \\
BNZ
\end{tabular} & \[
\begin{aligned}
& \alpha, \beta \\
& \$ \$+4 \\
& \$ ? L F A L S E
\end{aligned}
\] \\
\hline Bit symbol \&\& & BF & Bit symbol, \$?LFALSE \\
\hline CY \&\& & BNC & \$?LFALSE \\
\hline Z \& \& & BNZ & \$?LFALSE \\
\hline ! bit symbol \&\& & BT & Bit symbol, \$?LFALSE \\
\hline !CY \& \& & BC & \$?LFALSE \\
\hline ! 2 \&\& & BZ & \$?LFALSE \\
\hline
\end{tabular}
<2> When the control statement is entered in upper case letters

Table 3-7. Generated Instructions (Control Statement in Upper Case Letters) for Logical AND
\begin{tabular}{|c|c|}
\hline Conditional expression & Generated instruction \\
\hline \(\alpha==\beta\) \& \& & \begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BZ & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline \(\alpha!=\beta\) \&\& & \begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BNZ & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline \(\alpha<\beta\) \&\& & \begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BC & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline \(\alpha>\beta\) \&\& & \begin{tabular}{ll}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BZ & \(\$ \$+4\) \\
BNC & \(\$ ? \mathrm{LTRUE}\) \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline \(\alpha>=\beta\) \&\& & \begin{tabular}{ll} 
CMP(W) & \(\alpha, \beta\) \\
BNC & \(\$ ?\) LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline \(\alpha<=\beta\) \&\& & \begin{tabular}{cl}
\(\mathrm{CMP}(\mathrm{W})\) & \(\alpha, \beta\) \\
BZ & \$?LTRUE \\
BC & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline Bit symbol \&\& & \begin{tabular}{cl} 
BT & Bit symbol, \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline CY \& \& & \begin{tabular}{cl} 
BC & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline Z \& \& & \begin{tabular}{cl} 
BZ & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline !bit symbol \&\& & \begin{tabular}{cl} 
BF & Bit symbol, \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline !CY \& \& & \begin{tabular}{cl} 
BNC & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline ! \(Z\) \&\& & \begin{tabular}{cl} 
BNZ & \$?LTRUE \\
BR & ?LFALSE \\
?LTRUE: &
\end{tabular} \\
\hline
\end{tabular}
Logical operations Logical AND (\&\&)

\section*{[Use examples]}
<1> When the control statement is entered in lower case letters
\begin{tabular}{|c|c|c|c|c|c|}
\hline & MOV & A, C & \multicolumn{3}{|l|}{\(\mathrm{f}(\mathrm{C}==\# 0\) \&\& \(\mathrm{B}>=\# 0\) \&\& \(\mathrm{B}<\# 80 \mathrm{H})(\mathrm{A})\)} \\
\hline & CMP & A, \#0 & & & \\
\hline & BNZ & \$? L1 & & & \\
\hline & MOV & A, B & & & \\
\hline & CMP & A, \#0 & & & \\
\hline & BC & \$?L1 & & & \\
\hline & MOV & A, B & & & \\
\hline & CMP & A, \#80H & & & \\
\hline & BNC & \$? L1 & & & \\
\hline & CALL & ! XXX & ; CALL & ! XXX & \\
\hline & BR & ? L2 & & & \\
\hline ? L1: & & & ; else & & \\
\hline & CALL & ! YYY & ; CALL & ! YYY & \\
\hline ? L2: & & & ; endif & & \\
\hline
\end{tabular}
<2> When the control statement is entered in upper case letters


\section*{Logical operations}

\section*{(2) Logical OR (I|)}

\section*{[Coding format]}
```

Conditional expression 1 [\Delta] || [\Delta] Conditional expression 2

```

\section*{[Function]}

The logical OR result of conditional expression 1 and conditional expression 2 is obtained. The result is true when either conditional expression 1 or conditional expression 2 is true and the result is false when both are false. The entered operation is performed when either condition is met.

Instructions for testing are generated first for contents enclosed in parentheses "( )".

\section*{[Generated instructions]}

Table 3-8. Generated Instructions for Logical OR
\begin{tabular}{|c|c|c|}
\hline Conditional expression & \multicolumn{2}{|r|}{Generated instruction} \\
\hline \(\alpha==\beta \|\) & \[
\begin{aligned}
& C M P(W) \\
& B Z
\end{aligned}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE
\end{tabular} \\
\hline \(\alpha!=\beta \|\) & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BNZ }
\end{aligned}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE
\end{tabular} \\
\hline \(\alpha<\beta \|\) & \[
\begin{aligned}
& C M P(W) \\
& B C
\end{aligned}
\] & \begin{tabular}{l}
\[
\alpha, \beta
\] \\
\$?LFALSE
\end{tabular} \\
\hline \(\alpha>\beta \|\) & \begin{tabular}{l}
CMP(W) BZ \\
BNC
\end{tabular} & \[
\begin{aligned}
& \alpha, \beta \\
& \$ \$+4 \\
& \$ ? L F A L S E
\end{aligned}
\] \\
\hline \(\alpha>=\beta \|\) & CMP(W)
BNC & \[
\begin{aligned}
& \alpha, \beta \\
& \text { \$?LFALSE }
\end{aligned}
\] \\
\hline \(\alpha<=\beta \|\) & \begin{tabular}{l}
CMP(W) \\
BZ \\
BC
\end{tabular} & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE \\
\$?LFALSE
\end{tabular} \\
\hline Bit symbol || & BT & Bit symbol, \$?LFALSE \\
\hline CY \| & BC & \$?LFALSE \\
\hline Z || & BZ & \$?LFALSE \\
\hline !bit symbol || & BF & Bit symbol, \$?LFALSE \\
\hline !CY || & BNC & \$?LFALSE \\
\hline ! \(\mathrm{Z} \|\) & BNZ & \$?LFALSE \\
\hline
\end{tabular}
Logical operations \(\quad\) Logical OR (II)
[Use examples]
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & MOV & A, B & ; if (B= & - & \(C>=\# 0\) & D<\#80H) (A) \\
\hline & CMP & A, \#0 & & & & \\
\hline & BZ & \$?L1 & & & & \\
\hline & MOV & A, C & & & & \\
\hline & CMP & A, \#0 & & & & \\
\hline & BNC & \$?L1 & & & & \\
\hline & MOV & A, D & & & & \\
\hline & CMP & A, \#80H & & & & \\
\hline & BNC & \$?L2 & & & & \\
\hline ? L1: & & & & & & \\
\hline & CALL & ! XXX & ; CALL & ! XXX & & \\
\hline & BR & ? L3 & & & & \\
\hline ? L2 : & & & ; else & & & \\
\hline & CALL & ! YYY & ; CALL & ! YYY & & \\
\hline ?L3: & & & ;endif & & & \\
\hline
\end{tabular}
[MEMO]

\section*{CHAPTER 4 EXPRESSIONS}

Expressions are used to perform assignments or arithmetic operations.
The following are examples of expressions
- Assignment statement …...... Assigns the second operand as the first operand
- Count statement .................. Adds or subtracts " 1 " to the operand value
- Exchange statement .............Exchanges the values of the first and second operands
- Bit manipulation statement \(\cdots\) Sets (to 1 ) or resets (to 0 ) the value of a operand

Table 4-1. Assignment Statements
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Assignment statement} & Coding format & Function \\
\hline \multirow[t]{4}{*}{(1)} & Assign & \(\alpha=\beta\) & \(\alpha \leftarrow \beta\) \\
\hline & Assign (with register specification) & \(\alpha=\beta(\gamma)\) & \((\gamma) \leftarrow \beta, \alpha \leftarrow(\gamma)\) \\
\hline & Sequential assign & \(\alpha 1=\cdots=\alpha \mathrm{n}=\beta\) & \(\alpha 1=\leftarrow \beta, \cdots, \alpha \mathrm{n} \leftarrow \beta\) \\
\hline & Sequential assign (with register specification) & \(\alpha 1=\cdots=\alpha \mathrm{n}=\beta(\gamma)\) & \(\gamma \leftarrow \beta, \alpha 1 \leftarrow \gamma, \cdots, \alpha \mathrm{n} \leftarrow \gamma\) \\
\hline \multirow[t]{4}{*}{(2)} & Increment assignment & \(\alpha+=\beta\) & \(\alpha \leftarrow \alpha+\beta\) \\
\hline & Increment assignment (with register specification) & \(\alpha+=\beta\) (register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma+\beta, \alpha \leftarrow \gamma\) \\
\hline & Increment assignment (with register specification) & \(\alpha+=\beta, \mathrm{CY}\) & \(\alpha \leftarrow \alpha+\beta, \mathrm{CY}\) \\
\hline & Increment assignment (with register specification) & \(\alpha+=\beta, \mathrm{CY}\) (register) & \[
\begin{aligned}
& \gamma \leftarrow \alpha, \gamma \leftarrow \gamma+\beta, \mathrm{CY}, \alpha \\
& \leftarrow \gamma
\end{aligned}
\] \\
\hline \multirow[t]{4}{*}{(3)} & Decrement assignment & \(\alpha=\beta\) & \(\alpha \leftarrow \alpha-\beta\) \\
\hline & Decrement assignment (with register specification) & \(\alpha-=\beta\), (register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma-\beta, \alpha \leftarrow \gamma\) \\
\hline & Decrement assignment (with register specification) & \(\alpha-=\beta\) CY & \(\alpha \leftarrow \alpha-\beta, \mathrm{CY}\) \\
\hline & Decrement assignment (with register specification) & \(\alpha-=\beta, \mathrm{CY}\) (register) & \[
\begin{aligned}
& \gamma \leftarrow \alpha, \gamma \leftarrow \gamma-\beta, \mathrm{CY}, \alpha \\
& \leftarrow \gamma
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{(4)} & Logical AND assignment & \(\alpha \&=\beta\) & \(\alpha \leftarrow \alpha \cap \beta\) \\
\hline & Logical AND assignment (with register specification) & \(\alpha \&=\beta\) (register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cap \beta, \alpha \leftarrow \gamma\) \\
\hline \multirow[t]{2}{*}{(5)} & Logical OR assignment & \(\alpha \mid=\beta\) & \(\alpha \leftarrow \alpha \cup \beta\) \\
\hline & Logical OR assignment (with register specification) & \(\alpha \mid=\beta\) (register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cup \beta, \alpha \leftarrow \gamma\) \\
\hline \multirow[t]{2}{*}{(6)} & Logical XOR assignment & \(\alpha \wedge=\beta\) & \(\alpha \leftarrow \alpha \wedge \beta\) \\
\hline & Logical XOR assignment (with register specification) & \(\alpha \wedge=\beta\) (register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \wedge \beta, \alpha \leftarrow \gamma\) \\
\hline \multirow[t]{2}{*}{(7)} & Right shift (rotate) assignment & \(\alpha \gg=\beta\) & ( \(\alpha\) shifted to right of \(\beta\) bit) \\
\hline & Right shift assignment (with register specification) & \(\alpha \gg=\beta\) (register) & \(\gamma \leftarrow \alpha,(\gamma\) shifted to right of
\[
\beta \text { bit), } \alpha \leftarrow \gamma
\] \\
\hline \multirow[t]{2}{*}{(8)} & Left shift assignment & \(\alpha \ll=\beta\) & ( \(\alpha\) shifted to left of \(\beta\) bit) \\
\hline & Left shift assignment (with register specification) & \(\alpha \ll=\beta\) (register) & \(\gamma \leftarrow \alpha,(\gamma\) shifted to left of
\[
\beta \text { bit), } \alpha \leftarrow \gamma
\] \\
\hline
\end{tabular}

Table 4-2. Count Statements
\begin{tabular}{|c|l|l|l|}
\hline \multicolumn{2}{|c|}{ Count statement } & \multicolumn{1}{c|}{ Coding format } & \multicolumn{1}{c|}{ Function } \\
\hline\((9)\) & Increment & \(\alpha++\) & \(\alpha \leftarrow \alpha+1\) \\
\hline\((10)\) & Decremen & \(\alpha-\) & \(\alpha \leftarrow \alpha-1\) \\
\hline
\end{tabular}

Table 4-3. Exchange Statements
\begin{tabular}{|c|l|l|l|}
\hline \multicolumn{2}{|c|}{ Exchange statement } & \multicolumn{1}{|c|}{ Coding format } & \multicolumn{1}{c|}{ Function } \\
\hline \multirow{2}{*}{\((11)\)} & Exchange & \(\alpha<->\beta\) & \(\alpha \leftarrow \alpha<->\beta\) \\
\cline { 2 - 5 } & Exchange (with register specification) & \(\alpha<->\beta(\gamma)\) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma<->\beta, \alpha \leftarrow \gamma\) \\
\hline
\end{tabular}

Table 4-4. Bit Manipulation Statements
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Bit manipulation statement} & Coding format & Function \\
\hline \multirow[t]{4}{*}{(12)} & Set bit & \(\alpha=1\) & \(\alpha \leftarrow 1\) \\
\hline & Set bit (with register specification) & \(\alpha=1\) (CY) & \(\mathrm{CY} \leftarrow 1 \alpha \leftarrow 1\) \\
\hline & Sequential set bit & \(\alpha 1=\cdots=\alpha \mathrm{n}=1\) & \(\alpha \mathrm{n}=\leftarrow 1, \cdots, \alpha 1 \leftarrow 1\) \\
\hline & Sequential set bit (with register specification) & \(\alpha 1=\ldots=\alpha \mathrm{n}=1\) (CY) & \[
\begin{aligned}
& \mathrm{CY} \leftarrow 1, \alpha \mathrm{n} \leftarrow 1, \cdots, \alpha 1 \leftarrow \\
& 1
\end{aligned}
\] \\
\hline \multirow[t]{4}{*}{(13)} & Clear bit & \(\alpha=0\) & \(\alpha \leftarrow 0\) \\
\hline & Clear bit (with register specification) & \(\alpha=0\) (CY) & \(\mathrm{CY} \leftarrow 0, \alpha \leftarrow 0\) \\
\hline & Sequential clear bit & \(\alpha 1=\cdots=\alpha \mathrm{n}=0\) & \(\alpha \mathrm{n} \leftarrow 0, \cdots, \alpha 1 \leftarrow 0\) \\
\hline & Sequential clear bit (with register specification) & \(\alpha 1=\ldots=\alpha \mathrm{n}=0\) (CY) & \(\mathrm{CY} \leftarrow 0, \alpha \mathrm{n} \leftarrow 0, \cdots, \alpha 1 \leftarrow 0\) \\
\hline
\end{tabular}

The functions of these expressions are described below.
The generated instructions are shown in the use examples. The input source is shown as comments.
Assignment statements Assign (=)

\section*{(1) Assign (=)}

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha 1 [\Delta] [= [\Delta] [size specification] [\Delta] \alpha 2 [\Delta] ...]
= [\Delta] [size specification] [\Delta] \beta [\Delta] [(register specification)]

```

\section*{[Function]}
<1> When there is no register specification
\(\beta\) values on the right side are sequentially assigned to the left side.
<2> When there is a register specification
\(\beta\) values on the right side are assigned to the specified register or to CY and their contents are sequentially assigned to the left side.

\section*{[Description]}
\(\alpha\) and \(\beta\) are values that can be entered via the MOV or MOVW instruction.
Up to 32 of the assignment operator "=" can be entered in one line. An error occurs when more than 32 are entered. If even one error occurs during sequential assignments, no instructions will be generated.

\section*{[Generated instructions]}
<1> When \(\alpha\) and \(\beta\) are bit symbols
- When \(\alpha\) is CY

BF \(\quad \beta\), ?L1
SET1 CY
BR ? L2
?L1:
CLR1 CY
? L2
However, sequential assignments cannot be entered.
- When \(\beta\) is CY

BNC ? L1
SET1 \(\alpha \mathrm{n}\)
SET1 \(\alpha \mathrm{n}-1\)

SET1 \(\alpha 2\)
SET1 \(\alpha 1\)
BR ?L2
? L1:
CLR1 \(\quad \alpha \mathrm{n}\)
CLR1 \(\alpha \mathrm{n}-1\)

CLR1 \(\alpha 2\)
CLR1 \(\quad \alpha 1\)
? L2:
- When CY has been specified as the register
\(\mathrm{BF} \quad \beta\), ?L1
SET1 \(\alpha \mathrm{n}\)
SET1 \(\alpha \mathrm{n}-1\)

SET1 \(\alpha 2\)
SET1 \(\quad \alpha 1\)
BR ?L2
?L1:
CLR1 \(\quad \alpha \mathrm{n}\)
CLR1 \(\alpha \mathrm{n}-1\)

CLR1 \(\alpha 2\)
CLR1 \(\quad \alpha 1\)
?L2:
<2> When \(\alpha\) and \(\beta\) are not bit symbols
- When there is no register specification

MOV \(\quad \alpha 1, \beta\)
MOVW may be generated instead, depending on the operand.
- When there is no register specification and a sequential assignment has been entered

MOV \(\quad \alpha \mathrm{n}, \beta\)
MOV \(\quad \alpha \mathrm{n}-1, \beta\)

MOV \(\quad \alpha 2, \beta\)
MOV \(\quad \alpha 1, \beta\)
MOVW may be generated instead, depending on the operand.
- When there is a register specification

MOV Specified register, \(\alpha\)
MOV \(\quad \alpha 1\), specified register
MOVW may be generated instead, depending on the operand.
- When there is a register specification and a sequential assignment has been entered

MOV \(\quad\) Specified register, \(\beta\)
MOV \(\quad \alpha \mathrm{n}\), specified register
MOV \(\quad \alpha \mathrm{n}-1\), specified register
:
MOV \(\quad \alpha 2\), specified register
MOV \(\quad \alpha 1\), specified register
MOVW may be generated instead, depending on the operand.

For details of combinations of \(\alpha\) and \(\beta\), see Table 4-5. Generated Instructions for Assignments. Depending on the entered statement, \(\alpha \mathrm{n}\) or \(\beta\) indicates the specified register.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Assignment statements} \\
\hline \multicolumn{4}{|l|}{[Use examples]} \\
\hline \multicolumn{4}{|l|}{<1> When there is no register specification} \\
\hline & BF & P1.1,\$?L1 & ; \(\mathrm{CY}=\mathrm{P} 1.1\) \\
\hline & SET1 & CY & \\
\hline & BR & ?L2 & \\
\hline \multicolumn{4}{|l|}{?L1:} \\
\hline & CLR1 & CY & \\
\hline \multicolumn{4}{|l|}{? L2 :} \\
\hline & MOV & A, \#4H & ; A \(=\) \#4 \({ }^{\text {H }}\) \\
\hline & MOVW & AX, SYMP & ; AX=SYMP \\
\hline & BNC & \$?L3 & ; PORT.0=bit1=CY \\
\hline & SET1 & bit1 & \\
\hline & SET1 & PORT. 0 & \\
\hline & BR & ? 54 & \\
\hline \multicolumn{4}{|l|}{?L3:} \\
\hline & CLR1 & bit1 & \\
\hline & CLR1 & PORT. 0 & \\
\hline \multicolumn{4}{|l|}{? L4:} \\
\hline & MOV & DAT3, A & ; DAT1 \(=\) DAT2 \(=\) DAT3 \(=\) A \\
\hline & MOV & DAT2, A & \\
\hline & mOV & DAT1, A & \\
\hline
\end{tabular}
<2> When there is a register specification
\begin{tabular}{|c|c|c|c|}
\hline & BF & P1.1,\$?L5 & ; A. \(0=P 0.2=P 1.1(C Y)\) \\
\hline & SET1 & P0. 2 & \\
\hline & SET1 & A. 0 & \\
\hline & BR & ? L6 & \\
\hline ? L5 : & & & \\
\hline & CLR1 & P0. 2 & \\
\hline & CLR1 & A. 0 & \\
\hline ? L6: & & & \\
\hline & MOV & A, \#4H & ; \([\mathrm{DE}]=\# 4 \mathrm{H}(\mathrm{A})\) \\
\hline & MOV & [DE], A & \\
\hline & MOV & A, X & ; DAT1 = DAT2 = DAT3 = \(\mathrm{X}(\mathrm{A})\) \\
\hline & MOV & DAT3, A & \\
\hline & MOV & DAT2, A & \\
\hline & MOV & DAT1, A & \\
\hline & MOVW & AX, BC & ; DATA1P=DATA2P=DATA3P=BC (AX) \\
\hline & MOVW & DATA3P, AX & \\
\hline & MOVW & DATA2P, AX & \\
\hline & MOVW & DATA1P, AX & \\
\hline
\end{tabular}

Table 4-5. Generated Instructions for Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & c & d & e & f & g & h & i & j & k & 1 & m & n & O & p & q & r & s & t & u & v \\
\hline \multirow{22}{*}{\(\alpha \mathrm{n}\)} & a & CY & & *3 & & *4 & & & & & & & & *3 & & & & & & & & & & \\
\hline & b & Bit symbol & *3 & & & *5 & & & & & & & & & & & & & & & & & & \\
\hline & c & [HL]. \(\beta\) & *3 & & & *5 & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & *6 & & & *5 & & *1 & & & & & & & & *2 & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & *1 & & & & & & & & & & & & & & & & *1 \\
\hline & f & A & & & & *1 & *1 & & *1 & *1 & & & & & & & & & & & *1 & *1 & *1 & *1 \\
\hline & g & Byte register & & & & & & *1 & & & & & & & & & & & & & & & & *1 \\
\hline & h & R0 & & & & & & *1 & & & & & & & & & & & & & & & & *1 \\
\hline & i & R1 & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & j & sfr & & & & & & *1 & & & & & & & & & & & & & & & & *1 \\
\hline & k & PSW & & & & & & *1 & & & & & & & & & & & & & & & & *1 \\
\hline & 1 & Word user symbol & *3 & & & *5 & & *1 & & & & & & & & *2 & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & *2 & & & & & & & & \\
\hline & n & AX & & & & *2 & & & & & & & & *2 & *2 & & *2 & & & *2 & & & & *2 \\
\hline & \(\bigcirc\) & Word register & & & & & & & & & & & & & & *2 & & & & & & & & *2 \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & *2 \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & *2 & & & & & & & & \\
\hline & s & Direct access symbol & & & & & & *1 & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & *1 & & & & & & & & & & & & & & & & \\
\hline & u & [DE] & & & & & & *1 & & & & & & & & & & & & & & & & \\
\hline & v & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates MOV instruction
*2: Generates MOVW instruction
*3: Generates a replacement instruction using a bit branch instruction
*4: Generates SET1 instruction when "1" has been entered as \(\beta\). Generates CLR1 instruction when " 0 " has been entered. Generates MOV when any value other than " 0 " or " 1 " has been entered.
*5: Generates SET1 when " 1 " has been entered as \(\beta\). Generates CLR1 when " 0 " has been entered.
*6: Generates a replacement instruction using a test bit expression when any value other than " 0 " or " 1 " has been entered as \(\alpha \mathrm{n}\).

Empty spaces indicate errors.
\begin{tabular}{ll}
\hline Assignment statements & IncrementAssign (+=) \\
\hline
\end{tabular}
(2) IncrementAssign (+=)

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha 1 [\Delta] += [\Delta][size specification] [\Delta] \beta [\Delta]
[,[\Delta] CY] [\Delta] [(register specification)]

```

\section*{[Function]}
<1> When there is no register specification
The two operands \(\alpha\) and \(\beta\) are added and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
The contents of the specified register are added to \(\beta\) and their result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).
<3> Increment with carry; no register specification
An increment with carry operation is performed using the two operands \(\alpha\) and \(\beta\), and the result is assigned to \(\alpha\).
<4> Increment with carry; with register specification
The contents of \(\alpha\) are assigned to the specified register.
An increment with carry operation is performed using the contents of the specified register and \(\beta\), and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> When there is no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in ADD and ADDW.
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV and MOVW.
The contents of \(\beta\) can be entered in ADD and ADDW.
<3> Increment with carry; no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in ADDC.
<4> Increment with carry; with register specification
The contents of \(\alpha\) can be entered in MOV.
The contents of \(\beta\) can be entered in ADDC.

\section*{[Generated instructions]}
\(<1>\) When there is no register specification
ADD
\(\alpha, \beta\)

ADDW may be generated instead, depending on the operand.
<2> When there is a register specification
MOV Specified register, \(\alpha\)
ADD Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
ADDW may be generated instead, depending on the operand.
<3> Increment with carry; no register specification
ADDC \(\quad \alpha, \beta\)
<4> Increment with carry; with register specification
MOV Specified register, \(\alpha\)
ADDC \(\quad\) Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
For details of combinations of \(\alpha\) and \(\beta\), see Table 4-6. Generated Instructions for Increment Assignments. Depending on the entered statement, \(\alpha\) indicates the specified register.

\section*{[Use examples]}
<1> When there is no register specification
\begin{tabular}{lll}
\(A D D\) & \(A, \# O C O H\) & \(; A+=\# O \mathrm{COH}\) \\
\(A D D W\) & \(A x, \# O C O O H\) & \(; A x+=\# O \mathrm{COOH}\)
\end{tabular}
<2> When there is a register specification
MOV A, ! ABC ; ! ABC+=\#0FCH (A)
ADD A, \#OFCH
MOV !ABC, A
MOVW AX, HL ;HL+=\#OFFFH (AX)
ADDW AX, \#OFFFH
MOVW HL, AX
<3> Increment with carry; no register specification
ADDC
A, \#50H
;A+=\#50H, CY
<4> Increment with carry; with register specification
\begin{tabular}{lll} 
MOV & A, PSW & ; PSW \(+=\# 50 \mathrm{H}, \mathrm{CY}(\mathrm{A})\) \\
ADDC & A, \#50H & \\
MOV & PSW, A &
\end{tabular}

Table 4-6. Generated Instructions for Increment Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & c & d & e & f & g & h & 1 & j & k & I & m & n & o & p & q & r & S & t & u & v \\
\hline \multirow{22}{*}{\(\alpha \mathrm{n}\)} & a & CY & & & & & & & & & & & & & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & c & [HL]. \(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & f & A & & & & *1 & *1 & & *1 & *1 & *1 & & & *1 & & & & & & & *1 & *1 & & *1 \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & R0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & i & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & & & & & & & & *2 \\
\hline & - & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & s & \begin{tabular}{l}
Direct access \\
symbol
\end{tabular} & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & u & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & v & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates ADD instruction. For increment with carry, ADDC instruction is generated.
*2: Generates ADDW instruction.
Empty spaces indicate errors.
Assignment statements \(\quad\) DecrementAssign (-=)

\section*{(3) DecrementAssign (-=)}

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha 1 [\Delta] -= [\Delta] [size specification] [\Delta] \beta [\Delta]
[,[\Delta] CY] [\Delta] [(register specification)]

```

\section*{[Function]}
<1> When there is no register specification
\(\beta\) is subtracted from \(\alpha\) and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
\(\beta\) is subtracted from the contents of the specified register and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).
<3> Decrement with carry; no register specification
A decrement with carry operation is performed using the two operands \(\alpha\) and \(\beta\), and the result is assigned to \(\alpha\).
<4> Decrement with carry; with register specification
The contents of \(\alpha\) are assigned to the specified register.
An decrement with carry operation is performed using the contents of the specified register and \(\beta\), and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> When there is no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in SUB and SUBW.
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV and MOVW.
The contents of \(\beta\) can be entered in SUB and SUBW.
<3> Decrement with carry; no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in SUBC.
<4> Decrement with carry; with register specification
The contents of \(\alpha\) can be entered in MOV.
The contents of \(\beta\) can be entered in SUBC.

\section*{[Generated instructions]}
<1> When there is no register specification
The following instruction is generated.
SUB \(\quad \alpha, \beta\)
SUBW may be generated instead, depending on the operand.
<2> When there is a register specification
The following instruction is generated.
MOV Specified register, \(\alpha\)
SUB Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
SUBW may be generated instead, depending on the operand.
<3> Decrement with carry; no register specification
The following instruction is generated.
SUBC
\(\alpha, \beta\)
<4> Decrement with carry; with register specification
The following instruction is generated.
MOV Specified register, \(\alpha\)
SUBC \(\quad\) Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
For details of combinations of \(\alpha\) and \(\beta\), see Table 4-7. Generated Instructions for Decrement Assignments. Depending on the entered statement, \(\alpha\) indicates the specified register.

\section*{Assignment statements}

DecrementAssign (-=)

\section*{[Use examples]}
<1> When there is no register specification
\begin{tabular}{lll} 
SUB & \(A, \# O \mathrm{COH}\) & \(; \mathrm{A}-=\# 0 \mathrm{COH}\) \\
SUBW & \(A X, \# O \mathrm{COOH}\) & \(; A X-=\# O \mathrm{COOH}\)
\end{tabular}
<2> When there is a register specification
MOV A, !ABC ; \(\mathrm{ABC}-=\# 0 \mathrm{FCH}(\mathrm{A})\)
SUB A, \#OFCH
MOV !ABC, A
MOVW AX, HL ;HL-=\#OFFFH (AX)
SUBW AX, \#OFFFH
MOVW HL, AX
<3> Decrement with carry; no register specification
SUBC
A, \#50H
;A-=\#50H, CY
<4> Decrement with carry; with register specification
\begin{tabular}{lll} 
MOV & A, PSW & ; PSW-=\#50H, CY (A) \\
SUBC & A, \#50H & \\
MOV & PSW, A &
\end{tabular}

Table 4-7. Generated Instructions for Decrement Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & c & d & e & f & g & h & i & j & k & 1 & m & n & - & p & q & r & s & t & u & v \\
\hline \multirow{22}{*}{\(\alpha \mathrm{n}\)} & a & CY & & & & & & & & & & & & & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & C & [HL].\(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & f & A & & & & *1 & *1 & & *1 & *1 & *1 & & & *1 & & & & & & & *1 & *1 & & *1 \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & R0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & i & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & & & & & & & & *2 \\
\hline & - & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & s & Direct access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & u & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & v & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates SUB instruction. For decrement with carry, SUBC instruction is generated.
*2: Generates SUBW instruction.
Empty spaces indicate errors.
\begin{tabular}{ll}
\hline Assignment statements & LogicalANDAssign (\& \(=\) ) \\
\hline
\end{tabular}
(4) LogicalANDAssign (-=)

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] \&= [\Delta] [size specification] [\Delta] \beta [\Delta]
[register specification]

```

\section*{[Function]}
<1> When there is no register specification
The logical AND \((\alpha \& \beta)\) is obtained from the bits in \(\alpha\) and \(\beta\), and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
The logical AND \((\alpha \& \beta)\) is obtained from the bits in the specified register and \(\beta\), and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> Where there is no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in AND and BF.
<2> Where there is a register specification
The contents of \(\alpha\) can be entered in MOV and BF.
The contents of \(\beta\) can be entered in AND and BF.
[Generated instructions]
<1> When there is no register specification
- When \(\alpha\) is CY

BNC ?L1
BF \(\quad \beta\), ?L1
SET1 CY
BR ?L2
?L1:
CLR1 CY
?L2:
- When \(\alpha\) is not CY

AND \(\quad \alpha, \beta\)
<2> When there is a register specification
- When the specified register is CY
\(\mathrm{BF} \quad \alpha\), ? L 1
BF \(\quad \beta\), ?L1
SET1 \(\alpha\)
BR ? L2
?L1:
CLR1 \(\quad \alpha\)
?L2:
- When the specified register is not \(\mathbf{C Y}\)
MOV Specified register, \(\alpha\)

AND Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register

For details of combinations of \(\alpha\) and \(\beta\), see Table 4-8. Generated Instructions for Logical AND Assignments.

\section*{[Use examples]}
<1> When there is no register specification
BNC \$?L1 ;CY\&=P1S. 1
BF P1S.1,\$?L1
SET1 CY
BR ?L2
?L1:
CLR1 CY
?L2:
AND A, \#OFFH ; A \(\alpha=\# 0 F F H\)
<2> When there is a register specification
BF A.1,\$?L3 ;A.1\&=PORT3.0(CY)
BF PORT3.0,\$?L3
SET1 A. 1
BR ?L4
?L3:
CLR1 A. 1
?L4:
MOV A, [DE] ; [DE] \&=\#07H (A)
AND A,\#07H
MOV [DE],A

Table 4-8. Generated Instructions for Logical AND Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & C & d & e & f & g & h & i & j & k & 1 & m & n & 0 & p & q & r & S & t & u & V \\
\hline \multirow{22}{*}{\(\alpha \mathrm{n}\)} & a & CY & & *2 & & *2 & & & & & & & & *2 & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & C & [HL]. \(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & f & A & & & & *1 & *1 & & *1 & *1 & *1 & & & *1 & & & & & & & *1 & *1 & & *1 \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & R0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & i & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 0 & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & S & Direct access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & u & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & V & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates AND instruction.
*2: Generates a replace instruction depending on the bit branch instruction.
Empty spaces indicate errors.

\section*{Assignment statements}

\section*{LogicalORAssign (|=)}
(5) LogicalORAssign (|=)

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] |= [\Delta] [size specification] [\Delta] \beta [\Delta]
[register specification]

```

\section*{[Function]}
<1> When there is no register specification
The logical OR \((\alpha \mid \beta)\) is obtained from the bits in \(\alpha\) and \(\beta\), and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
The logical \(\mathrm{OR}(\alpha \mid \beta)\) is obtained from the bits in the specified register and \(\beta\), and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> When there is no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in OR and BF.
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV and BF.
The contents of \(\beta\) can be entered in OR and BF.

\section*{[Generated instructions]}
<1> When there is no register specification
- When \(\alpha\) is CY

BC ?L1
BF \(\quad \beta\), ?L2
?L1:
SET1 CY
BR ?L3
? L2:
CLR1 CY
?L3:
- When \(\alpha\) is not CY

OR \(\quad \alpha, \beta\)

\section*{Assignment statements}
<2> When there is a register specification
- When the specified register is CY

BT \(\quad \alpha\), ?L1
BF \(\quad \beta\), ?L2
?L1:
SET1 \(\alpha\)
BR ? L 3
?L2:
CLR1 \(\alpha\)
?L3:
- When the specified register is not CY

MOV Specified register, \(\alpha\)
OR Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
For details of combinations of \(\alpha\) and \(\beta\), see Table 4-9. Generated Instructions for Logical OR
Assignments.

\section*{[Use examples]}
<1> When there is no register specification
\begin{tabular}{|c|c|c|c|}
\hline & BC & \$ & 1 \\
\hline & BF & P1S.1, \$?L2 & \\
\hline \multicolumn{4}{|l|}{? L1:} \\
\hline & SET1 & CY & \\
\hline & BR & ?L3 & \\
\hline \multicolumn{4}{|l|}{? L2:} \\
\hline & CLR1 & CY & \\
\hline \multicolumn{4}{|l|}{? L3:} \\
\hline & OR & A, \# OFFH & ; \(\mathrm{A} \mid=\# 0 \mathrm{FFH}\) \\
\hline
\end{tabular}
<2> When there is a register specification
\begin{tabular}{|c|c|c|c|}
\hline & BT & A. 1, \$? L4 & ;A. 1 | = PORT3. 0 (CY) \\
\hline & BF & PORT3.0,\$?L5 & \\
\hline \multicolumn{4}{|l|}{? L4:} \\
\hline & SET1 & A. 1 & \\
\hline & BR & ?L6 & \\
\hline \multicolumn{4}{|l|}{?L5:} \\
\hline & CLR1 & A. 1 & \\
\hline \multicolumn{4}{|l|}{? L6:} \\
\hline & MOV & A, [DE] & ; [DE] \(\mid=\# 07 \mathrm{H}(\mathrm{A})\) \\
\hline & OR & A, \#07H & \\
\hline & MOV & [DE], A & \\
\hline
\end{tabular}

Table 4-9. Generated Instructions for Logical OR Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & c & d & e & f & g & h & i & j & k & 1 & m & n & - & p & q & r & s & t & u & v \\
\hline \multirow{22}{*}{\(\alpha \mathrm{n}\)} & a & CY & & *2 & & *2 & & & & & & & & *2 & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & c & [HL]. \(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & \(f\) & A & & & & *1 & *1 & & *1 & *1 & *1 & & & *1 & & & & & & & *1 & *1 & & *1 \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & Ro & & & & & & & & & & & & & & & & & & & & & & \\
\hline & i & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & & & & & & & & \\
\hline & - & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RPO & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & s & Direct access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & \begin{tabular}{l}
Indirect access \\
symbol
\end{tabular} & & & & & & & & & & & & & & & & & & & & & & \\
\hline & \(u\) & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & v & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates OR instruction.
*2: Generates a replace instruction depending on the bit branch instruction.
Empty spaces indicate errors.
Assignment statements LogicaIXORAssign (^=)
(6) LogicalXORAssign ( \(\wedge=\) )

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] ^= [\Delta][size specification] [\Delta] \beta [\Delta]
[register specification]

```

\section*{[Function]}
<1> When there is no register specification
The logical XOR \((\alpha \wedge \beta)\) is obtained from the bits in \(\alpha\) and \(\beta\), and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
The logical \(\mathrm{XOR}(\alpha \wedge \beta)\) is obtained from the bits in the specified register and \(\beta\), and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> When there is no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in XOR and BF.
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV and BT.
The contents of \(\beta\) can be entered in XOR and BF.

\section*{[Generated instructions]}
<1> When there is no register specification
- When \(\alpha\) is CY

BNC ?L1
BF \(\quad \beta\), ?L2
?L1:
BC ? L3
\(\mathrm{BF} \quad \beta\), ?L3
? L2:
SET1 CY
BR ?L4
?L3:
CLR1 CY
? L4:
- When \(\alpha\) is not CY

XOR \(\quad \alpha, \beta\)

\section*{Assignment statements}

\section*{LogicalXORAssign ( \(\wedge=\) )}
<2> When there is a register specification
- When the specified register is \(\mathbf{C Y}\)

BF \(\quad \alpha\), ? 11
BF \(\quad \beta\), ?L2
? L1:
BT \(\quad \alpha\), ?L3
BF \(\quad \beta\), ?L3
?L2:
SET1 \(\alpha\)
BR ? L 4
?L3:
CLR1 \(\alpha\)
? L4:
- When the specified register is not CY

MOV Specified register, \(\alpha\)
XOR \(\quad\) Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
For details of combinations of \(\alpha\) and \(\beta\), see Table 4-10. Generated Instructions for Logical XOR Assignments.
Assignment statements LogicalXORAssign ( \(\wedge=\) )

\section*{[Use examples]}
<1> When there is no register specification
\begin{tabular}{|c|c|c|c|}
\hline & BNC & \$? L1 & ; \(C Y^{\wedge}=P 1 S .1\) \\
\hline & BF & P1S.1, \$?L2 & \\
\hline \multicolumn{4}{|l|}{?L1:} \\
\hline & BC & \$? L3 & \\
\hline & BF & P1S.1, \$?L3 & \\
\hline \multicolumn{4}{|l|}{? L2:} \\
\hline & SET1 & CY & \\
\hline & BR & ? L4 & \\
\hline \multicolumn{4}{|l|}{? L3:} \\
\hline & CLR1 & CY & \\
\hline \multicolumn{4}{|l|}{? L4:} \\
\hline & XOR & A, \# OFFH & ; \(\mathrm{A}^{\wedge}=\# 0 \mathrm{FFH}\) \\
\hline
\end{tabular}
<2> When there is a register specification
\begin{tabular}{|c|c|c|c|}
\hline & BF & A. 1, \$?L5 & ;A.1^=PORT3.0(CY) \\
\hline & BF & PORT3.0,\$?L6 & \\
\hline \multicolumn{4}{|l|}{?L5:} \\
\hline & BT & A. 1, \$? L7 & \\
\hline & BF & PORT3.0,\$?L7 & \\
\hline \multicolumn{4}{|l|}{? L6:} \\
\hline & SET1 & A. 1 & \\
\hline & BR & ? L8 & \\
\hline \multicolumn{4}{|l|}{?L7:} \\
\hline & CLR1 & A. 1 & \\
\hline \multicolumn{4}{|l|}{? L8:} \\
\hline & MOV & A, [DE] & ; \(\mathrm{DE}^{\wedge}=\# 07 \mathrm{H}(\mathrm{A})\) \\
\hline & XOR & A, \#07H & \\
\hline & MOV & [DE], A & \\
\hline
\end{tabular}

Table 4-10. Generated Instructions for Logical XOR Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & & & & & & & & & & & & & & & & & & \\
\hline & & & a & b & c & d & e & f & g & h & i & j & k & 1 & m & n & - & p & q & r & s & \(t\) & u & v \\
\hline & a & CY & & *2 & & *2 & & & & & & & & *2 & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & c & [HL]. \(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & *1 \\
\hline & \(f\) & A & & & & *1 & *1 & & *1 & *1 & *1 & & & *1 & & & & & & & *1 & *1 & & *1 \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & R0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline \(\alpha \mathrm{n}\) & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & & & & & & & & \\
\hline & - & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & s & Direct access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & u & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & \(\checkmark\) & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates XOR instruction.
*2: Generates a replace instruction depending on the bit branch instruction.
Empty spaces indicate errors.

\section*{Assignment statements}

\section*{(7) RightShiftAssign (>>=)}

\section*{[Coding format]}
[ \(\Delta\) ] [size specification] [ \(\Delta\) ] \(\alpha\) [ \(\Delta\) ] >>= [ \(\Delta] \beta\) [ \(\Delta\) ] [register specification]

\section*{[Function]}
\(<1>\) When there is no register specification
\(\alpha\) is shifted to the right of the \(\beta\) bit, and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
The contents of the specified register are shifted to the right of the \(\beta\) bit, and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> When there is no register specification
The contents of \(\alpha\) can be entered in A only.
The contents of \(\beta\) can be entered as numerals from 1 to 7 .
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV.
The contents of \(\beta\) can be entered as numerals from 1 to 7 .
The specified register can be entered in A only.

\section*{[Generated instructions]}
<1> When there is no register specification
An AND instruction is generated after a ROR instruction is output \(\beta\) times.
ROR A, 1
:
AND \(\quad\) A, \#OFFH SHR \(\beta\)
<2> When there is a register specification
MOV A, \(\alpha\)
ROR A, 1
:
AND A, \#OFFH SHR \(\beta\)
MOV \(\quad \alpha, \mathrm{A}\)
[Use examples]
<1> When there is no register specification
ROR A, \(1 \quad\);A>>=4

ROR A, 1
ROR A, 1
ROR A, 1
AND A, \#OFFH SHR 4
<2> When there is a register specification
\begin{tabular}{lll} 
MOV & A, CCV & ; CCV >>=4 (A) \\
ROR & A, 1 & \\
ROR & A,1 & \\
ROR & A,1 & \\
ROR & A,1 & \\
AND & A,\#OFFH SHR 4 \\
MOV & CCV,A
\end{tabular}
Assignment statements LeftShiftAssign (<<=)

\section*{(8) LeftShiftAssign (<<=)}

\section*{[Coding format]}
```

[\Delta] [size specification] [\Delta] \alpha [\Delta] <<= [\Delta] \beta [\Delta] [register specification]

```

\section*{[Function]}
\(<1>\) When there is no register specification
\(\alpha\) is shifted to the left of the \(\beta\) bit, and the result is assigned to \(\alpha\).
<2> When there is a register specification
\(\alpha\) is assigned to the specified register.
The contents of the specified register are shifted to the left of the \(\beta\) bit, and the result is assigned to the specified register.
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> When there is no register specification
The contents of \(\alpha\) can be entered in A only.
The contents of \(\beta\) can be entered as numerals from 1 to 7 .
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV.
The contents of \(\beta\) can be entered as numerals from 1 to 7 .
The specified register can be entered in A only.

\section*{[Generated instructions]}
<1> When there is no register specification
An AND instruction is generated after a ROL instruction is output \(\beta\) times.
ROL A, 1
:
AND A, \#LOW (0FFH SHL \(\beta\) )
<2> When there is a register specification
MOV A, \(\alpha\)
ROL A, 1
:
AND A, \#LOW (0FFH SHL \(\beta\) )
MOV \(\quad \alpha\), A
Assignment statements LeftShiftAssign (>>=)
[Use examples]
<1> When there is no register specification
ROL A, \(1 \quad ; \mathrm{A} \ll=4\)

ROL A, 1
ROL A, 1
ROL A, 1
AND A,\#LOW ( OFFH SHL 4 )
<2> When there is a register specification
\begin{tabular}{ll} 
MOV & A, CCV \\
ROL & A, 1 \\
ROL & A, 1 \\
ROL & A, 1 \\
ROL & A, 1 \\
AND & A, \#LOW ( OFFH SHL 4 ) \\
MOV & CCV,A
\end{tabular}
\begin{tabular}{ll}
\hline Count statements & Increment (++) \\
\hline
\end{tabular}
(9) Increment (++)

\section*{[Coding format]}
[ \(\Delta\) ] [size specification] [ \(\Delta\) ] \(\alpha\) [ \(\Delta\) ] ++

\section*{[Function]}

1 is added to the contents of \(\alpha\).

\section*{[Description]}

The contents of \(\alpha\) can be entered in INC or INCW.

\section*{[Generated instructions]}

INCW
\(\alpha\)
DECW may be generated depending on the operands.
For details of \(\alpha\), see Table 4-11. Generated Instructions for Increment.

\section*{[Use examples]}
\begin{tabular}{lll} 
INC & H & ; \(\mathrm{H}++\) \\
INC & CNT & ; CNT++ \\
INCW & HL & \(; \mathrm{HL}++\)
\end{tabular}

Table 4-11. Generated Instructions for Increment
\begin{tabular}{|c|c|c|c|}
\hline \multirow{22}{*}{\(\alpha\)} & a & CY & \\
\hline & b & Bit symbol & \\
\hline & c & [HL]. \(\beta\) & \\
\hline & d & Byte user symbol & *1 \\
\hline & e & Byte data & *1 \\
\hline & \(f\) & A & *1 \\
\hline & g & Byte register & *1 \\
\hline & h & R0 & *1 \\
\hline & i & R1 & *1 \\
\hline & j & sfr & \\
\hline & k & PSW & \\
\hline & I & Word user symbol & \\
\hline & m & Word data & \\
\hline & n & AX & *2 \\
\hline & - & Word register & *2 \\
\hline & p & RP0 & *2 \\
\hline & q & sfrp & \\
\hline & r & SP & \\
\hline & s & Direct access symbol & \\
\hline & t & \begin{tabular}{l}
Indirect access \\
symbol
\end{tabular} & \\
\hline & u & [DE] & \\
\hline & v & Immediate symbol & \\
\hline
\end{tabular}
*1: Generates INC instruction.
*2: Generates INCW instruction.
Empty spaces indicate errors.
\begin{tabular}{l}
\hline Count statements \\
\hline (10) Decrement (- -) \\
[Coding format] \\
\hline\([\Delta] \quad\) Dsize specification \(][\Delta] \alpha[\Delta]--\quad\) \\
\hline
\end{tabular}

\section*{[Function]}

1 is subtracted from the contents of \(\alpha\).

\section*{[Description]}

The contents of \(\alpha\) can be entered in DEC or DECW.

\section*{[Generated instructions]}

DEC
\(\alpha\)
DECW may be generated depending on the operands.
For details of \(\alpha\), see Table 4-12. Generated Instructions for Decrement.

\section*{[Use examples]}
\begin{tabular}{lll} 
DEC & H & ; \(\mathrm{H}--\) \\
DEC & CNT & ;CNT- - \\
DECW & HL & \(; H L--\)
\end{tabular}

Table 4-12. Generated Instructions for Decrement

*1: Generates DEC instruction.
*2: Generates DECW instruction.
Empty spaces indicate errors.
Exchange statements Exchange (<->)
(11) Exchange (<->)

\section*{[Coding format]}
[ \(\Delta\) ] [size specification] [ \(\Delta\) ] \(\alpha\) [ \(\Delta]<->\) [ \(\Delta\) ] [size specification] [ \(\Delta\) ] \(\beta\) [ \(\Delta\) ]
[(register specification)]

\section*{[Function]}
<1> When there is no register specification
The contents of \(\alpha\) and \(\beta\) are exchanged.
<2> When there is a register specification
The contents of \(\alpha\) are assigned to the specified register.
The contents of the specified register are exchanged with the contents of \(\beta\).
The contents of the specified register are assigned to \(\alpha\).

\section*{[Description]}
<1> Where there is no register specification
The contents of \(\alpha\) and \(\beta\) can be entered in XCH or XCHW.
<2> When there is a register specification
The contents of \(\alpha\) can be entered in MOV and MOVW.
The contents of \(\beta\) can be entered in XCH and XCHW.

\section*{[Generated instructions]}
<1> When there is no register specification
\(\mathrm{XCH} \quad \alpha, \beta\)
XCHW may be generated depending on the operands.
<2> When there is a register specification
MOV Specified register, \(\alpha\)
\(\mathrm{XCH} \quad\) Specified register, \(\beta\)
MOV \(\quad \alpha\), specified register
XCHW may be generated depending on the operands.
For details of combinations of \(\alpha\) and \(\beta\), see Table 4-13. Generated Instructions for Exchange.
\(\alpha\) indicates the specified register.

\section*{Exchange statements}

Exchange (<->)

\section*{[Use examples]}
<1> When there is no register specification
\begin{tabular}{lll}
\(X C H\) & \(A, B\) & \(; A<->B\) \\
\(X C H W\) & \(A X, B C\) & \(; A X<->B C\)
\end{tabular}
<2> When there is a register specification
\begin{tabular}{lll} 
MOV & A, DATA & ;DATA \(<->B(A)\) \\
XCH & A, B & \\
MOV & DATA, A & \\
MOVW & AX, DE & ;DE \(<->B C(A X)\) \\
XCHW & AX, BC & \\
MOVW & \(D E, A X\) &
\end{tabular}
Exchange statements \(\quad\) Exchange (<->)

Table 4-13. Generated Instructions for Exchange
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{22}{|c|}{\(\beta\)} \\
\hline & & & a & b & C & d & e & f & g & h & i & j & k & 1 & m & n & \(\bigcirc\) & p & q & r & s & t & u & v \\
\hline \multirow{22}{*}{\(\alpha\)} & a & CY & & & & & & & & & & & & & & & & & & & & & & \\
\hline & b & Bit symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & c & [HL]. \(\beta\) & & & & & & & & & & & & & & & & & & & & & & \\
\hline & d & Byte user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & e & Byte data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & f & A & & & *1 & *1 & & *1 & & & *1 & & *1 & & & & & & & & & *1 & *1 & \\
\hline & g & Byte register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & h & R0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & R1 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & j & sfr & & & & & & & & & & & & & & & & & & & & & & \\
\hline & k & PSW & & & & & & & & & & & & & & & & & & & & & & \\
\hline & 1 & Word user symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & m & Word data & & & & & & & & & & & & & & & & & & & & & & \\
\hline & n & AX & & & & & & & & & & & & & & & *2 & & & & & & & \\
\hline & 0 & Word register & & & & & & & & & & & & & & & & & & & & & & \\
\hline & p & RP0 & & & & & & & & & & & & & & & & & & & & & & \\
\hline & q & sfrp & & & & & & & & & & & & & & & & & & & & & & \\
\hline & r & SP & & & & & & & & & & & & & & & & & & & & & & \\
\hline & s & Direct access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & t & Indirect access symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline & \(u\) & [DE] & & & & & & & & & & & & & & & & & & & & & & \\
\hline & v & Immediate symbol & & & & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
*1: Generates XCH instructions.
*2: Generates XCHW instructions.
Empty spaces indicate errors.
\begin{tabular}{ll}
\hline Bit manipulation statements & Set bit (=) \\
\hline
\end{tabular}
(13) Set bit (=)

\section*{[Coding format]}
[ \(\Delta \mathrm{]}\) \(\alpha 1\) [ \(\Delta] \quad[=[\Delta] \alpha 2[\Delta] \cdots]=[\Delta] 1\) [ \(\Delta]\) [(CY specification)]
Enter a " 1 " at the end of the right side.

\section*{[Function]}
<1> When there is no CY specification \(\alpha \mathrm{n}\) is set (to a value of " 1 ").
<2> When there is a CY specification
CY and \(\alpha \mathrm{n}\) are set (to a value of " 1 ").

\section*{[Description]}

The contents of \(\alpha \mathrm{n}\) can be entered in a SET1 instruction.
Up to 32 of the assignment operator " \(=\) " can be entered in one line. An error occurs when more than 32 are entered. If even one error occurs during sequential assignments, no instructions will be generated.

\section*{[Generated instructions]}
<1> When there is no CY specification
SET1 \(\quad \alpha 1\)
<2> When there is no CY specification in sequential assignments
SET1 \(\quad \alpha n\)
SET1 \(\alpha \mathrm{n}-1\)
:
SET1 \(\quad \alpha 2\)
SET1 \(\quad \alpha 1\)
<3> When there is a CY specification
SET1 CY
SET1 \(\quad \alpha 1\)
<4> When there is a CY specification in sequential assignments
SET1 CY
SET1 \(\alpha \mathrm{n}\)
SET1 \(\quad \alpha \mathrm{n}-1\)
:
SET1 \(\quad \alpha 2\)
SET1 \(\quad \alpha 1\)
For details, see Table 4-14. Generated Instructions for Set Bit

\section*{[Use examples]}
<1> When there is no CY specification
SET1 A. 3 ;A.3=1
SET1 CY ;CY=1
SET1 BIT3 ; BIT1=BIT2=BIT3=1
SET1 BIT2
SET1 BIT1
<2> When there is a CY specification
SET1 CY ;A.5=1 (CY)

SET1 A. 5
SET1 CY ;BIT1=BIT2=BIT3=1 (CY)
SET1 BIT3
SET1 BIT2
SET1 BIT1

Table 4-14. Generated Instructions for Set Bit


\footnotetext{
*1: Generates SET1 instruction.
Empty spaces indicate errors.
}
Bit manipulation statements Clear bit (=)

\section*{(14) Clear bit (=)}

\section*{[Coding format]}
```

[\Delta] \alpha 1 [=[\Delta] \alpha 2 [\Delta] \cdots] = [\Delta] 0 [\Delta] [(CY specification)]
Enter a "O" at the end of the right side.

```

\section*{[Function]}
<1> When there is no CY specification \(\alpha \mathrm{n}\) is cleared (to a value of " 0 ").
<2> When there is a CY specification
CY and \(\alpha \mathrm{n}\) are cleared (to a value of " 0 ").

\section*{[Description]}

The contents of \(\alpha \mathrm{n}\) can be entered in a CLR1 instruction.
Up to 32 of the assignment operator "=" can be entered in one line. An error occurs when more than 32 are entered. If even one error occurs during sequential assignments, no instructions will be generated.

\section*{[Generated instructions]}
<1> When there is no CY specification
CLR1 \(\quad \alpha 1\)
<2> When there is no CY specification in sequential assignments
CLR1 \(\quad \alpha \mathrm{n}\)
CLR1 \(\quad \alpha \mathrm{n}-1\)

CLR1 \(\quad \alpha 2\)
CLR1 \(\quad \alpha 1\)
<3> When there is a CY specification
CLR1 CY
CLR1 \(\alpha 1\)
<4> When there is a CY specification in sequential assignments
CLR1 CY
CLR1 \(\alpha \mathrm{n}\)
CLR1 \(\alpha \mathrm{n}-1\)

CLR1 \(\alpha 2\)
CLR1 \(\alpha 1\)
For details, see Table 4-15. Generated Instructions for Clear Bit
[Use examples]
<1> When there is no CY specification
\begin{tabular}{lll} 
CLR1 & A.3 & \(;\) A. \(3=0\) \\
CLR1 & CY & \(;\) CY \(=0\) \\
CLR1 & BIT3 & ;BIT1=BIT2 \(=\) BIT3 \(=0\) \\
CLR1 & BIT2 & \\
CLR1 & BIT1 &
\end{tabular}
<2> When there is a CY specification
\begin{tabular}{lll} 
CLR1 & CY & ;A. \(5=0(\mathrm{CY})\) \\
CLR1 & A.5 & \\
CLR1 & CY & ;BIT1=BIT2 \(=\) BIT3 \(=0(C Y)\) \\
CLR1 & BIT3 & \\
CLR1 & BIT2 & \\
CLR1 & BIT1 &
\end{tabular}

Table 4-15. Generated Instructions for Clear Bit

*1: Generates CLR1 instruction.
Empty spaces indicate errors.
[MEMO]

\section*{CHAPTER 5 DIRECTIVES}

This chapter describes directives. In this case, "directives" means various directives that the ST78K0S requires to execute a series of processes.

\subsection*{5.1 Overview of Directives}

Directives are entered into source programs as various directives that the ST78K0S requires to execute a series of processes.

The use of directives can make source program coding easier.
Directives are not output in output files.

\subsection*{5.2 Directive Functions}

The various types of directives are listed in Table 5-1. List of Directives.

Table 5-1. List of Directives
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Type of directive } & \multicolumn{1}{c|}{ Directive name } \\
\hline Symbol definition directive & \#define \\
\hline Conditional processing directive & \begin{tabular}{l} 
\#ifdef \\
\(\vdots\) \\
\#else \\
\(\vdots\) \\
\#endif
\end{tabular} \\
\hline Include directive & \#include \\
\hline CALLT replacement directive & \begin{tabular}{l} 
\#defcallt \\
\(\vdots\) \\
\#endcallt
\end{tabular} \\
\hline
\end{tabular}

The directives' functions are described below.

\section*{(1) Symbol definition directive (\#define)}

\section*{[Coding format]}
```

[\Delta] \# [\Delta] define \Delta symbol }\Delta\mathrm{ character string

```

\section*{[Function]}

This directive replaces the specified character string with a symbol that has been entered in the source program.

\section*{[Description]}
<1> The "\#" character must always be entered at the start of the symbol, except when starting with a white space or a horizontal tab.
<2> Symbols start with an English letter and are composed of English alphabet letters and numerals, and their valid length is 31 characters by default or 8 characters if the "NS" option has been specified. When a valid length of 8 characters has been specified, only the first 8 characters are read in symbol names having 9 or more characters, and all subsequent characters are ignored. When a valid length of 31 characters has been specified, only the first 31 characters are read in symbol names having 32 or more characters, and all subsequent characters are ignored.
<3> Character strings are defined as strings of characters from among the characters in the set listed in "2.2 (1) Character set". They cannot include white spaces or quotation marks. Any character strings that contain white spaces or quotation marks will be ignored as processing continues.
<4> This directive is useful when coding easy-to-read symbols, such as numerical values.
<5> Reserved words cannot be entered as symbols.
<6> Reserved words can be entered as character strings.
<7> If the same symbol is defined twice, a warning message is output.
<8> Character strings that have been converted to secondary source files are output. The \#define statement is not output.
<9> If a converted character string has already been defined by another \#define statement, it can be reconverted up to 31 times. An error message is output during the 32nd conversion, and the definition is ignored during subsequent conversions.
\(<10>\) This directive can be entered anywhere in the source code.
<11> A warning message is output when two or more symbols specifying option D are entered, and the \#define statement is valid.

\section*{[Use examples]}
```

    <Input source program>
    #define TRUE
        X = #0
        CALL !xxx
        if( X == #TRUE )
            A = #OC5H
        endif
    ```
    <Output source program>
        MOV \(\mathrm{X}, \# 0 \quad ; \mathrm{X}=\# 0\)
        CALL !xxx ; CALL !xxx
        MOV A,X ; if( \(\mathrm{X}==\# 1\) ) (A)
        CMP A,\#1
        BNZ \$?L1
        MOV B,\#0C5H ; B = \#0C5H
    ?L1: ; endif

\section*{(2) Conditional processing directive (\#ifdef/\#else/\#endif)}

\section*{[Coding format]}
```

[\Delta] \# [\Delta] ifdef \Delta symbol
text 1
[\Delta] \# [\Delta] else
text 2
[\Delta] \# [\Delta] endif

```

\section*{[Function]}

This directive performs conditional processing.
<1> When the symbol has not been defined
If \#else has been entered, text 1 is skipped and text 2 becomes a processing object.
<2> When the symbol has been defined
If \#else has been entered, text 1 becomes a processing object and text 2 is skipped.

\section*{[Description]}
<1> The "\#" character must always be entered at the start of the symbol, except when starting with a white space or a horizontal tab.
<2> Symbols start with an English letter and are composed of English alphabet letters and numerals, and their valid length is 31 characters by default or 8 characters if the "NS" option has been specified.
<3> Symbols are defined by a previously entered \#define statement or by specifying the "-D" option at startup.
\(<4>\) This directive can be nested in up to eight levels.
<5> \#else can be omitted.

\section*{[Use examples]}
<Input source program>
\#ifdef SYM
\(A=\# 00 \mathrm{H}\)
\#else
\(\mathrm{A}=\# 0 \mathrm{FFH}\)
\#endif
<1> When the following has been entered on the command line (and the symbol has been defined)
A>st78k0s -cp9014 sample.st -dSYM
<Output source program>
MOV
A, \#OOH ;
\(\mathrm{A}=\# \mathrm{OOH}\)
<2> When the following has been entered on the command line (and the symbol has not been defined) A>st780s -cp9014 sample.st
<Output source program>
MOV
A, \#OFFH ;
\(\mathrm{A}=\# 0 \mathrm{FFH}\)

\section*{(3) Include directive (\#include)}

\section*{[Coding format]}
[ \(\Delta\) ] \# [ \(\Delta\) ] include \(\Delta\) "file name"

\section*{[Function]}

This line is replaced by the specified file name and becomes a processing object as the ST78K0S source program.

\section*{[Description]}
<1> The "\#" character must always be entered at the start of the symbol, except when starting with a white space or a horizontal tab.
<2> This directive can be entered in any line in the source program.
\(<3>\) An include directive cannot be entered in an include file. In other words, nesting of include directives is not allowed.
<4> Input source file names specified at startup, output file names, and error file names cannot be specified as the file name in this directive.
<5> Drive and directory names can be entered before file names. If no drive or directory is entered, processing assumes that the include file belongs to the current drive and current directory.
<6> The -l option can be used to specify a drive and directory for the include file when the ST78K0S is activated.

\section*{[Use examples]}
```

    <Input source program>
        #include "sample.inc"
            A = SYM1
            B = SYM2
    <Input include program>
        #define SYM1 #08H
        #define SYM2 #OAH
    ```

\section*{<Output source program>}
\begin{tabular}{lll} 
MOV & A, \#O8H \(;\) & \(A=\# 08 \mathrm{H}\) \\
MOV & \(\mathrm{B}, \# 0 \mathrm{AH} ;\) & \(B=\# 0 \mathrm{AH}\)
\end{tabular}

\section*{(4) CALLT replacement directive (\#defcallt)}

\section*{[Coding format]}
```

[\Delta] \# [\Delta] defcallt \Delta CALLT table label
[\Delta] CALL\Delta ! label
[\Delta] \# [\Delta] endcallt

```

\section*{[Function]}

The CALL instruction for a registered label is replaced by a CALLT instruction and is output to a secondary file.

\section*{[Description]}
\(<1>\) This directive defines labels that can be registered to the CALLT table, as opposed to the CALL instructions that are entered into the source program. All of the CALL instructions for these defined labels are replaced by CALLT labels.
\(<2>\) This directive can be defined up to 32 times. An error message is output during the 33 rd definition, and the definition is ignored as processing continues.
\(<3>\) If the same pattern is defined twice, an error message is output and the second definition is ignored as processing continues.
```

[Use examples]
<Input source program>

| \#defcallt $\quad$ CALL | @ABC |
| :--- | :--- |
| \#endcallt | !abc |
| Ro = \#0 |  |
| call | !abc |

```
<Output source program>
\begin{tabular}{lll} 
MOV & R0, \#0 & ;R0 \(=\# 0\) \\
CALLT & {\([@ A B C]\)} & call !abc \\
call & !label & ;call !label
\end{tabular}

\section*{CHAPTER 6 CONTROL INSTRUCTIONS}

This chapter describes structured assembler control instructions. Control instructions provide detailed instructions for the structured assembler's operations.

\subsection*{6.1 Overview of Control Instructions}

Control instructions, which are entered into the source program, set various directives that the ST78K0S requires to execute a series of processes.

Entering control instructions saves the time that would otherwise be required for specifying options when activating a program.

\subsection*{6.2 Assembler Control Instructions}

First, it must be determined whether or not each assembler control instruction can be entered in a module header.
If there is an assembler control instruction that cannot be entered in a module header, subsequent processing proceeds as the module body. If an assembler control instruction that can only be entered in a module header is instead entered in a module body, an error message is output and processing is aborted.

This preprocessor does not confirm the accuracy of parameter specifications except for processor type specification control instructions (\$PROCESSOR, \$PC), symbol name length control instructions (\$SYMLEN, \$NOSYMLEN), and kanji code specification control instructions (\$KANJICODE). For description of the coding format for other control instructions, see the "RA78K0S Series Assembler Package User's Manual Assembly Language ".

The following tables list control instructions that can be entered only in module headers and control instructions that are recognized as the module body.

Table 6-1. Control Instructions that Can Be Entered Only in Module Headers
\begin{tabular}{|c|}
\hline Control instruction \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] PROCESSOR [ \(\Delta\) ] ( [ \(\Delta\) ] model name [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] PC ( [ \(\Delta\) ] model name [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] DEBUG \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] DG \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NODEBAG \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NODG \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] DEBUGA \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NODEBAGA \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] XREF \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] XR \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOXREF \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOXR \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] TITLE [ \(\Delta\) ] ( [ \(\Delta\) ] 'title string' [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] TT [ \(\Delta\) ] ( [ \(\Delta\) ] 'title string' [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] SYMLEN \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOSYMLEN \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] CAP \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOCAP \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] SYMLIST \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOSYMLIST \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] FORMFEED \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOFORMFEED \\
\hline [ \(\Delta\) ]\$ [ \(\Delta\) ] WIDTH [ \(\Delta\) ] ( [ \(\Delta\) ] constant [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] LENGTH [ \(\Delta\) ] ( [ \(\Delta\) ] constant [ \(\Delta\) ] ) \\
\hline \([\Delta] \$[\Delta]\) TAB [ \(\Delta\) ] ( [ \(\Delta\) ] constant [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] KANJICODE \(\Delta\) kanji code \\
\hline
\end{tabular}

Table 6-2. Control Instructions that Are Recognized as the Module Body
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Control instruction} \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] INCULUDE [ \(\Delta\) ] ( [ \(\Delta\) ] file name [ \(\Delta\) ] ) & \\
\hline [ \(\Delta\) ]\$ [ \(\Delta\) ] IC ( \([\Delta]\) file name [ \(\Delta\) ] ) & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] EJECT & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] EJ & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] LIST & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] LI & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOLIST & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOLI & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] GEN & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] NOGEN & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] COND & \\
\hline [ \(\Delta\) ]\$ [ \(\Delta\) ] NOCOND & \\
\hline \([\Delta] \$[\Delta]\) SUBTITLE [ \(\Delta\) ] ( [ \(\Delta\) ] 'character string' [ \(\Delta\) ] ) & \\
\hline \([\Delta] \$[\Delta]\) ST [ \(\Delta\) ] ( [ \(\Delta\) ] 'character string' [ \(\Delta\) ] ) & \\
\hline \([\Delta] \$\) [ \(\Delta\) ] SET [ \(\Delta\) ] ( [ \(\Delta\) ] switch name [ [ \(\Delta\) ] : [ \(\Delta\) ] switch name... [ 4 ] ) & \\
\hline \([\Delta] \$\) [ \(\Delta\) ] RESET [ \(\Delta\) ] ( [ \(\Delta\) ] switch name [ [ \(\Delta\) ] : [ \(\Delta\) ] switch name... & [ \(\Delta\) ] ) \\
\hline  & \\
\hline [ 4 ] \$ [ \(\Delta\) ] IIF \(\Delta\) conditional expression & \\
\hline \([\Delta] \$\) [ \(\Delta\) ] ELSEIF [ \(\Delta\) ] ( [ \(\Delta\) ] switch name [ [ \(\Delta\) ] : [ \(\Delta\) ] switch name... & [ \(\Delta\) ] ) \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] _ELESEIF \(\Delta\) conditional expression & \\
\hline \([\Delta] \$\) [ \(\Delta\) ] SET [ \(\Delta\) ] ( [ \(\Delta\) ] switch name [ [ \(\Delta\) ] : [ \(\Delta\) ] switch name... [ \(\Delta\) ] ) & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] ELSE & \\
\hline [ \(\Delta\) ] \$ [ \(\Delta\) ] ENDIF & \\
\hline
\end{tabular}

\subsection*{6.3 Control Instruction Functions}

The various functions of control instructions are listed in Table 6-3. Control Instruction List below.

Table 6-3. Control Instruction List
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Type of control instruction } & \multicolumn{1}{c|}{ Control instruction } \\
\hline Processor type specification instruction & \$PROCESSOR \\
\hline Symbol name length control instructions & \$SYMLEN/\$NOSYMLEN \\
\hline Kanji code specification control instructions & \$KANJICODE \\
\hline
\end{tabular}

The functions of these three types of control instructions are described below.

\section*{(1) Processor type specification instruction (\$PROCESSOR)}

\section*{[Coding format]}
```

[\Delta] \$ [\Delta] PROCESSOR [\Delta] ( [\Delta] model name [\Delta] )
[\Delta] \$ [\Delta] PC [\Delta] ( [\Delta] model name [\Delta] ) ; Abbreviated form

```

\section*{[Function]}

This control instruction specifies the model in the source module that is the object for assembly.

\section*{[Description]}
\(<1>\) Although this control instruction specifies the model that is the object for assembly by the assembler, it can also be used to specify the model that is the object for the structured assembler.
<2> If the specified model differs from that specified via the "-C" option, the model specified via the "-C" option takes priority. When such a conflict arises, a warning message is output. The " \(\$\) " in the input source file's control instruction is replaced by a ";" in the secondary source file that is output, and the model specified via an option is output as the processor model specification control instruction. No message is output if the same model name is specified by the "-C" option. If there is no specification via the "-C" option, the specification must be entered at the start of the source module (not including spaces or comments).
<3> An error occurs when this control instruction is entered more than once.
\(<4>\) An error occurs if neither this control instruction nor the "-C" option is used to specified a model name.
\(<5>\) An error occurs if this control instruction is entered anywhere other than in the module header.

\section*{[Code example]}
\$PROCESSOR (P9014)
\$PC (P9014)

\section*{(2) Symbol name length control instructions}

\section*{[Coding format]}
[ \(\Delta\) ] \$ [ \(\Delta\) ] SYMLEN
[ \(\Delta\) ] \$ [ \(\Delta]\) NOSYMLEN

\section*{[Function]}

The SYMLEN control instruction sets a valid length of up to 31 characters for symbol names defined via \#define, symbol names accessed via \#ifdef, and user symbols.
The NOSYMLEN control instruction sets a valid length of up to 8 characters for symbol names defined via \#define, symbol names accessed via \#ifdef, and user symbols.

\section*{[Description]}
\(<1>\) This control instruction can be entered in the module header section of an input source file.
\(<2>\) An error occurs if this control instruction is entered anywhere other than in the module header.
\(<3>\) If this control instruction is entered more than once, the most recent one takes priority.
<4> The symbol name length control instructions can also be specified via the command line options "-S" and "NS". Those options take priority over this control instruction.
\(<5>\) The default interpretation is \$SYMLEN.
<6> If the "-S" option has been specified and \$NOSYMLEN has been entered in the input source file, comments will be replaced and \(\$\) SYMLEN will be output to a secondary source file.
If the "-NS" option has been specified and \$SYMLEN has been entered in the input source file, comments will be replaced and \$NOSYMLEN will be output to a secondary source file.

\section*{[Code example]}
\$SYMLEN
\$NOSYMLEN

\section*{(3) Kanji code specification control instruction (\$KANJICODE)}

\section*{[Coding format]}
```

[\Delta] \$ [\Delta] KANJICODE \Delta kanji code

```

\section*{[Function]}

The kanji codes used in comments are interpreted as follows.

Table 6-4. Interpretation of Kanji Code
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Kanji code } & \multicolumn{1}{|c|}{ Interpretation } \\
\hline SJIS & Interpreted as SHIFT-JIS code \\
\hline EUC & Interpreted as EUC code \\
\hline NONE & Not interpreted as kanji code \\
\hline
\end{tabular}

\section*{[Description]}
\(<1>\) This control instruction can be entered in the module header section of an input source file.
\(<2>\) An error occurs if this control instruction is entered anywhere other than in the module header.
\(<3>\) If this control instruction is entered more than once, the most recent one takes priority.
<4> This preprocessor outputs the specified control instruction to a secondary source file.
SJIS : \$KANJICODE SJIS
EUC : \$KANJICODE EUC
NONE : \$KANJICODE NONE
If the same control instruction is entered in a secondary source file, the control instruction is not output. However, error checking is performed.
<5> For a list of priority ranking among kanji code specifications, see "1.3.3 Environment variables".

\section*{[Code example]}
\$KANJICODE SJIS
[MEMO]

\section*{APPENDIX A SYNTAX LISTS}

Table A-1. Control Statements
\begin{tabular}{|c|c|c|}
\hline Control statement & Coding format & Page \\
\hline if statement & ```
if (conditional expression 1) [(register name)]
    if block
elseif (conditional expression 2) [(register name)]
    elseif block
else
    else block
endif
``` & P. 21 \\
\hline switch statement & ```
switch (symbol) [(register name)]
    case constant 1:
        case1 block
    case constant 2
        case2 block
    case constant N
        caseN block
    default:
    default block
ends
``` & P. 27 \\
\hline for statement & ```
for (expression; conditional expression; expression) [(register name)]
    Instruction group
next
``` & P. 31 \\
\hline while statement & ```
while (conditional expression) [(register name)]
    Instruction group
endw
``` & P. 34 \\
\hline until statement & ```
repeat
    Instruction group
until (conditional expression) [(register name)]
``` & P. 38 \\
\hline break statement & break & P. 41 \\
\hline continue statement & continue & P. 42 \\
\hline goto statement & goto label & P. 43 \\
\hline if_bit statement & ```
if_bit (conditional expression 1) [(register name)]
    if_bit block
elseif_bit (conditional expression 2) [(register name)]
    elseif_bit block
else
    else block
endif
``` & P. 24 \\
\hline while_bit statement & ```
while_bit (conditional expression) [(register name)]
    Instruction group
endw
``` & P. 36 \\
\hline until_bit statement & ```
repeat
    Instruction group
until_bit (conditional expression) [(register name)]
``` & P. 40 \\
\hline
\end{tabular}

Table A-2. Conditional Expressions
\begin{tabular}{|c|c|c|c|}
\hline Conditional expression & Coding format & Function & Page \\
\hline Equal & \(\alpha==\beta\) & True when \(\alpha=\beta\), false when \(\alpha \neq \beta\) & P. 47 \\
\hline NotEqual & \(\alpha!=\beta\) & True when \(\alpha \neq \beta\), false when \(\alpha=\beta\) & P. 50 \\
\hline LessThan & \(\alpha<\beta\) & True when \(\alpha<\beta\), false when \(\alpha>=\beta\) & P. 53 \\
\hline GreaterThan & \(\alpha>\beta\) & True when \(\alpha>\beta\), false when \(\alpha<=\beta\) & P. 56 \\
\hline GreaterEqual & \(\alpha>=\beta\) & True when \(\alpha>=\beta\), false when \(\alpha<\beta\) & P. 59 \\
\hline LessEqual & \(\alpha<=\beta\) & True when \(\alpha<=\beta\), false when \(\alpha>\beta\) & P. 62 \\
\hline FOREVER & forever & Sets endless loop for loop statement & P. 65 \\
\hline Positive logic (bit) & Bit symbol & True when value of specified bit symbol is 1 & P. 68 \\
\hline Negative logic (bit) & !bit symbol & True when value of specified bit symbol is 0 & P. 71 \\
\hline Logical AND & Conditional expression 1 \&\& conditional expression 2 & True when both conditional expression 1 and conditional expression 2 are true & P. 75 \\
\hline Logical OR & Conditional expression 1 || conditional expression 2 & True when either conditional expression 1 or conditional expression 2 is true & P. 78 \\
\hline
\end{tabular}

Table A-3. Expressions (1/2)
\begin{tabular}{|c|c|c|c|}
\hline Expression & Coding format & Function & Page \\
\hline Assign & \(\alpha=\beta\) & \(\alpha \leftarrow \beta\) & \multirow[t]{4}{*}{P. 83} \\
\hline Assign (with register specification) & \(\alpha=\beta(\gamma)\) & \((\gamma) \leftarrow \beta \alpha \leftarrow(\gamma)\) & \\
\hline Sequential assign & \(\alpha 1=\cdots=\alpha \mathrm{n}=\beta\) & \(\alpha 1 \leftarrow \beta, \cdots, \alpha \mathrm{n} \leftarrow \beta\) & \\
\hline Sequential assign (with register specification) & \(\alpha 1=\cdots=\alpha \mathrm{n}=\beta(\gamma)\) & \(\gamma \leftarrow \beta, \alpha 1 \leftarrow \gamma, \cdots, \alpha \mathrm{n} \leftarrow \gamma\) & \\
\hline Increment assignment & \(\alpha+=\beta\) & \(\alpha \leftarrow \alpha+\beta\) & \multirow[t]{4}{*}{P. 88} \\
\hline Increment assignment (with register specification) & \(\alpha+=\beta\) (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma+\beta, \alpha \leftarrow \gamma\) & \\
\hline Increment assignment (with register specification) & \(\alpha+=\beta, \mathrm{CY}\) & \(\alpha \leftarrow \alpha+\beta, \mathrm{CY}\) & \\
\hline Increment assignment (with register specification) & \(\alpha+=\beta\), CY (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma+\beta, \mathrm{CY}, \alpha \leftarrow \gamma\) & \\
\hline Decrement assignment & \(\alpha-=\beta\) & \(\alpha \leftarrow \alpha-\beta\) & \multirow[t]{4}{*}{P. 92} \\
\hline Decrement assignment (with register specification) & \(\alpha-=\beta\) (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma-\beta, \alpha \leftarrow \gamma\) & \\
\hline Decrement assignment (with register specification) & \(\alpha-=\beta, \mathrm{CY}\) & \(\alpha \leftarrow \alpha-\beta, \mathrm{CY}\) & \\
\hline Decrement assignment (with register specification) & \(\alpha-=\beta\) CY (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma-\beta, \mathrm{CY}, \alpha \leftarrow \gamma\) & \\
\hline Logical AND assignment & \(\alpha \&=\beta\) & \(\alpha \leftarrow \alpha \cap \beta\) & \multirow[t]{2}{*}{P. 96} \\
\hline Logical AND assignment (with register specification) & \(\alpha \&=\beta\) (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cap \beta, \alpha \leftarrow \gamma\) & \\
\hline
\end{tabular}

Table A-3. Expressions (2/2)
\begin{tabular}{|c|c|c|c|}
\hline Expression & Coding format & Function & Page \\
\hline Logical OR assignment & \(\alpha \mid=\beta\) & \(\alpha \leftarrow \alpha \cup \beta\) & \multirow[t]{2}{*}{P. 99} \\
\hline Logical OR assignment (with register specification) & \(\alpha \mid=\beta\) (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \cup \beta, \alpha \leftarrow \gamma\) & \\
\hline Logical XOR assignment & \(\alpha^{\wedge}=\beta\) & \(\alpha \leftarrow \alpha^{\wedge} \beta\) & \multirow[t]{2}{*}{P. 103} \\
\hline Logical XOR assignment (with register specification) & \(\alpha^{\wedge}=\beta\) (Register) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma^{\wedge} \beta, \alpha \leftarrow \gamma\) & \\
\hline Right shift (rotate) assignment & \(\alpha \ggg \beta\) & ( \(\alpha\) shifted to right of \(\beta\) bit) & \multirow[t]{2}{*}{P. 107} \\
\hline Right shift assignment (with register specification) & \(\alpha \gg=\beta\) (Register) & \(\gamma \leftarrow \alpha,(\gamma\) shifted to right of \(\beta\) bit), \(\alpha \leftarrow \gamma\) & \\
\hline Left shift assignment & \(\alpha \ll=\beta\) & ( \(\alpha\) shifted to left of \(\beta\) bit) & \multirow[t]{2}{*}{P. 109} \\
\hline Left shift assignment (with register specification) & \(\alpha \ll=\beta\) (Register) & \(\gamma \leftarrow \alpha,(\gamma\) shifted to left of \(\beta\) bit), \(\alpha \leftarrow \gamma\) & \\
\hline Increment & \(\alpha++\) & \(\alpha \leftarrow \alpha+1\) & P. 111 \\
\hline Decrement & \(\alpha--\) & \(\alpha \leftarrow \alpha-1\) & P. 113 \\
\hline Exchange & \(\alpha<->=\beta\) & \(\alpha \leftarrow \alpha<->=\beta\) & \multirow[t]{2}{*}{P. 115} \\
\hline Exchange (with register specification) & \(\alpha<->=\beta(\gamma)\) & \(\gamma \leftarrow \alpha, \gamma \leftarrow \gamma \ll>\beta, \alpha \leftarrow \gamma\) & \\
\hline Set bit & \(\alpha=1\) & \(\alpha \leftarrow 1\) & \multirow[t]{4}{*}{P. 118} \\
\hline Set bit (with register specification) & \(\alpha=1\) (CY) & \(\mathrm{CY} \leftarrow 1, \alpha \leftarrow 1\) & \\
\hline Sequential set bit & \(\alpha 1=\cdots=\alpha \mathrm{n}=1\) & \(\alpha \mathrm{n} \leftarrow 1, \cdots, \alpha 1 \leftarrow 1\) & \\
\hline Sequential set bit (with register specification) & \(\alpha 1=\cdots=\alpha \mathrm{n}=1\) (CY) & \(\mathrm{CY} \leftarrow 1, \alpha \mathrm{n} \leftarrow 1, \cdots, \alpha 1 \leftarrow 1\) & \\
\hline Clear bit & \(\alpha=0\) & \(\alpha \leftarrow 0\) & \multirow[t]{4}{*}{P. 121} \\
\hline Clear bit (with register specification) & \(\alpha=0\) (CY) & \(\mathrm{CY} \leftarrow 0, \alpha \leftarrow 0\) & \\
\hline Sequential clear bit & \(\alpha 1=\cdots=\alpha \mathrm{n}=0\) & \(\alpha \mathrm{n} \leftarrow 0, \cdots, \alpha 1 \leftarrow 0\) & \\
\hline Sequential clear bit (with register specification) & \(\alpha 1=\cdots=\alpha \mathrm{n}=0\) (CY) & \(\mathrm{CY} \leftarrow 0, \alpha \mathrm{n} \leftarrow 0, \cdots, \alpha 1 \leftarrow 0\) & \\
\hline
\end{tabular}

Table A-4. Directives
\begin{tabular}{|l|l|c|}
\hline \multicolumn{1}{|c|}{ Directive } & \multicolumn{1}{c|}{ Coding format } & Page \\
\hline \#define & \#define symbol character string & P. 126 \\
\hline \#ifdef & \begin{tabular}{l} 
\#ifdef symbol \\
text 1 \\
\#else \\
text 2 \\
\#endif
\end{tabular} & P.128 \\
\hline \#include & \#include "file name" & P. 130 \\
\hline \#defcallt & \begin{tabular}{l} 
\#defcallt CALLT table label \\
CALL label \\
\#endcallt
\end{tabular} & P.132 \\
\hline
\end{tabular}
[MEMO]

\section*{APPENDIX B LISTS OF GENERATED INSTRUCTIONS}

Table B-1. Generated Instructions for Comparison Expressions (1/3)
\begin{tabular}{|c|c|c|c|c|}
\hline Comparison expression & \multicolumn{2}{|r|}{Generated instruction} & Control statement & Page \\
\hline \multirow[t]{2}{*}{\(\alpha==\beta\)} & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BNZ }
\end{aligned}
\] & \begin{tabular}{l}
\[
\alpha, \beta
\] \\
\$?LFALSE
\end{tabular} & lower case letters & \multirow[t]{4}{*}{P. 47} \\
\hline & \[
\begin{gathered}
\text { CMP(W) } \\
\text { BZ } \\
\text { BR } \\
\text { ?LTRUE: }
\end{gathered}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha==\beta(\gamma)\)} &  & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \$ ? L F A L S E
\end{aligned}
\] & lower case letters & \\
\hline & \[
\begin{aligned}
& \text { MOV(W) } \\
& \text { CMP(W) } \\
& \text { BZ } \\
& \text { BR } \\
& \text { ?LTRUE: }
\end{aligned}
\] & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \text { \$?LTRUE } \\
& \text { LFALSE }
\end{aligned}
\] & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha!=\beta\)} & \[
\begin{aligned}
& C M P(W) \\
& B Z
\end{aligned}
\] & \begin{tabular}{l}
\[
\alpha, \beta
\] \\
\$?LFALSE
\end{tabular} & lower case letters & \multirow[t]{4}{*}{P. 50} \\
\hline & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BNZ } \\
& \text { BR } \\
& \text { ?LTRUE: }
\end{aligned}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha!=\beta(\gamma)\)} & MOV(W) CMP(W) BZ & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \$ ? \text { LFALSE }
\end{aligned}
\] & lower case letters & \\
\hline & \[
\begin{aligned}
& \text { MOV(W) } \\
& \text { CMP(W) } \\
& \text { BNZ } \\
& \text { BR } \\
& \text { ?LTRUE: }
\end{aligned}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta
\end{aligned}
\] \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha<\beta\)} & CMP(W)
BNC & \[
\begin{aligned}
& \alpha, \beta \\
& \text { \$?LFALSE }
\end{aligned}
\] & lower case letters & \multirow[t]{4}{*}{P. 53} \\
\hline & \[
\begin{gathered}
\text { CMP(W) } \\
\text { BC } \\
\text { BR } \\
\text { ?LTRUE: }
\end{gathered}
\] & \begin{tabular}{l}
\[
\alpha, \beta
\] \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha<\beta(\gamma)\)} &  & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \text { \$?LFALSE }
\end{aligned}
\] & lower case letters & \\
\hline & \[
\begin{gathered}
\text { MOV(W) } \\
\text { CMP(W) } \\
\text { BC } \\
\text { BR } \\
\text { ?LTRUE: }
\end{gathered}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta
\end{aligned}
\] \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline
\end{tabular}

Table B-1. Generated Instructions for Comparison Expressions (2/3)
\begin{tabular}{|c|c|c|c|c|}
\hline Comparison expression & \multicolumn{2}{|r|}{Generated instruction} & Control statement & Page \\
\hline \multirow[t]{8}{*}{\(\alpha>\beta\)} & CMP(W) & \(\alpha, \beta\) & lower case letters & \multirow[t]{18}{*}{P. 56} \\
\hline & & \$?LFALSE & & \\
\hline & & \$?LFALSE & & \\
\hline & CMP(W) & \(\alpha, \beta\) & upper case letters & \\
\hline & BZ & \$\$+4 & & \\
\hline & BNC & \$?LTRUE & & \\
\hline & BR & ?LFALSE & & \\
\hline & \multicolumn{2}{|l|}{?LTRUE:} & & \\
\hline \multirow[t]{10}{*}{\(\alpha>\beta(\gamma)\)} & MOV(W) & specified register, \(\alpha\) & lower case letters & \\
\hline & CMP(W) & specified register, \(\beta\) & & \\
\hline & BZ & \$?LFALSE & & \\
\hline & BC & \$?LFALSE & & \\
\hline & \(\mathrm{MOV}(\mathrm{W})\) & specified register, \(\alpha\) & upper case letters & \\
\hline & CMP(W) & specified register, \(\beta\) & & \\
\hline & BZ & \$\$+4 & & \\
\hline & BNC & \$?LTRUE & & \\
\hline & BR & ? 2 FALSE & & \\
\hline & \multicolumn{2}{|l|}{?LTRUE:} & & \\
\hline \multirow[t]{6}{*}{\(\alpha>=\beta\)} & CMP(W) & \(\alpha, \beta\) & lower case letters & \multirow[t]{14}{*}{P. 59} \\
\hline & BC & \$?LFALSE & & \\
\hline & CMP(W) & \(\alpha, \beta\) & upper case letters & \\
\hline & BNC & \$?LTRUE & & \\
\hline & BR & ? 2 FALSE & & \\
\hline & \multicolumn{2}{|l|}{?LTRUE:} & & \\
\hline \multirow[t]{8}{*}{\(\alpha>=\beta(\gamma)\)} & MOV(W) & \(\gamma, \alpha\) & lower case letters & \\
\hline & CMP(W) & \(\gamma, \beta\) & & \\
\hline & BC & \$?LFALSE & & \\
\hline & \(\mathrm{MOV}(\mathrm{W})\) & \(\gamma, \alpha\) & upper case letters & \\
\hline & CMP(W) & \(\gamma, \beta\) & & \\
\hline & BNC & \$?LTRUE & & \\
\hline & BR & ? LFALSE & & \\
\hline & ?LTRUE: & & & \\
\hline
\end{tabular}

Table B-1. Generated Instructions for Comparison Expressions (3/3)
\begin{tabular}{|c|c|c|c|c|}
\hline Comparison expression & \multicolumn{2}{|r|}{Generated instruction} & Control statement condition & Page \\
\hline \multirow[t]{2}{*}{\(\alpha<=\beta\)} & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BZ } \\
& \text { BNC }
\end{aligned}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \$ \$+4 \\
& \text { \$?LFALSE }
\end{aligned}
\] & lower case letters & \multirow[t]{4}{*}{P. 62} \\
\hline & \[
\begin{aligned}
& C M P(W) \\
& B Z \\
& B C \\
& B R
\end{aligned}
\]
?LTRUE: & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha<=\beta(\gamma)\)} & \begin{tabular}{l}
MOV \((\mathrm{W})\) \\
CMP(W) \\
BZ \\
BNC
\end{tabular} & \begin{tabular}{l}
specified register, \(\alpha\) specified register, \(\beta\) \$\$+4 \\
\$?LFALSE
\end{tabular} & lower case letters & \\
\hline & \[
\begin{aligned}
& \text { MOV(W) } \\
& \text { CMP(W) } \\
& B Z \\
& B C \\
& B R
\end{aligned}
\]
?LTRUE: & \begin{tabular}{l}
specified register, \(\alpha\) specified register, \(\beta\) \$?LTRUE \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline
\end{tabular}
\(\gamma\) : specified register

Table B-2. Generated Instructions for Test Bit Expressions


Table B-3. Generated Instructions for Logic Expressions (1/2)
\begin{tabular}{|c|c|c|c|c|}
\hline Logic expression & \multicolumn{2}{|r|}{Generated instruction} & Control statement & Page \\
\hline \multirow[t]{2}{*}{\(\alpha==\beta\) \&} & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BNZ }
\end{aligned}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \$ ? L F A L S E
\end{aligned}
\] & lower case letters & \multirow[t]{14}{*}{P.75, 76} \\
\hline & \[
\begin{gathered}
\text { CMP(W) } \\
\text { BZ } \\
\text { BR } \\
\text { ?LTRUE: }
\end{gathered}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha!=\beta\) \&} & \[
\begin{aligned}
& \text { CMP(W) } \\
& B Z
\end{aligned}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \$ ? L F A L S E
\end{aligned}
\] & lower case letters & \\
\hline & \[
\begin{aligned}
& \text { CMP(W) } \\
& \text { BNZ } \\
& B R
\end{aligned}
\]
?LTRUE: & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha<\beta\) \&\&} & \begin{tabular}{l}
CMP(W) \\
BNC
\end{tabular} & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE
\end{tabular} & lower case letters & \\
\hline & \[
\begin{aligned}
& C M P(W) \\
& B C \\
& B R
\end{aligned}
\]
?LTRUE: & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha>\beta\) \&\&} & \[
\begin{aligned}
& \text { CMP(W) } \\
& B Z \\
& B C
\end{aligned}
\] & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE \\
\$?LFALSE
\end{tabular} & lower case letters & \\
\hline & \[
\begin{aligned}
& C M P(W) \\
& B Z \\
& B N C \\
& B R
\end{aligned}
\]
?LTRUE: & \begin{tabular}{l}
\[
\begin{aligned}
& \alpha, \beta \\
& \$ \$+4
\end{aligned}
\] \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha>=\beta\) \&} & \[
\begin{aligned}
& C M P(W) \\
& B C
\end{aligned}
\] & \begin{tabular}{l}
\[
\alpha, \beta
\] \\
\$?LFALSE
\end{tabular} & lower case letters & \\
\hline & \begin{tabular}{l}
CMP(W) \\
BNC \\
BR \\
?LTRUE:
\end{tabular} & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{\(\alpha<=\beta\) \&\&} & \[
\begin{aligned}
& \text { CMP(W) } \\
& B Z \\
& B N C
\end{aligned}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \alpha, \beta \\
& \$ \$+4
\end{aligned}
\] \\
\$?LFALSE
\end{tabular} & lower case letters & \\
\hline & \[
\begin{aligned}
& C M P(W) \\
& B Z \\
& B C \\
& B R
\end{aligned}
\]
?LTRUE: & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LTRUE \\
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{CY \& \&} & BNC & \$?LFALSE & lower case letters & \\
\hline & \begin{tabular}{l}
BC \\
BR \\
?LTRUE:
\end{tabular} & \begin{tabular}{l}
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline
\end{tabular}

Table B-3. Generated Instructions for Logic Expressions (2/2)
\begin{tabular}{|c|c|c|c|c|}
\hline Logic expression & \multicolumn{2}{|l|}{Generated instruction} & Control statement condition & Page \\
\hline \multirow[t]{2}{*}{Z \& \&} & BNZ & \$?LFALSE & lower case letters & \multirow[t]{10}{*}{P.75, 76} \\
\hline & \[
\begin{array}{r}
B Z \\
B R \\
\text { ?LTRUE: }
\end{array}
\] & \begin{tabular}{l}
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{bit symbol \&\&} & BF & bit symbol, \$?LFALSE & lower case letters & \\
\hline & \begin{tabular}{l}
BT \\
BR \\
?LTRUE:
\end{tabular} & bit symbol, \$?LTRUE ?LFALSE & upper case letters & \\
\hline \multirow[t]{2}{*}{!CY \& \&} & BC & \$?LFALSE & lower case letters & \\
\hline & \begin{tabular}{l}
BNC \\
BR \\
?LTRUE:
\end{tabular} & \begin{tabular}{l}
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{! Z \&\&} & BZ & \$?LFALSE & lower case letters & \\
\hline & \[
\begin{array}{r}
\text { BNZ } \\
\text { BR } \\
\text { ?LTRUE: }
\end{array}
\] & \begin{tabular}{l}
\$?LTRUE \\
?LFALSE
\end{tabular} & upper case letters & \\
\hline \multirow[t]{2}{*}{!bit symbol \& \&} & BT & bit symbol, \$?LFALSE & lower case letters & \\
\hline & \begin{tabular}{l}
BF \\
BR \\
?LTRUE:
\end{tabular} & bit symbol, \$?LTRUE ?LFALSE & upper case letters & \\
\hline \(\alpha==\beta \|\) & \[
\begin{aligned}
& \text { CMP(W) } \\
& B Z
\end{aligned}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \$ ? L F A L S E
\end{aligned}
\] & & \multirow[t]{12}{*}{P. 78} \\
\hline \(\alpha!=\beta \|\) & CMP(W)
BNZ & \[
\begin{aligned}
& \alpha, \beta \\
& \text { \$?LFALSE }
\end{aligned}
\] & & \\
\hline \(\alpha<\beta \|\) & CMP(W)
\[
\mathrm{BC}
\] & \[
\begin{aligned}
& \alpha, \beta \\
& \$ ? L F A L S E
\end{aligned}
\] & & \\
\hline \(\alpha>\beta \|\) & \[
\begin{aligned}
& C M P(W) \\
& B Z \\
& B N C
\end{aligned}
\] & \begin{tabular}{l}
\[
\alpha, \beta
\] \\
\$? LFALSE \\
\$?LFALSE
\end{tabular} & & \\
\hline \(\alpha>=\beta \|\) & CMP(W)
BNC & \[
\begin{aligned}
& \alpha, \beta \\
& \text { \$?LFALSE }
\end{aligned}
\] & & \\
\hline \(\alpha<=\beta \|\) & \begin{tabular}{l}
CMP(W) \\
BZ \\
BC
\end{tabular} & \begin{tabular}{l}
\(\alpha, \beta\) \\
\$?LFALSE \\
\$?LFALSE
\end{tabular} & & \\
\hline CY II & BC & \$?LFALSE & & \\
\hline Z \|| & BZ & \$?LFALSE & & \\
\hline bit symbol || & BT & bit symbol, \$?LFALSE & & \\
\hline !CY || & BNC & \$?LFALSE & & \\
\hline ! Z || & BNZ & \$?LFALSE & & \\
\hline !bit symbol || & BF & bit symbol, \$?LFALSE & & \\
\hline
\end{tabular}

Table B-4. Expressions (1/4)
\begin{tabular}{|c|c|c|c|}
\hline Expression & \multicolumn{2}{|r|}{Generated instruction} & Page \\
\hline \multirow[t]{3}{*}{\(\alpha=\beta\)} & MOV & \(\alpha 1, \beta\) & \multirow[t]{2}{*}{P. 85} \\
\hline & MOVW & \(\alpha 1, \beta\) & \\
\hline & \begin{tabular}{ll} 
& BNC \\
?L1: & \\
PET1 \\
?L2: & \\
CLR1
\end{tabular} & \[
\begin{aligned}
& \text { ?L1 } \\
& \alpha \\
& \text { ?L2 } \\
& \\
& \alpha
\end{aligned}
\] & \multirow[t]{4}{*}{P. 84} \\
\hline \multirow[t]{3}{*}{\(\alpha=\beta(\gamma)\)} & MOV MOV & \[
\begin{aligned}
& \gamma, \beta \\
& \alpha 1, \gamma
\end{aligned}
\] & \\
\hline & MOVW MOVW & \[
\begin{aligned}
& \gamma, \beta \\
& \alpha 1, \gamma
\end{aligned}
\] & \\
\hline & \[
\begin{array}{ll} 
& \text { BF } \\
& \text { SET1 } \\
& \text { BR } \\
\text { ?L1: } \\
\text { ?L2: } & \\
\text { CLR1 } 1
\end{array}
\] & \[
\begin{aligned}
& \beta, \text { ?L1 } \\
& \alpha \\
& ? \mathrm{~L} 2 \\
& \alpha
\end{aligned}
\] & \\
\hline \multirow[t]{2}{*}{\(\alpha+=\beta\)} & ADD & \(\alpha, \beta\) & \multirow[t]{6}{*}{P. 89} \\
\hline & ADDW & \(\alpha, \beta\) & \\
\hline \multirow[t]{2}{*}{\(\alpha+=\beta(\gamma)\)} & MOV ADD MOV & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \alpha, \gamma \\
& \hline
\end{aligned}
\] & \\
\hline & MOVW
ADDW
MOVW & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \alpha, \gamma
\end{aligned}
\] & \\
\hline \(\alpha+=\beta, \mathrm{CY}\) & ADDC & \(\alpha, \beta\) & \\
\hline \(\alpha+=\beta, \mathrm{CY}(\gamma)\) & MOV ADDC MOV & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \alpha, \gamma \\
& \hline
\end{aligned}
\] & \\
\hline
\end{tabular}

Table B-4. Expressions (2/4)


Table B-4. Expressions (3/4)
\begin{tabular}{|c|c|c|c|}
\hline Expression & & Generated instruction & Page \\
\hline \multirow[t]{7}{*}{\(\alpha \mid=\beta\)} & OR & \(\alpha, \beta\) & \multirow[t]{7}{*}{P. 99} \\
\hline & BC & ? L 1 & \\
\hline & BF & \(\beta\), ? L 2 & \\
\hline & SET1 & CY & \\
\hline & BR & ? L3 & \\
\hline & \multicolumn{2}{|l|}{} & \\
\hline & \[
{ }_{\text {?L3: }}{ }^{\text {CLR1 }}
\] & CY & \\
\hline \multirow[t]{10}{*}{\(\alpha \mid=\beta(\gamma)\)} & MOV & \(\gamma, \alpha\) & \multirow[t]{10}{*}{P. 100} \\
\hline & OR & \(\gamma, \beta\) & \\
\hline & MOV & \(\alpha, \gamma\) & \\
\hline & BT & \(\alpha\), ? L1 & \\
\hline & BF & \(\beta\), ?L2 & \\
\hline & \multicolumn{2}{|l|}{? L1:} & \\
\hline & SET1 & \(\alpha\) & \\
\hline & BR & ? L 3 & \\
\hline & \multicolumn{2}{|l|}{} & \\
\hline & & \(\alpha\) & \\
\hline \multirow[t]{11}{*}{\(\alpha^{\wedge}=\beta\)} & XOR & \(\alpha, \beta\) & \multirow[t]{11}{*}{P. 103} \\
\hline & BNC & ? L 1 & \\
\hline & BF & \(\beta\), ? L 2 & \\
\hline & \multicolumn{2}{|l|}{?L1:} & \\
\hline & BC & ? L 3 & \\
\hline & BF & \(\beta\), ? L 3 & \\
\hline & \multicolumn{2}{|l|}{? 22 :} & \\
\hline & SET1 & CY & \\
\hline & BR & ? L 4 & \\
\hline & \multicolumn{2}{|l|}{? \(23:\)} & \\
\hline & \[
\text { ?L4: }{ }^{\text {CLR1 }}
\] & CY & \\
\hline \multirow[t]{14}{*}{\(\alpha^{\wedge}=\beta(\gamma)\)} & MOV & \(\gamma, \alpha\) & \multirow[t]{14}{*}{P. 104} \\
\hline & XOR & \(\gamma, \beta\) & \\
\hline & MOV & \(\alpha, \gamma\) & \\
\hline & BF & \(\alpha\), ? L 1 & \\
\hline & BF & \(\beta\), ? L2 & \\
\hline & \multicolumn{2}{|l|}{? \(\mathrm{L} 1:\)} & \\
\hline & BT & \(\alpha\), ? L 3 & \\
\hline & BF & \(\beta\), ? L3 & \\
\hline & \multicolumn{2}{|l|}{? L 2 :} & \\
\hline & SET1 & \(\alpha\) & \\
\hline & BR & ?L4 & \\
\hline & \multicolumn{2}{|l|}{? \(23:\)} & \\
\hline & CLR1 & \(\alpha\) & \\
\hline & ? 24 : & & \\
\hline
\end{tabular}

Table B-4. Expressions (4/4)
\begin{tabular}{|c|c|c|c|}
\hline Expression & \multicolumn{2}{|r|}{Generated instruction} & \begin{tabular}{l} 
Page \\
\hline P. 107
\end{tabular} \\
\hline \(\alpha \gg=\beta\) & \begin{tabular}{l}
ROR \\
AND
\end{tabular} & \begin{tabular}{l}
A, 1 \\
A, \#OFFH SHR \(\beta\)
\end{tabular} & P. 107 \\
\hline \(\alpha \gg=\beta(\gamma)\) & \begin{tabular}{l}
MOV \\
ROR \\
AND \\
MOV
\end{tabular} & \begin{tabular}{l}
A, \(\alpha\) \\
A, 1 \\
A, \#OFFH SHR \(\beta\) \\
\(\alpha\), A
\end{tabular} & \\
\hline \(\alpha \ll=\beta\) & \begin{tabular}{l}
ROL \\
AND
\end{tabular} & \begin{tabular}{l}
A, 1 \\
A, \#LOW (OFFH SHR \(\beta\) )
\end{tabular} & P. 109 \\
\hline \(\alpha \ll=\beta(\gamma)\) & \begin{tabular}{l}
MOV \\
ROL \\
AND \\
MOV
\end{tabular} & \begin{tabular}{l}
A, \(\alpha\) \\
A, 1 \\
A, \#LOW (OFFH SHL \(\beta\) ) \\
\(\alpha\), A
\end{tabular} & \\
\hline \multirow[t]{2}{*}{\({ }^{++}\)} & INC & \(\alpha\) & P. 111 \\
\hline & INCW & \(\alpha\) & \\
\hline \multirow[t]{2}{*}{\(\alpha--\)} & DEC & \(\alpha\) & P. 113 \\
\hline & DECW & \(\alpha\) & \\
\hline \multirow[t]{2}{*}{\(\alpha<->\beta\)} & XCH & \(\alpha, \beta\) & \multirow[t]{4}{*}{P. 115} \\
\hline & XCHW & \(\alpha, \beta\) & \\
\hline \multirow[t]{2}{*}{\(\alpha<->\beta(\gamma)\)} & \begin{tabular}{l}
MOV \\
XCH \\
MOV
\end{tabular} & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \alpha, \gamma
\end{aligned}
\] & \\
\hline & \begin{tabular}{l}
MOVW \\
XCHW \\
MOVW
\end{tabular} & \[
\begin{aligned}
& \gamma, \alpha \\
& \gamma, \beta \\
& \alpha, \gamma
\end{aligned}
\] & \\
\hline \(\alpha=1\) & SET1 & \(\alpha 1\) & P. 118 \\
\hline \(\alpha=1\) (CY) & \[
\begin{aligned}
& \text { SET1 } \\
& \text { SET1 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{CY} \\
& \alpha 1
\end{aligned}
\] & \\
\hline \(\alpha=0\) & CLR1 & \(\alpha 1\) & P. 121 \\
\hline \(\alpha=0\) (CY) & \[
\begin{aligned}
& \text { CLR1 } \\
& \text { CLR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{CY} \\
& \alpha 1
\end{aligned}
\] & \\
\hline
\end{tabular}

\section*{APPENDIX C MAXIMUM PERFORMANCE}

Table C-1. Maximum Performance of Structured Assembler
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \multicolumn{1}{c|}{ Maximum value } \\
\hline Line length (not including LF or CR) & 218 characters \\
\hline Number of symbols registered in \#define directive (excluding reserved words) & 512 symbols \\
\hline Nesting levels in control statement & 31 levels \\
\hline Nesting levels in \#ifdef directive & 8 levels \\
\hline \#defcallt directives & 32 \\
\hline Nesting of \#include directives & Not supported \\
\hline Number of redefinitions by \#define directive & 31 times \\
\hline Number of operands assigned in a series & \(33^{\text {Note } 1}\) \\
\hline Logical operator operands & \(17^{\text {Note 2 }}\) \\
\hline Number of symbols defined by -D option & 30 \\
\hline
\end{tabular}

Notes 1. The maximum value is expressed as follows.
S1=S2= ... S32=S33
Up to 33 symbols, including 32 equal signs (=), can be inserted.
2. The maximum value is expressed as follows.
expression \(1 \$ \$\) expression \(2 \& \& \cdots\) \&\&expression 16\&\&expression 17
Up to 17 expressions and 16 " \(\& \&\) " (or "||") signs can be inserted.
[MEMO]

\section*{Facsimile Message}

From:
\begin{tabular}{ll}
\hline Name \\
\hline Company & \\
\hline Tel. & FAX
\end{tabular}

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Address

\section*{Thank you for your kind support.}

\section*{North America}

NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

\section*{Europe}

NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274

\section*{South America}

NEC do Brasil S.A.
Fax: +55-11-6462-6829

Hong Kong, Philippines, Oceania
NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Korea
NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411
Taiwan
NEC Electronics Taiwan Ltd.
Fax: 02-2719-5951

\section*{Asian Nations except Philippines} NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

\section*{Japan}

NEC Semiconductor Technical Hotline
Fax: 044-435-9608

I would like to report the following error/make the following suggestion:
Document title: \(\qquad\)

Document number: \(\qquad\) Page number: \(\qquad\)
\(\qquad\)
\(\qquad\)

If possible, please fax the referenced page or drawing.
\begin{tabular}{|lcccc|}
\hline Document Rating & Excellent & Good & Acceptable & Poor \\
\hline Clarity & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Technical Accuracy & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Organization & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
\hline
\end{tabular}```

