Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



4501 Group

User's Manual RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

REVISION HISTORY

4501 Group User's Manual

Rev.	Date		Description
		Page	Summary
1.00	Nov 29, 2002	-	First edition issued
	Aug 27, 2004		
		1-5 1-50 1-50 1-104 1-105 2-32 3-30 3-41	 Package name revised. Timer 1 and timer 2 count start timing and count time when operation starts added. Timer 1 and timer 2 count start timing and count time when operation starts added. Package name revised. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. Package name revised. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. (6) Timer 1 and timer 2 count start timing and count time when operation starts added.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

• CHAPTER 1 HARDWARE This chapter describes features of the microcomputer and operation of each peripheral function.

• CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

• CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Renesas Technology Corp." Hompage (http://www.renesas.com/en/rom).

As for the Development tools and related documents, refer to the Software and Tools (http://www.renesas.com/ en/tools) of "Renesas Technology Corp." Homepage.

Table of contents

CHAPTER 1 HARDWARE

DESCRIPTION	
FEATURES	
APPLICATION	
PIN CONFIGURATION	
BLOCK DIAGRAM	
PERFORMANCE OVERVIEW	
PIN DESCRIPTION	
MULTIFUNCTION	
PORT FUNCTION	
DEFINITION OF CLOCK AND CYCLE	1-7
CONNECTIONS OF UNUSED PINS	
PORT BLOCK DIAGRAMS	
FUNCTION BLOCK OPERATIONS	
CPU	
PROGRAM MEMOY (ROM)	1-17
DATA MEMORY (RAM)	1-18
INTERRUPT FUNCTION	1-19
EXTERNAL INTERRUPTS	-
TIMERS	
WATCHDOG TIMER	
A/D CONVERTER	
RESET FUNCTION	
VOLTAGE DROP DETECTION CIRCUIT	
RAM BACK-UP MODE	
CLOCK CONTROL	
ROM ORDERING METHOD	
LIST OF PRECAUTIONS	
CONTROL REGISTERS	
INSTRUCTIONS	-
SYMBOL	
INDEX LIST OF INSTRUCTION FUNCTION	
MACHINE INSTRUCTIONS (INDEX BY ALPHABET)	
MACHINE INSTRUCTIONS (INDEX BY TYPES)	
INSTRUCTION CODE TABLE	
BUILT-IN PROM VERSION	1-104



CHAPTER 2 APPLICATION

2.1 I/O pins	
2.1.1 I/O ports	2-2
2.1.2 Related registers	
2.1.3 Port application examples	2-9
2.1.4 Notes on use	2-10
2.2 Interrupts	2-12
2.2.1 Interrupt functions	2-12
2.2.2 Related registers	2-13
2.2.3 Interrupt application examples	2-16
2.2.4 Notes on use	2-20
2.3 Timers	2-21
2.3.1 Timer functions	2-21
2.3.2 Related registers	2-22
2.3.3 Timer application examples	2-24
2.3.4 Notes on use	2-31
2.4 A/D converter	2-33
2.4.1 Related registers	2-34
2.4.2 A/D converter application examples	
2.4.3 Notes on use	2-36
2.5 Reset	
2.5.1 Reset circuit	
2.5.2 Internal state at reset	2-39
2.5.3 Notes on use	2-40
2.6 Voltage drop detection circuit	
2.7 RAM back-up	
2.7.1 RAM back-up mode	
2.7.2 Related registers	
2.7.3 Notes on use	2-48
2.8 Oscillation circuit	-
2.8.1 Oscillation circuit	
2.8.2 Oscillation operation	
2.8.3 Notes on use	2-52

CHAPTER 3 APPENDIX

3.1 Electrical characteristics	3-2
3.1.1 Absolute maximum ratings	3-2
3.1.2 Recommended operating conditions	3-3
3.1.3 Electrical characteristics	3-5
3.1.4 A/D converter recommended operating conditions	3-6
3.1.5 Voltage drop detection circuit characteristics	3-7
3.1.6 Basic timing diagram	3-7
3.2 Typical characteristics	3-8
3.2.1 VDD-IDD characteristics	3-8
3.2.2 Frequency characteristics	3-12
3.2.3 Vol-IoL characteristics (VDD = 5 V)	3-14
3.2.4 Input threshold (VIH–VIL) characteristics (Ta = 25 °C)	3-16
3.2.5 Vdd–Rpu characteristics (Ports P0–P2, D2/C, D3/K, RESET)	3-19
3.2.6 Analog input current characteristics pins VAIN-IAIN (VDD = 5 V, high-speed mode, Ta = 25 °C)	. 3-20
3.2.7 A/D converter operation current (V_{DD} -A _{IDD}) characteristics (Ta = 25 °C)	
3.2.8 Voltage drop detection circuit characteristics	3-22
3.2.9 A/D converter typical characteristics	
3.3 List of precautions	
3.3.1 Program counter	
3.3.2 Stack registers (SKs)	
3.3.3 Notes on I/O port	
3.3.4 Notes on interrupt	
3.3.5 Notes on timer	
3.3.6 Notes on A/D conversion	
3.3.7 Notes on reset	
3.3.8 Notes on RAM back-up	
3.3.9 Notes on oscillation control	
3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU	
3.3.11 Notes on Power Source Voltage	
3.4 Notes on noise	
3.4.1 Shortest wiring length	
3.4.2 Connection of bypass capacitor across V_{SS} line and V_{DD} line	
3.4.3 wiring to analog input pins	
3.4.4 Oscillator concerns	
3.4.5 setup for I/O ports	
3.4.6 providing of watchdog timer function by software	
3.5 Package outline	3-41

List of figures

CHAPTER 1 HARDWARE

Pin configuration (top view) (4501 Group)	1-3
Block diagram (4501 Group)	
Port block diagram (1)	
Port block diagram (2)	1-10
Port block diagram (3)	1-11
Port block diagram (4)	1-12
External interrupt circuit structure	1-13
Fig. 1 AMC instruction execution example	1-14
Fig. 2 RAR instruction execution example	
Fig. 3 Registers A, B and register E	1-14
Fig. 4 TABP p instruction execution example	1-14
Fig. 5 Stack registers (SKs) structure	1-15
Fig. 6 Example of operation at subroutine call	1-15
Fig. 7 Program counter (PC) structure	1-16
Fig. 8 Data pointer (DP) structure	1-16
Fig. 9 SD instruction execution example	1-16
Fig. 10 ROM map of M34501M4/M34501E4	1-17
Fig. 11 Page 1 (addresses 0080 ₁₆ to 00FF ₁₆) structure	1-17
Fig. 12 RAM map	1-18
Fig. 13 Program example of interrupt processing	1-20
Fig. 14 Internal state when interrupt occurs	1-20
Fig. 15 Interrupt system diagram	1-20
Fig. 16 Interrupt sequence	1-22
Fig. 17 External interrupt circuit structure	
Fig. 18 External 0 interrupt program example-1	1-25
Fig. 19 External 0 interrupt program example-2	
Fig. 20 External 0 interrupt program example-3	
Fig. 21 Auto-reload function	
Fig. 22 Timers structure	
Fig. 23 Count timing diagram at CNTR input	
Fig. 24 Timer count start timing and count time when operation starts (T1, T2)	
Fig. 25 Watchdog timer function	
Fig. 26 Program example to start/stop watchdog timer	
Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer	
Fig. 28 A/D conversion circuit structure	
Fig. 29 A/D conversion timing chart	
Fig. 30 Setting registers	
Fig. 31 Comparator operation timing chart	
Fig. 32 Definition of A/D conversion accuracy	
Fig. 33 Reset release timing	
Fig. 34 RESET pin input waveform and reset operation	
Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation	
Fig. 36 Internal state at reset	
Fig. 37 Voltage drop detection circuit	
Fig. 38 Voltage drop detection circuit operation waveform example	
Fig. 39 State transition	
Fig. 40 Set source and clear source of the P flag	1-44



Fig. 41 Start condition identified example using the SNZP instruction	1-44
Fig. 42 Clock control circuit structure	1-47
Fig. 43 Switch to ceramic resonance/RC oscillation	
Fig. 44 Handling of XIN and XOUT when operating on-chip oscillator	
Fig. 45 Ceramic resonator external circuit	
Fig. 46 External RC oscillation circuit	1-48
Fig. 47 External clock input circuit	
Fig. 48 Timer count start timing and count time when operation starts (T1, T2)	1-50
Fig. 49 External 0 interrupt program example-1	1-51
Fig. 50 External 0 interrupt program example-2	1-51
Fig. 51 External 0 interrupt program example-3	1-51
Fig. 52 A/D conversion interrupt program example	
Fig. 53 Analog input external circuit example-1	
Fig. 54 Analog input external circuit example-2	
Fig. 55 Flow of writing and test of the product shipped in blank	1-104
Fig. 56 Pin configuration of built-in PROM version	1-105

CHAPTER 2 APPLICATION

Fig. 2.1.1 Key input by key scan	2-9
Fig. 2.1.2 Key scan input timing	2-9
Fig. 2.2.1 INT interrupt operation example	2-16
Fig. 2.2.2 INT interrupt setting example	
Fig. 2.2.3 Timer 1 constant period interrupt setting example	2-18
Fig. 2.2.4 Timer 2 constant period interrupt setting example	2-19
Fig. 2.3.1 Peripheral circuit example	
Fig. 2.3.2 Watchdog timer function	2-25
Fig. 2.3.3 Constant period measurement setting example	
Fig. 2.3.4 CNTR output setting example	2-27
Fig. 2.3.5 CNTR input setting example	
Fig. 2.3.6 Timer start by external input setting example (1)	2-29
Fig. 2.3.7 Timer start by external input setting example (2)	2-30
Fig. 2.3.8 Watchdog timer setting example	2-31
Fig. 2.3.9 Timer count start timing and count time when operation starts (T1, T2)	2-32
Fig. 2.4.1 A/D converter structure	2-33
Fig. 2.4.2 A/D conversion mode setting example	2-35
Fig. 2.4.3 Analog input external circuit example-1	2-36
Fig. 2.4.4 Analog input external circuit example-2	2-36
Fig. 2.4.5 A/D converter operating mode program example	2-36
Fig. 2.5.1 Structure of reset pin and its peripherals, and power-on reset operation	2-38
Fig. 2.5.2 Oscillation stabilizing time after system is released from reset	2-38
Fig. 2.5.3 Internal state at reset	
Fig. 2.6.1 Voltage drop detection circuit	2-41
Fig. 2.6.2 Voltage drop detection circuit operation waveform example	2-41
Fig. 2.7.1 Start condition identified example	
Fig. 2.8.1 Switch to ceramic resonance/RC oscillation	2-49
Fig. 2.8.2 Handling of XIN and XOUT when operating on-chip oscillator	2-49
Fig. 2.8.3 Ceramic resonator external circuit	
Fig. 2.8.4 External RC oscillation circuit	2-50
Fig. 2.8.5 Structure of clock control circuit	2-51

CHAPTER 3 APPENDIX

Fig.	3.2.1	A/D conversion characteristics data	. 3-24
Fig.	3.3.1	External 0 interrupt program example-1	. 3-28
Fig.	3.3.2	External 0 interrupt program example-2	. 3-29
Fig.	3.3.3	External 0 interrupt program example-3	. 3-29
Fig.	3.3.4	Timer count start timing and count time when operation starts (T1, T2)	. 3-30
Fig.	3.3.5	Analog input external circuit example-1	. 3-31
Fig.	3.3.6	Analog input external circuit example-2	. 3-31
Fig.	3.3.7	A/D converter operating mode program example	. 3-31
Fig.	3.4.1	Selection of packages	. 3-35
Fig.	3.4.2	Wiring for the RESET input pin	. 3-35
Fig.	3.4.3	Wiring for clock I/O pins	. 3-36
Fig.	3.4.4	Wiring for CNVss pin	. 3-36
Fig.	3.4.5	Wiring for the VPP pin of the built-in PROM version	. 3-37
Fig.	3.4.6	Bypass capacitor across the V_{SS} line and the V_{DD} line	. 3-37
Fig.	3.4.7	Analog signal line and a resistor and a capacitor	. 3-38
Fig.	3.4.8	Wiring for a large current signal line	. 3-38
Fig.	3.4.9	Wiring to a signal line where potential levels change frequently	. 3-39
Fig.	3.4.1	0 Vss pattern on the underside of an oscillator	. 3-39
Fig.	3.4.1	1 Watchdog timer by software	. 3-40



List of tables

CHAPTER 1 HARDWARE

Table Selection of system clock	
Table 1 ROM size and pages	1-17
Table 2 RAM size	
Table 3 Interrupt sources	1-19
Table 4 Interrupt request flag, interrupt enable bit and skip instruction	1-19
Table 5 Interrupt enable bit function	
Table 6 Interrupt control registers	1-21
Table 7 External interrupt activated conditions	1-23
Table 8 External interrupt control register	1-24
Table 9 Function related timers	
Table 10 Timer control registers	1-28
Table 11 A/D converter characteristics	1-33
Table 12 A/D control registers	1-34
Table 13 Change of successive comparison register AD during A/D conversion	1-35
Table 14 Port state at reset	1-39
Table 15 Functions and states retained at RAM back-up	1-42
Table 16 Return source and return condition	1-43
Table 17 Key-on wakeup control register	1-45
Table 18 Pull-up control register and interrupt control register	1-46
Table 19 Clock control register MR	1-49
Table 20 Product of built-in PROM version	1-104

CHAPTER 2 APPLICATION

Table 2.1.1	Key-on wakeup control register K0	2-5
Table 2.1.2	Pull-up control register PU0	2-5
Table 2.1.3	Key-on wakeup control register K1	2-6
Table 2.1.4	Pull-up control register PU1	2-6
Table 2.1.5	Key-on wakeup control register K2	2-7
Table 2.1.6	Pull-up control register PU2	2-7
	Timer control register W6	
	Connections of unused pins	
	Interrupt control register V1	
	Interrupt control register V2	
	Interrupt control register I1	
	Interrupt control register V1	
	Timer control register W1	
	Timer control register W2	
Table 2.3.4	Timer control register W6	2-23
Table 2.3.5	Recommended operating condition of pulse width input to CNTR pin	2-32
Table 2.4.1	A/D control register Q1	2-34
Table 2.4.2	Recommended operating conditions (when using A/D converter)	2-37
Table 2.7.1	Functions and states retained at RAM back-up mode	2-42
Table 2.7.2	Return source and return condition	2-43
	Start condition identification	
	Key-on wakeup control register K0	
Table 2.7.5	Key-on wakeup control register K1	2-44
Table 2.7.6	Key-on wakeup control register K2	2-45



Table 2.7.7 Pull-up control register PU0	2-45
Table 2.7.8 Pull-up control register PU1	
Table 2.7.9 Pull-up control register PU2	2-46
Table 2.7.10 Interrupt control register I1	2-47
Table 2.8.1 Maximum value of oscillation frequency and supply voltage	2-50

CHAPTER 3 APPENDIX

Table 3.1.1 Absolute maximum ratings	
Table 3.1.2 Recommended operating conditions 1	3-3
Table 3.1.3 Recommended operating conditions 2	
Table 3.1.4 Electrical characteristics	
Table 3.1.5 A/D converter recommended operating conditions	
Table 3.1.6 A/D converter characteristics	3-6
Table 3.1.7 Voltage drop detection circuit characteristics	3-7
Table 3.3.1 Connections of unused pins	3-27
Table 3.3.2 Recommended operating condition of pulse width input to CNTR pin	3-30
Table 3.3.3 Recommended operating conditions (when using A/D converter)	



CHAPTER 1

HARDWARE

DESCRIPTION FEATURES APPLICATION PIN CONFIGURATION BLOCK DIAGRAM PERFORMANCE OVERVIEW PIN DESCRIPTION FUNCTION BLOCK OPERATIONS ROM ORDERING METHOD LIST OF PRECAUTIONS CONTROL REGISTERS INSTRUCTIONS BUILT-IN PROM VERSION

DESCRIPTION/FEATURES/APPLICATION

DESCRIPTION

The 4501 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A/D converter.

The various microcomputers in the 4501 Group include variations of the built-in memory size as shown in the table below.

FEATURES

- Minimum instruction execution time0.68 μs (at 4.4 MHz oscillation frequency, in high-speed mode)
- Supply voltage 2.7 to 5.5 V (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)

Timers

Timer 1 8-bit timer with a reload register
Timer 2 8-bit timer with a reload register
Interrupt 4 sources
•Key-on wakeup function pins 12
Input/Output port14
●A/D converter 10-bit successive comparison method
Watchdog timer
Clock generating circuit (ceramic resonator/RC oscillation)
●LED drive directly enabled (port D)
Power-on reset circuit

• Voltage drop detection circuit VRST: Typ. 3.5 V

(Ta = 25 °C)

APPLICATION


Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34501M2-XXXFP	2048 words	128 words	PRSP0020DA-A	Mask ROM
M34501M4-XXXFP	4096 words	256 words	PRSP0020DA-A	Mask ROM
M34501E4FP (Note)	4096 words	256 words	PRSP0020DA-A	One Time PROM

Note: Shipped in blank.




PIN CONFIGURATION





BLOCK DIAGRAM





PERFORMANCE OVERVIEW

PERFORMANCE OVERVIEW

	Parameter		Function		
Number of ba	sic instruct	ions	111		
Minimum instr	uction exe	cution time	0.68 μ s (at 4.4 MHz oscillation frequency, in high-speed mode)		
Memory sizes	ROM	M34501M2	2048 words X 10 bits		
		M34501M4/E4	4096 words X 10 bits		
	RAM	M34501M2	128 words X 4 bits		
		M34501M4/E4	256 words X 4 bits		
Input/Output ports	D0-D3	I/O	Four independent I/O ports. Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both func- tions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.		
	P00-P03	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.		
	P10–P13	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.		
	P20, P21	I/O	2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively.		
	С	I/O	1-bit I/O; Port C is also used as port D2.		
	к	I/O	1-bit I/O; Port K is also used as port D3.		
	CNTR	Timer I/O	1-bit I/O; CNTR pin is also used as port P12.		
	INT	Interrupt input	1-bit input; INT pin is also used as port P13.		
	AIN0, AIN1	Analog input	Two independent I/O ports. AIN0-AIN1 is also used as ports P20, P21, respectively.		
Timers	Timer 1		8-bit programmable timer with a reload register.		
	Timer 2		8-bit programmable timer with a reload register and has a event counter.		
A/D converter			10-bit wide, This is equipped with an 8-bit comparator function.		
	Analog in	put	2 channel (AIN0 pin, AIN1 pin)		
Interrupt	Sources		4 (one for external, two for timer, one for A/D)		
	Nesting		1 level		
Subroutine ne	esting		8 levels		
Device struct	ure		CMOS silicon gate		
Package			20-pin plastic molded SOP (PRSP0020DA-A)		
Operating temperature range		ange	-20 °C to 85 °C		
Supply voltage			2.7 to 5.5 V (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)		
Power dissipation	Active mo		1.7 mA (Ta=25°C, VDD = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output tran- sistors in the cut-off state)		
(typical value)	RAM bacl	k-up mode	0.1 μ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state)		



PIN DESCRIPTION

Pin	Name	Input/Output	Function
Vdd	Power supply		Connected to a plus power supply.
Vss	Ground	—	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
Xin	System clock input	Input	I/O pins of the system clock generating circuit. When using a ceramic resonator, connect
Хоит	System clock output	Output	it between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0-D3	I/O port D	I/O	Each pin of port D has an independent 1-bit wide I/O function. Each pin has an out- put latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.
P00-P03	I/O	I/O	Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10–P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.
P20, P21	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively.
Port C	I/O port C	I/O	1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D ₂ .
Port K	I/O port K	I/O	1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D ₃ .
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 2 event counter, and to out- put the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port P12.
INT	Interrupt input	Input	INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13.
AIN0-AIN1	Analog input	Input	A/D converter analog input pins. AIN0 and AIN1 are also used as ports P20 and P21, respectively.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D2	С	С	D2	P20	AINO	AINO	P20
D3	К	К	D3	P21	AIN1	AIN1	P21
P12	CNTR	CNTR	P12				
P13	INT	INT	P13				

Notes 1: Pins except above have just single function. 2: The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.

3: The input of P12 can be used even when CNTR (output) is selected.

4: The input/output of P20, P21 can be used even when AIN0, AIN1 are selected.



DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- External ceramic resonator
- External RC oscillation
- Clock (f(XIN)) by the external clock
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator.
- System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bits 2 and 3 of the clock control register MR.

Table Selection of system clock

Regist	er MR	System clock	Operation mode
MR3	MR2	(Note 1)	
0	0	f(XIN) or f(RING)	High-speed mode
0	1	f(XIN)/2 or f(RING)/2	Middle-speed mode
1	0	f(XIN)/4 or f(RING)/4	Low-speed mode
1	1	f(XIN)/8 or f(RING)/8	Default mode

- Notes 1: The on-chip oscillator clock is f(RING), the clock by the ceramic resonator, RC oscillation or external clock is f(XIN).
 - **2:** The default mode is selected after system is released from reset and is returned from RAM back-up.

PORT FUNCTION

I/O Control Control Input Port Pin Output structure Remark Output instructions registers unit Port D I/O D0, D1 N-channel open-drain SD, RD 1 SZD, CLD SCP, RCP Built-in programmable pull-up D₂/C (4) PU2, K2 D3/K functions Key-on wakeup functions SNZCP IAK, OKA (programmable) Port P0 P00-P03 I/O N-channel open-drain 4 **OP0A** PU0, K0 Built-in programmable pull-up IAP0 functions (4) Key-on wakeup functions (programmable) Port P1 P10. P11 I/O OP1A PU1, K1 Built-in programmable pull-up N-channel open-drain 4 P12/CNTR. (4) IAP1 W6, 11 functions P13/INT Key-on wakeup functions (programmable) Port P2 P20/AIN0 I/O 2 OP2A PU2, K2 Built-in programmable pull-up N-channel open-drain P21/AIN1 (2) IAP2 Q1 functions Key-on wakeup functions (programmable)

Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.



CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
Xin	Connect to Vss.	System operates by the on-chip oscillator. (Note 1)
Хоит	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the on-chip oscillator. (Note 1)
D0, D1	Open. (Output latch is set to "1.")	
	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D ₂ /C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D3/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P00–P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P13/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled.
		(Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.

4: When selecting the key-on wakeup function, select also the pull-up function.


5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")

(Note when connecting to Vss)


• Connect the unused pins to VSS using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS




Port block diagram (1)






Port block diagram (3)



Port block diagram (4)





External interrupt circuit structure



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Program	Program counter (PC)				
Executing BM instruction	Executing F instruction				
	SK0	(SP) = 0			
	SK1	(SP) = 1			
	SK2	(SP) = 2			
	SK3	(SP) = 3			
	SK4	(SP) = 4			
	SK5	(SP) = 5			
	SK6	(SP) = 6			
	SK7	(SP) = 7			
Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.					






Fig. 6 Example of operation at subroutine call



(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example



PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34501M4.

Table 1	ROM	size	and	pages
---------	-----	------	-----	-------

Part number	ROM (PROM) size (X 10 bits)	Pages
M34501M2	2048 words	16 (0 to 15)
M34501M4	4096 words	32 (0 to 31)
M34501E4	4096 words	32 (0 to 31)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.




Fig. 10 ROM map of M34501M4/M34501E4




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.


Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size	
Part number	RAM size
M34501M2	128 words X 4 bits (512 bits)
M34501M4	256 words X 4 bits (1024 bits)

256 words X 4 bits (1024 bits)



M34501E4

Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

• an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Table 5 III						
Priority level	Interrupt name	Activated condition	Interrupt address			
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1			
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1			
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1			
4	A/D interrupt	Completion of A/D conversion	Address C in page 1			

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit	
External 0 interrupt	EXF0	SNZ0	V10	
Timer 1 interrupt	T1F	SNZT1	V12	
Timer 2 interrupt	T2F	SNZT2	V13	
A/D interrupt	ADF	SNZAD	V22	

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction	
1	Enabled	Invalid	
0	Disabled	Valid	



FUNCTION BLOCK OPERATIONS

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
- An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to
- "O."
- Data pointer, carry flag, skip flag, registers A and B The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing






Fig. 14 Internal state when interrupt occurs





(6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Table 6 Interrupt control registers

Interrupt control register V2

The A/D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

	Interrupt control register V1	at	reset : 00002	at RAM back-up : 00002	R/W
V13 Tin	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)		
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)		2)
V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)			
	Timer Timerrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2	2)
V11 No	Not used	0	This hit has no fun	ction, but read/write is enabled.	
		1			
V10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W
V23	Not used	0	This bit has no function, but read/write is enabled.		
		1	This bit has no function, but read/while is enabled.		
V22	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)		
N/0.	Not used	0	This bit has no function, but read/write is enabled.		
V21		1			
V20	Not used	0	This bit has no function, but read/write is enabled.		
		1			

Notes 1: "R" represents read enabled, and "W" represents write enabled.


2: These instructions are equivalent to the NOP instrucion.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).



HARDWARE



rig. to interrupt sequence

EXTERNAL INTERRUPTS

The 4501 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	INT	When the next waveform is input to INT pin	l1 1
		 Falling waveform ("H"→"L") 	112
		 Rising waveform ("L"→"H") 	
		 Both rising and falling waveforms 	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- \odot Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- $\ensuremath{\mathbb{S}}$ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid wave-form is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.



(2) External interrupt control registers

Interrupt control register I1

Register 11 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W
113	INT pip input control bit (Noto 2)	0	INT pin input disab	led	
113	INT pin input control bit (Note 2)		INT pin input enabled		
		0	Falling waveform ("L" level of INT pin is recognized wi	th the SNZI0
112	Interrupt valid waveform for INT pin/	0	instruction)/"L" level		
112	return level selection bit (Note 2)	4	Rising waveform ("H" level of INT pin is recognized with the SNZI0		
			instruction)/"H" leve	el	
I1 1	INT his adapt detection circuit control bit	0	One-sided edge de	etected	
111	I11 INT pin edge detection circuit control bit		Both edges detected	ed	
110	INT pin 0 Disabled				
110	10 timer 1 control enable bit 1 Enabled				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.



(3) Notes on interrupts

1 Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18[®]).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18).

:			
LA	4	; (XXX02)	
TV1A		; The SNZ0 instruction is valid	1
LA	8	; (1XXX2)	
TI1A		; Control of INT pin input is changed	
NOP			2
SNZ0		; The SNZ0 instruction is executed (EXF0 flag cleared)	
NOP			3
:			
x :	these b	bits are not used here.	

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19⁽¹⁾).

:	
LA 0	; (00 XX 2)
TI1A	; Input of INT disabled
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	e bits are not used here.

Fig. 19 External 0 interrupt program example-2

3 Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20^①) and then, change the bit 2 of register I1 is changed. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20^②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20^③).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	12	; (X1XX2)
TI1A		; Interrupt valid waveform is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		3
:		
X :	these I	bits are not used here.

Fig. 20 External 0 interrupt program example-3



TIMERS

- The 4501 Group has the following timers.
- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4501 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- (Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Table 9 Function related timers

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register. Each function is described below.

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	Frequency divider	 Instruction clock 	4, 16	 Timer 1 and 2 count sources 	W1
Timer 1	8-bit programmable	• Prescaler output (ORCLK)	1 to 256	Timer 2 count source	W1
	binary down counter			CNTR output	W2
	(link to INT input)			Timer 1 interrupt	W6
Timer 2	8-bit programmable	Timer 1 underflow	1 to 256	CNTR output	W2
	binary down counter	Prescaler output (ORCLK)CNTR input		Timer 2 interrupt	W6
		System clock			
16-bit timer	16-bit fixed dividing	 Instruction clock 	65536	 Watchdog timer 	
	frequency binary down counter			(The 16th bit is counted twice)	



FUNCTION BLOCK OPERATIONS




Fig. 22 Timers structure



Table 10 Timer control registers

Timer control register W1			at reset : 00002		at RAM back-up : 00002	R/W
W13	Prescaler control bit	()	Stop (state initializ	ed)	
VV 13	Prescaler control bit	1	I	Operating		
W12	Prescaler dividing ratio selection bit	()	Instruction clock di	vided by 4	
VVIZ		1	I	Instruction clock di	vided by 16	
W11	Timer 1 control bit	()	Stop (state retaine	d)	
VVII		1	I	Operating		
W10	Timer 1 count start synchronous circuit)	Count start synchronous circuit not selected		
VV 10	control bit	1	1 Count start synchronous circuit selected			
Timer control register W2			at	reset : 00002	at RAM back-up : state retained	R/W
			0	Stop (state retaine		
W23	3 Timer 2 control bit		1 Operating		(4)	
14/06	Timer 1 count auto-stop circuit selection			Count auto-stop circuit not selected		
W22	bit (Note 2)		1	Count auto-stop circuit selected		
			W21W20		Count source	
W21		0 0 Timer 1 u		Timer 1 underflow	Timer 1 underflow signal	
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)	
W20		1	0	CNTR input		
		1	1	System clock		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W
W63	W63 Not used		This hit has no fun	ction, but read/write is enabled.	
				clion, but read/write is enabled.	
W62	W62 Not used		 This bit has no function, but read/write is enabled. 		
1102					
W61	CNTR output selection bit	0	Timer 1 underflow	signal divided by 2 output	
**01			Timer 2 underflow signal divided by 2 output		
W60	Weg Discourse function colorition bit		P12(I/O)/CNTR input (Note 3)		
W60 P12/CNTR function selection bit		1	P12 (input)/CNTR i	input/output (Note 3)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronization circuit is selected.

3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

(1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W6

Register W6 controls the P12/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock. Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."



(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

① set data in timer 1, and

 $\ensuremath{\textcircled{}^\circ}$ set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

set data in timer 2,

② select the count source with the bits 0 and 1 of register W2, and
 ③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H" \rightarrow "L" or "L" \rightarrow "H") of INT pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register I1 as follows;

• I11 = "0": Synchronized with one-sided edge (falling or rising)

• I11 = "1": Synchronized with both edges (both falling and rising)

When register I11="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;

- I12 = "0": Falling waveform
- I12 = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected (register W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(8) Timer input/output pin (P12/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P12/CNTR pin function can be selected by bit 0 of register W6. The CNTR output signal can be selected by bit 1 of register W6. When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

(9) Precautions

Note the following for the use of timers.

Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

Count source

Stop timer 1 or 2 counting to change its count source.

- Reading the count value Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.
- Writing to the timer
 - Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.
- Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.




Fig. 23 Count timing diagram at CNTR input

• Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 24 Timer count start timing and count time when operation starts (T1, T2)



WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overrightarrow{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.





When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 26).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.


When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 27)

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

WRST	; WDF1 flag cleared
DI DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared

Fig. 26 Program example to start/stop watchdog time	Fig. 26 Program	example to	start/stop	watchdog	timer
---	-----------------	------------	------------	----------	-------

:	
WRST	; WDF1 flag cleared
NOP	
DI	; Interrupt disabled
EPOF	; POF instruction enabled
POF	
\downarrow	
Oscillation	stop (RAM back-up mode)
:	





A/D CONVERTER

The 4501 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

TUDIC IT A/D CONVERT	
Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB
	Differential non-linearity error: ±0.9LSB
Conversion speed	46.5 μ s (High-speed mode at 4.0 MHz oscillation frequency)
Analog input pin	2




Fig. 28 A/D conversion circuit structure

RENESAS

Table 12 A/D control registers

	A/D control register Q1		at reset : 00002		at RAM back-up : state retained R/V	N
Q13	Q13 A/D operation mode selection bit		0 A/D conversion mode			
QIS	A/D operation mode selection bit	1		Comparator mode		
Q12	Not used	0		This bit has no function, but read/write is enabled.		
Q12	Not used	1				
		Q11	Q10		Selected pins	
Q11	A set of the set of the set of the left of	0	0	Aino		
	Analog input pin selection bits	0	1	Ain1		
Q10		1	0	Not available		
		1	1	Not available		

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(2) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$Vref = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(3) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(4) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(5) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- 0 When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4501 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (46.5 μ s when f(XIN) = 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 29).

FUNCTION BLOCK OP	ERATIONS
-------------------	----------

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 2
2nd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
3rd comparison	*1 *2 1 0 0 $\frac{V_{DD}}{2}$ \pm $\frac{V_{DD}}{4}$ \pm
After 10th comparison	A/D conversion result
completes	*1 *2 *3 *8 *9 *A 2 ± ± ± 1024

Table 13 Change of successive comparison register AD during A/D conversion

*3: 3rd comparison result *9: 9th comparison result *8: 8th comparison result

*A: 10th comparison result

(7) A/D conversion timing chart

Figure 29 shows the A/D conversion timing chart.




Fig. 29 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P21/AIN1 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

- ① Select the AIN1 pin function and A/D conversion mode with the register Q1 (refer to Figure 30).
- $\ensuremath{\textcircled{@}}$ Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- (5) Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- © Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- \bigcirc Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- ® Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 30 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6 μ s at f(XIN) = 4.0 MHz in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for port P2 function:

· Selection of analog input pins

Even when P20/AIN0, P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

(14) Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 31 Comparator operation timing chart



(15) Definition of A/D converter accuracy

- The A/D conversion accuracy is defined below (refer to Figure 32).
- Relative accuracy
 - ① Zero transition voltage (VoT)
 - This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."
 - 2 Full-scale transition voltage (VFST)
 - This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."
 - 3 Linearity error
 - This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.
 - ④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

- Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)
- 1LSB at relative accuracy $\rightarrow \frac{VFST-V0T}{1022}$ (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 32 Definition of A/D conversion accuracy

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.





Fig. 33 Reset release timing







(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising

time exceeds 100 μ s, connect a capacitor between the <u>RESET</u> pin and Vss at the shortest distance, and input "L" level to <u>RESET</u> pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation

Table 14 Port state at reset

Name	Function	State
D0, D1	D0, D1	High-impedance (Note 1)
D2/C, D3/K	D2, D3	High-impedance (Notes 1, 2)
P00, P01, P02, P03	P00-P03	High-impedance (Notes 1, 2)
P10, P11, P12/CNTR, P13/INT	P10-P13	High-impedance (Notes 1, 2)
P20/AIN0, P21/AIN1	P20, P21	High-impedance (Notes 1, 2)

Notes 1: Output latch is set to "1."

2: Pull-up transistor is turned OFF.



(2) Internal state at reset

Figure 36 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 36 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	
Power down flag (P)	
• External 0 interrupt request flag (EXF0)	0
Interrupt control register V1	
Interrupt control register V2	0000 (Interrupt disabled)
Interrupt control register I1	
• Timer 1 interrupt request flag (T1F)	0
Timer 2 interrupt request flag (T2F)	0
Watchdog timer flags (WDF1, WDF2)	0
Watchdog timer enable flag (WEF)	1
Timer control register W1	
Timer control register W2	
Timer control register W6	0000
Clock control register MR	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	0000
Pull-up control register PU2	
A/D conversion completion flag (ADF)	0
A/D control register Q1	
Carry flag (CY)	0
Register A	00000
Register B	
Register D	X X X
Register E	X X X X X X X X X
Register X	
Register Y	
Register Z	
Stack pointer (SP)	111
Oscillation clock C	on-chip oscillator (operating)
Ceramic resonator circuit	Operating
RC oscillation circuit	Stop
	"X" represents undefined.

Fig. 36 Internal state at reset



VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 37 Voltage drop detection circuit




Fig. 38 Voltage drop detection circuit operation waveform example

RAM BACK-UP MODE

The 4501 Group has the RAM back-up mode.

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF or POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF or POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

In the RAM back-up mode by the POF instruction, system enters the RAM back-up mode and the voltage drop detection cicuit keeps operating.

In the RAM back-up mode by the POF2 instruction, all internal periperal functions stop.

Table 15 shows the function and states retained at RAM back-up. Figure 39 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF or POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit is detected by the voltage drop In this case, the P flag is "0."

Table 15 Functions and states retained at RAM back-up

Ever et in e	RAM b	ack-up
Function	POF	POF2
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	×	x
Contents of RAM	0	0
Port level	(Note 6)	(Note 6)
Selected oscillation circuit	0	0
Timer control register W1	×	X
Timer control registers W2, W6	0	0
Clock control register MR	X	X
Interrupt control registers V1, V2	×	X
Interrupt control register I1	0	0
Timer 1 function	×	x
Timer 2 function	(Note 3)	(Note 3)
A/D conversion function	×	X
Voltage drop detection circuit	O (Note 5)	x
A/D control register Q1	0	0
Pull-up control registers PU0 to PU2	0	0
Key-on wakeup control registers K0 to K2	0	0
External 0 interrupt request flag (EXF0)	X	×
Timer 1 interrupt request flag (T1F)	×	x
Timer 2 interrupt request flag (T2F)	(Note 3)	(Note 3)
Watchdog timer flags (WDF1)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	×	X
16-bit timer (WDT)	X (Note 4)	X (Note 4)
A/D conversion completion flag (ADF)	×	×
Interrupt enable flag (INTE)	×	x

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then execute the POF or POF2 instruction.
- 5: This function is operating in the RAM back-up mode. When the voltage drop is detected, system reset occurs.
- 6: As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained. As for the other ports, their output levels are retained at the RAM back-up.



(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 16 shows the return condition for each return source.

(5) Control registers

- Key-on wakeup control register K0 Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1 Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2 Register K2 controls the ports P2, D2/C and D3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.

- Pull-up control register PU1 Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPLI1A instruction
- Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P2, D2/C and D3/ K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.

• Interrupt control register I1


Register 11 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TA11 instruction can be used to transfer the contents of register I1 to register A.

Table 16 Return source and return condition


F	Return source	Return condition	Remarks			
Bort P1 (Note) put.			The key-on wakeup function can be selected by one port unit. Set the pousing the key-on wakeup function to "H" level before going into the RA back-up state.			
	Port P2					
ent	Ports D2/C, D3/K					
wakeup	Port P13/INT	Return by an external "H" level or	Select the return level ("L" level or "H" level) with the bit 2 of register I1 ac-			
External	(Note)	"L" level input. The return level can be selected with the bit 2 (I12) of register I1. When the return level is input, the EXF0 flag is not set.	cording to the external state before going into the RAM back-up state.			

Note: When the bit 3 (K13) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level).

It is "1", the key-on wakeup of port P13 is valid ("L" level).










Fig. 41 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register

	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained	R/W
K03	Port P03 key-on wakeup	0	Key-on wakeup not	used	
K03	control bit	1	Key-on wakeup used		
K02	Port P02 key-on wakeup	0	0 Key-on wakeup not used		
K02	control bit	1	Key-on wakeup used		
K01	Port P01 key-on wakeup		Key-on wakeup not used		
K01	control bit	1	Key-on wakeup used		
K00	Port P00 key-on wakeup	0	Key-on wakeup not used		
K00	control bit	1	Key-on wakeup used		

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W
K13	Port P13/INT key-on wakeup	0	P13 key-on wakeup	o not used/INT pin key-on wakeup used	
K13	control bit	1 P13 key-on wakeup		o used/INT pin key-on wakeup not used	
K12	Port P12/CNTR key-on wakeup	0	Key-on wakeup not	used	
	control bit		Key-on wakeup used		
K1.	Port P11 key-on wakeup	0	Key-on wakeup not used		
	K11 control bit		Key-on wakeup used		
K10	Port P10 key-on wakeup		Key-on wakeup not used		
	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W
K23	Port D3/K key-on wakeup	0	Key-on wakeup not	used	
K23	control bit	1 Key-on wakeup used		ed	
K22	Port D2/C key-on wakeup	0 Key-on wakeup not used 1 Key-on wakeup used		used	
K22	control bit			ed	
Kar	Port P21/AIN1 key-on wakeup	0 Key-on wakeup not used		used	
K 21	K21 control bit		Key-on wakeup used		
1/20	Port P20/AIN0 key-on wakeup		Key-on wakeup not used		
K20	control bit	1	Key-on wakeup used		

Note: "R" represents read enabled, and "W" represents write enabled.



Table 18 Pull-up control register and interrupt control register

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	W	
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF		
P003	control bit	1	Pull-up transistor O	N		
DUOs	Port P02 pull-up transistor	0	Pull-up transistor O	FF		
PU02	control bit	1	Pull-up transistor O	N		
PU01	Port P01 pull-up transistor	0	Pull-up transistor O	FF		
P001	control bit	1	Pull-up transistor O	N		
DUOs	Port P00 pull-up transistor	0 Pull-up transistor O		FF		
P000	PU00 control bit		Pull-up transistor ON			
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	W	
DUM	Port P13/INT pull-up transistor	0	Pull-up transistor O	DFF		
PU13	control bit	1	Pull-up transistor O	Ν		
	Port P12/CNTR pull-up transistor	0	Pull-up transistor O	FF		
PU12	control bit	1	Pull-up transistor ON			
	Port P11 pull-up transistor	0 Pull-up transistor OF		OFF		
PU11	control bit	1 Pull-up transistor C		ON		
PU10	Port P10 pull-up transistor	0	Pull-up transistor O	FF		
FU10	control bit	1	Pull-up transistor O	N		

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained	W
DUDa	Port D3/K pull-up transistor	0	Pull-up transistor O	FF	
PU23	control bit	1 Pull-up transistor C		N	
DUDa	Port D2/C pull-up transistor	0 Pull-up transistor O		FF	
PU22	control bit	1	Pull-up transistor O	N	
	Port P21/AIN1 pull-up transistor	0 Pull-up transistor OFF			
PU21 control bit		1	Pull-up transistor ON		
Port P20/AIN0 pull-up transistor		0	Pull-up transistor O	FF	
PU20	control bit	1	Pull-up transistor ON		

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W	
110	I13 INT pin input control bit (Note 2)		INT pin input disab	INT pin input disabled		
113			INT pin input enab	led		
	Interrupt valid waveform for INT pin/	0	Falling waveform ("L" level of INT pin is recognized with the SNZIO		th the SNZI0	
12			instruction)/"L" level			
112	return level selection bit (Note 2)	1	Rising waveform ("H" level of INT pin is recognized with the SNZIO			
			instruction)/"H" level			
I11	INT pin edge detection circuit control bit	0	One-sided edge de	etected		
	interprinedge detection circuit control bit	1	Both edges detected	ed		
110	INT pin	0	Disabled			
110	timer 1 control enable bit	1	Enabled			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

When the contents of 1/2 and 1/3 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.



CLOCK CONTROL

- The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- RC oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 42 shows the structure of the clock control circuit.

The 4501 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4501 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.




Fig. 42 Clock control circuit structure

(1) Selection of source oscillation (f(XIN))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 44).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 45).

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 46).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 43 Switch to ceramic resonance/RC oscillation




Fig. 44 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 45 Ceramic resonator external circuit




Fig. 46 External RC oscillation circuit

(5) External clock

When the external signal clock is used as the source oscillation (f(X|N)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 47).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.






Table 19 Clock control register MR

Clock control register MR		at reset : 11002		reset : 11002	at RAM back-up : 11002	R/W	
			MR2		System clock		
MR3	MR3	0	0	f(XIN) (high-speed r	node)		
	System clock selection bits	0	1	f(XIN)/2 (middle-spe	f(XIN)/2 (middle-speed mode)		
MR2		1	0	f(XIN)/4 (low-speed mode)			
		1	1	f(XIN)/8 (default mo	de)		
MR1	Not used	0 1 This bit h					
	Not used			This bit has no function, but read/write is enabled.			
MR0	Not used	0					
		1	1	This bit has no function, but read/write is enabled.			

Note : "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (1) Mask ROM Order Confirmation Form 1
- (2) Data to be written into mask ROM EPROM (three sets containing the identical data)
- (3) Mark Specification Form 1

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 $\mu\text{F})$ between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/VPP pin as close as possible).

②Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

5 Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

© Timer count source

Stop timer 1 or 2 counting to change its count source.

⑦ Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

Image: Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows. Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 48 Timer count start timing and count time when operation starts (T1, T2)

1 Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

¹²Multifunction

- The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when AIN0 and AIN1 are selected.

¹³Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

⁽ⁱ⁾ POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state. Note that system cannot enter the RAM back-up state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.



6P13/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 49⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 49@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 49⁽³⁾).

:	
LA 4	; (XXX 02)
TV1A	; The SNZ0 instruction is valid ${f I}$
LA 8	; (1 XXX 2)
TI1A	; Control of INT pin input is changed
NOP	
SNZ0	; The SNZ0 instruction is executed
	(EXF0 flag cleared)
NOP	3
• x:	these bits are not used here.

Fig. 49 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 50⁽¹⁾).

:		
LA	0	; (00××2)
TI1A		; Input of INT disabled①
DI		
EPOF		
POF		; RAM back-up
:		
X :	these b	bits are not used here.

Fig. 50 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 51⁽¹⁾) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 51⁽²⁾).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 51).

•						
LA	4	; (XXX 02)				
TV1A		; The SNZ0 instruction is valid ${f 1}$				
LA	12	; (X1XX2)				
TI1A		; Interrupt valid waveform is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP						
:						
X : these bits are not used here.						

Fig. 51 External 0 interrupt program example-3

¹⁶ Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in addres 0 in page 0 is recommended). The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.



External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM back-up mode (POF and POF2 instructions) cannot be used.

In the use of A/D conversion 1

Note the following when using the analog input pins also for port P2 function:

Selection of analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

1 Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following;


- Clear the bit 2 of register V2 to "0" (refer to Figure 52⁽¹⁾) to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.

•	
LA 8	; (X 0 XX 2)
TV2A	; The SNZAD instruction is valid①
LA 0	; (0 XXX 2)
TQ1A	; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode.
SNZAD	
NOP	
:	
X : the	se bits are not used here.


Fig. 52 A/D conversion interrupt program example

Notes for the use of A/D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor ($0.01 \ \mu$ F to $1 \ \mu$ F) to analog input pins (Figure 53). When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 54. In addition, test the application products sufficiently.



to an analog input pin.






Fig. 54 Analog input external circuit example-2

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W	
\/12	V13 Timer 2 interrupt enable bit		Interrupt disabled (Interrupt disabled (SNZT2 instruction is valid)		
V13			Interrupt enabled (SNZT2 instruction is invalid) (Note 2	2)	
V12	V/1a Timor 1 interrupt anable bit		Interrupt disabled (SNZT1 instruction is valid)			
V I Z	V12 Timer 1 interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2	2)	
V11	Not used	0	This bit has no function, but read/write is enabled.			
V I 1	Not used	1				
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)			
VIU		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)			

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W
1/20	V23 Not used				
V23			This bit has no function, but read/write is enabled.		
\/ <u>0</u> 0	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
V22		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)		
V21	Not used	0	- This bit has no function, but read/write is enabled.		
VZ1		1			
1/00	Not used	0	This bit has no function, but read/write is enabled.		
V20	Not used	1	This bit has no function, but read/while is enabled.		

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W
112	I13 INT pin input control bit (Note 3)		INT pin input disab	bled	
113			INT pin input enab	led	
110	Interrupt valid waveform for INT pin/		Falling waveform ("L" level of INT pin is recognized with the SNZI instruction)/"L" level		
112	return level selection bit (Note 3)	1	Rising waveform (' instruction)/"H" lev	Ή" level of INT pin is recognized wi el	th the SNZI0
111	INT his adda dataction aircuit control hit	0	One-sided edge de	etected	
111	INT pin edge detection circuit control bit	1	Both edges detected	ed	
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

	Clock control register MR		at	reset : 11002	at RAM back-up : 11002	R/W
	MR3	MRз	MR2		System clock	·
MR3		0	0	f(XIN) (high-speed n	node)	
	System clock selection bits	0	1	f(XIN)/2 (middle-speed mode)		
MR2		1	0	f(XIN)/4 (low-speed mode)		
		1	1	f(XIN)/8 (default mo	de)	
MR1	Not used	0				
IVIR 1	Not used			This bit has no function, but read/write is enabled.		
MR0	Not used	0				
IVIR0			1	This bit has no function, but read/write is enabled.		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When the contents of 112 and 113 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.



HARDWARE

CONTROL REGISTERS

	Timer control register W1		reset : 00002	at RAM back-up : 00002	R/W	
W13	W13 Prescaler control bit		Stop (state initialize	ed)		
VV13		1	Operating			
\\//1o	W12 Prescaler dividing ratio selection bit	0	Instruction clock divided by 4			
VV 12		1	Instruction clock divided by 16			
W11	Timer 1 control bit	0	Stop (state retained)			
VVIII		1	Operating			
W10	W/10 Timer 1 count start synchronous circuit	0	Count start synchro	onous circuit not selected		
VV10	control bit	1	Count start synchro	onous circuit selected		

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W	
W23	Timer 2 control bit	()	Stop (state retaine	Stop (state retained)		
1125	WZ3 Timer 2 control bit		1	Operating			
W22	Timer 1 count auto-stop circuit selection	0		Count auto-stop circuit not selected			
1122	bit (Note 2)			Count auto-stop circuit selected			
14/0		W21	W20		Count source		
W21		0	0	Timer 1 underflow	signal		
	Timer 2 count source selection bits		1	Prescaler output (0	DRCLK)		
W20		1	0	CNTR input			
			1	System clock			

	Timer control register W6		reset : 00002	at RAM back-up : state retained	R/W		
W63	W63 Not used		This bit has no function, but read/write is enabled.				
		1					
W62	W62 Not used		This hit has no function, but read/units is enabled				
VV02	Not used	1	This bit has no function, but read/write is enabled.				
W61	CNITD output coloction hit	0	Timer 1 underflow signal divided by 2 output				
VVOI	CNTR output selection bit	1	Timer 2 underflow signal divided by 2 output				
W60	D10/CNTD function coloction bit	0	P12(I/O)/CNTR input (Note 3)				
VV00	P12/CNTR function selection bit	1	P12 (input)/CNTR input/output (Note 3)				

	A/D control register Q1		at	reset : 00002	at RAM back-up : state retained R/W	
010	Q13 A/D operation mode selection bit)	A/D conversion mod	de	
Q13			1	Comparator mode		
Q12	Not used	0		This bit has no function, but read/write is enabled.		
	Analog input pin selection bits	Q11	Q10		Selected pins	
Q11		0	0	AINO		
		0	1	AIN1		
Q10		1 0		Not available		
QIO		1	1 1 Not available			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronization circuit is selected.
 3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.



HARDWARE

CONTROL REGISTERS

	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained	R/W		
K03	Port P03 key-on wakeup	0	Key-on wakeup not	used			
KU3	control bit	1 Key-on wakeup us		ed			
K02	Port P02 key-on wakeup	0 Key-on wakeup not u		used			
K02	control bit	1	Key-on wakeup used				
KO	Port P01 key-on wakeup	0	Key-on wakeup not used				
K01	control bit	1	Key-on wakeup used				
KOa	Port P00 key-on wakeup		Key-on wakeup not used				
K00	control bit	1	Key-on wakeup used				

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W		
K10	Port P13/INT key-on wakeup	0	P13 key-on wakeup	o not used/INT pin key-on wakeup used			
K13	control bit	1	P13 key-on wakeup used/INT pin key-on wakeup not used				
K10	Port P12/CNTR key-on wakeup	0 Key-on wakeup not used		used			
K12	control bit	1	Key-on wakeup used				
144	Port P11 key-on wakeup	0	Key-on wakeup not used				
K11	control bit	1	Key-on wakeup used				
K10	Port P10 key-on wakeup		Key-on wakeup not used				
K10	control bit	1	Key-on wakeup used				

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W		
K23	Port D3/K key-on wakeup	0 Key-on wakeup not us 1 Key-on wakeup used		used			
N23	control bit			ed			
K22	Port D2/C key-on wakeup	0 Key-on wakeup not		used			
N22	control bit		Key-on wakeup used				
Kar	Port P21/AIN1 key-on wakeup	0 Key-on wakeup not used					
N21	K21 control bit		Key-on wakeup used				
K20	Port P20/AIN0 key-on wakeup	0 Key-on wakeup not		used			
1\20	control bit	1	Key-on wakeup use	d			

Note: "R" represents read enabled, and "W" represents write enabled.



HARDWARE

CONTROL REGISTERS

	Pull-up control register PU0		reset : 00002	at RAM back-up : state retained	W	
DUIDa	Port P03 pull-up transistor	0 Pull-up transistor OF		FF		
PU03	control bit	1 Pull-up transistor ON		N		
DUIDa	Port P02 pull-up transistor	0 Pull-up transistor O		FF		
PU02	control bit		Pull-up transistor ON			
	Port P01 pull-up transistor	0 Pull-up transistor OFF				
P001	Control bit		Pull-up transistor ON			
PU00	Port P00 pull-up transistor	0 Pull-up transistor OFF		FF		
P000	control bit	1	Pull-up transistor O	N		

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	W	
PU13	Port P13/INT pull-up transistor	0	Pull-up transistor O	FF		
PUI3	control bit	1 Pull-up transistor ON		Ν		
DUIA	Port P12/CNTR pull-up transistor	0 Pull-up transistor OFF		FF		
PU12	control bit	1	Pull-up transistor ON			
	Port P11 pull-up transistor	0	0 Pull-up transistor OFF			
PU11	control bit	1	Pull-up transistor ON			
DUIA	Port P10 pull-up transistor	0 Pull-up transistor OFF		FF		
PU10	control bit	1	Pull-up transistor ON			

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained	w	
PU23	Port D3/K pull-up transistor	0 Pull-up transistor OF		FF		
P023	control bit	1 Pull-up transistor ON		N		
DUOs	Port D2/C pull-up transistor	0 Pull-up transistor O		FF		
PU22	control bit	1 Pull-up transistor		N		
	Port P21/AIN1 pull-up transistor	0 Pull-up transistor OFF				
PU21	control bit	1	Pull-up transistor O	N		
	Port P20/AIN0 pull-up transistor	0	Pull-up transistor O	FF		
PU20	control bit	1	Pull-up transistor O	N		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



INSTRUCTIONS

The 4501 Group has the 111 instructions. Each instruction is described as follows;

(1) Index list of instruction function

- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	WDF1	Watchdog timer flag
В	Register B (4 bits)	WEF	Watchdog timer enable flag
DR	Register D (3 bits)	INTE	Interrupt enable flag
E	Register E (8 bits)	EXF0	External 0 interrupt request flag
Q1	A/D control register Q1 (4 bits)	Р	Power down flag
V1	Interrupt control register V1 (4 bits)	ADF	A/D conversion completion flag
V2	Interrupt control register V2 (4 bits)		
11	Interrupt control register I1 (4 bits)	D	Port D (4 bits)
W1	Timer control register W1 (4 bits)	P0	Port P0 (4 bits)
W2	Timer control register W2 (4 bits)	P1	Port P1 (4 bits)
W6	Timer control register W6 (4 bits)	P2	Port P2 (2 bits)
MR	Clock control register MR (4 bits)	С	Port C (1 bit)
K0	Key-on wakeup control register K0 (4 bits)	К	Port K (1 bit)
K1	Key-on wakeup control register K1 (4 bits)		
K2	Key-on wakeup control register K2 (4 bits)	x	Hexadecimal variable
PU0	Pull-up control register PU0 (4 bits)	У	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	z	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	р	Hexadecimal variable
Х	Register X (4 bits)	n	Hexadecimal constant
Y	Register Y (4 bits)	i	Hexadecimal constant
Z	Register Z (2 bits)	j	Hexadecimal constant
DP	Data pointer (10 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
	(It consists of registers X, Y, and Z)		(same for others)
PC	Program counter (14 bits)		
РСн	High-order 7 bits of program counter	\leftarrow	Direction of data movement
PCL	Low-order 7 bits of program counter	\leftrightarrow	Data exchange between a register and memory
SK	Stack register (14 bits X 8)	?	Decision of state shown before "?"
SP	Stack pointer (3 bits)	()	Contents of registers and memories
CY	Carry flag	_	Negate, Flag unchanged after executing instruction
R1	Timer 1 reload register	M(DP)	RAM address pointed by the data pointer
R2	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T1	Timer 1	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
Т2	Timer 2		in page p5 p4 p3 p2 p1 p0
T1F	Timer 1 interrupt request flag	С	Hex. C + Hex. number x (also same for others)
T2F	Timer 2 interrupt request flag	+	
		x	

Note : Some instructions of the 4501 Group has the skip function to unexecute the next described instruction. The 4501 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INSTRUCTIONS

Group-	Mnemonic	Function	Page		Group-	Mnemonic	Function	Page
ing	ТАВ	$(A) \leftarrow (B)$	-	ł	ing			
	IAB	$(A) \leftarrow (B)$	77, 90		L	XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	89, 90
	тва	(B) ← (A)	83, 90		RAM to register transfer		$(X) \leftarrow (X) EXOR(j)$ j = 0 to 15	
			,		r tra		$(Y) \leftarrow (Y) + 1$	
	TAY	$(A) \leftarrow (Y)$	83, 90		iste			
					reg	ТМА ј	$(M(DP)) \leftarrow (A)$	85, 90
	TYA	$(Y) \leftarrow (A)$	88, 90		A to		$(X) \leftarrow (X) EXOR(j)$	
					RAN		j = 0 to 15	
<u>ـ</u>	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	84, 90	╞				
Jsfe		(E3−E0) ← (A)				LA n	(A) ← n n = 0 to 15	68, 92
trai	TABE	(B) ← (E7–E4)	78, 90				11 = 0 10 15	
ster		(A) ← (E3–E0)	-,			TABP p	(SP) ← (SP) + 1	78, 92
Register to register transfer							$(SK(SP)) \leftarrow (PC)$	
r to	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	84, 90				$(PCH) \gets p \ (Note)$	
liste							$(PCL) \gets (DR2DR0, A3A0)$	
Reg	TAD	$(A_2 - A_0) \leftarrow (DR_2 - DR_0)$	79, 90				$(B) \leftarrow (ROM(PC))_{7-4}$	
		$(A3) \leftarrow 0$					$(A) \leftarrow (ROM(PC))_{3=0}$ $(PC) \leftarrow (SK(SP))$	
	TAZ	 (A1, A0) ← (Z1, Z0)	83, 90				$(PC) \leftarrow (SR(SP))$ $(SP) \leftarrow (SP) - 1$	
		$(A3, A2) \leftarrow 0$,					
						АМ	$(A) \leftarrow (A) + (M(DP))$	62, 92
	ТАХ	$(A) \leftarrow (X)$	83, 90					
						AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	62, 92
	TASP	$(A_2 - A_0) \leftarrow (SP_2 - SP_0)$	81, 90				$(CY) \leftarrow Carry$	
		$(A3) \leftarrow 0$			u	4 m	$(\Lambda) \leftarrow (\Lambda) + n$	62.02
	LXY x, y	$(X) \leftarrow x x = 0 \text{ to } 15$	68, 90		Arithmetic operation	An	$(A) \leftarrow (A) + n$ n = 0 to 15	62, 92
		$(Y) \leftarrow y y = 0 \text{ to } 15$,		ope			
ses					etic	AND	$(A) \leftarrow (A) AND (M(DP))$	63, 92
dres	LZ z	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	68, 90		thm			
ado					Ari	OR	$(A) \gets (A) \; OR \; (M(DP))$	70, 92
RAM addresses	INY	$(Y) \leftarrow (Y) + 1$	68, 90					
	DEY	$(Y) \leftarrow (Y) - 1$	65, 90			SC	(CY) ← 1	73, 92
		$(1) \leftarrow (1) - 1$	00, 90			RC	(CY) ← 0	71, 92
	ТАМ ј	$(A) \leftarrow (M(DP))$	80, 90				(01) <= 0	71, 52
		$(X) \leftarrow (X) EXOR(j)$				szc	(CY) = 0 ?	76, 92
er		j = 0 to 15						
ansf						СМА	$(\overline{A}) \to (A)$	65, 92
RAM to register transfer	XAM j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$	89, 90					74 00
giste		$(x) \leftarrow (x) \ge x OR(j)$ j = 0 to 15				RAR	\rightarrow CY \rightarrow A3A2A1A0	71, 92
) reć								
M tc	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$	89, 90					
RA		$(X) \leftarrow (X) EXOR(j)$						
		j = 0 to 15						
		$(Y) \leftarrow (Y) - 1$						
						<u> </u>		1

INDEX LIST OF INSTRUCTION FUNCTION

Note: p is 0 to 15 for M34501M2,

p is 0 to 31 for M34501M4/E4.



INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group-	Mnemonic	Function	Page	Group-	Mnemonic	Function	Page
ing			-	ing			0
	SB j	(Mj(DP)) ← 1 j = 0 to 3	73, 92		DI	(INTE) ← 0	66, 96
Bit operation	RB j	(Mj(DP)) ← 0 j = 0 to 3	71, 92		EI SNZ0	(INTE) ← 1 V10 = 0: (EXF0) = 1 ?	66, 96 74, 96
Bit	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	76, 92		CN710	After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP	75.00
rison ion	SEAM	(A) = (M(DP)) ?	74, 92	peration	SNZI0	I12 = 1 : (INT) = "H" ? I12 = 0 : (INT) = "L" ?	75, 96
Comparison operation	SEA n	(A) = n ? n = 0 to 15	74, 92	Interrupt operation	TAV1	(A) ← (V1)	81, 96
	Ва	(PCL) ← a6–a0	63, 94	Inte	TV1A	$(V1) \leftarrow (A)$	87, 96
ation	BL p, a	(РСн)	63, 94		TAV2	$(A) \leftarrow (V2)$	82, 96
Branch operation	1.1.2	$(PCL) \leftarrow a6-a0$, -		TV2A	$(V2) \leftarrow (A)$	87, 96
Branc	BLA p	(РСн) ← р (Note) (РСL) ← (DR2–DR0, А3–А0)	63, 94		TAI1	(A) ← (I1)	79, 96
	BM a	$(SP) \leftarrow (SP) + 1$	64, 94		TI1A	(I1) ← (A)	84, 96
	Divi a	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$	04, 04		TAW1	(A) ← (W1)	82, 96
L		$(PCL) \leftarrow a6-a0$			TW1A	$(W1) \leftarrow (A)$	87, 96
peratio	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	64, 94		TAW2	$(A) \leftarrow (W2)$	82, 96
Subroutine operation		$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow a6-a0$			TW2A	(W2) ← (A)	88, 96
Subro	BMLA p	$(SP) \leftarrow (SP) + 1$	64, 94		TAW6	(A) ← (W6)	82, 96
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$		uc	TW6A	$(W6) \leftarrow (A)$	88, 96
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$		Timer operation	TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	77, 96
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	72, 94	Timer	T1AB	(R17–R14) ← (B) (T17–T14) ← (B)	77, 96
	RT	$\begin{array}{l} (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \end{array}$	72, 94			(R13–R10) ← (A) (T13–T10) ← (A)	
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	72, 94		TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	78, 96
Retu					Т2АВ	$(R27-R24) \leftarrow (B)$ (T27-T24) $\leftarrow (B)$ $(R23-R20) \leftarrow (A)$ (T23-T20) $\leftarrow (A)$	77, 96

Note: p is 0 to 15 for M34501M2,

p is 0 to 31 for M34501M4/E4.



INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page	Group-	Mnemonic	Function	Page
iiig	TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	87, 96	ing	IAK	(A0) ← (K) (A3–A1) ← 0	67, 98
Timer operation	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0	75, 96		OKA	(K) ← (A0)	69, 98
ter ope		V12 = 1: SNZT1 = NOP			ТКОА	(K0) ← (A)	84, 98
Tin	SNZT2	After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP	76, 96	ation	TAK0	$(A) \leftarrow (K0)$	79, 98
				t oper	TK1A	(K1) ← (A)	85, 98
	IAP0	(A) ← (P0)	67, 98	Input/Output operation	TAK1	(A) ← (K1)	80, 98
	OP0A	$(P0) \leftarrow (A)$	69, 98	Input/(TK2A	(K2) ← (A)	85, 98
	IAP1	(A) ← (P1)	67, 98		TAK2	(A) ← (K2)	80, 98
	OP1A	$(P1) \gets (A)$	69, 98		TPU0A	$(PU0) \gets (A)$	86, 98
	IAP2	(A1, A0) ← (P21, P20) (A3, A2) ← 0	67, 98		TPU1A	(PU1) ← (A)	86, 98
	OP2A	(P21, P20) ← (A1, A0)	70, 98		TPU2A	$(PU2) \gets (A)$	86, 98
	CLD	(D) ← 1	64, 98		TABAD	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9–AD6)	78, 100
u	RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 3	72, 98			(A) \leftarrow (AD5–AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7–AD4)	
Input/Output operation	SD	(D(Y)) ← 1 (Y) = 0 to 3	73, 98		TALA	$(A) \leftarrow (AD3 - AD0)$ $(A3, A2) \leftarrow (AD1, AD0)$	80, 100
put/Outp	SZD	(D(Y)) = 0 ? (Y) = 0 to 3	76, 98	uo	TADAB	$(A1, A0) \leftarrow 0$ $(AD7-AD4) \leftarrow (B)$	79, 100
-	SCP	(C) ← 1	73, 98	perati		$(AD_3-AD_0) \leftarrow (A)$	
	RCP	(C) ← 0	71, 98	A/D conversion operation	TAQ1	$(A) \leftarrow (Q1)$	81, 100
	SNZCP	(C) = 1 ?	75, 98	conve	TQ1A	$(Q1) \leftarrow (A)$	86, 100
		(0) - 1 :	10,00	A/D	ADST	$(ADF) \leftarrow 0$ Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting	62, 100
					SNZAD	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP	74, 100



INDEX LIST O	OF INSTRUCTION	FUNCTION (continued)

Mnemonic	Function	Page
NOP	$(PC) \gets (PC) + 1$	69, 100
POF	RAM back-up (Voltage drop detection circuit valid)	70, 100
POF2	RAM back-up	70, 100
EPOF	POF, POF2 instructions valid	66, 100
SNZP	(P) = 1 ?	75, 100
DWDT	Stop of watchdog timer func- tion enabled	66, 100
WRST	(WDF1) = 1 ? After skipping, (WDF1) \leftarrow 0	88, 100
СМСК	Ceramic resonance circuit selected	65, 100
CRCK	RC oscillation circuit selected	65, 100
TAMR	$(A) \gets (MR)$	81, 100
TMRA	$(MR) \gets (A)$	85, 100
	NOP POF2 EPOF SNZP DWDT WRST CMCK CRCK TAMR	NOP $(PC) \leftarrow (PC) + 1$ POFRAM back-up (Voltage drop detection circuit valid)POF2RAM back-upPOF2RAM back-upEPOFPOF, POF2 instructions validSNZP $(P) = 1$?DWDTStop of watchdog timer function enabledWRST $(WDF1) = 1$?CMCKCeramic resonance circuit selectedCRCKRC oscillation circuit selectedTAMR $(A) \leftarrow (MR)$



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n	and accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 1 0 n n n n ₂ 0 6 n ₁₆	words 1	cycles 1	_	Overflow = 0
Operation: ADST (A/D Instruction code Operation:	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$ $\boxed{D9 \qquad D0}$ $1 0 1 0 0 1 1 1 1 1 $	Grouping: Description	register A, The conte changed. Skips the i overflow a: Executes t overflow a: Number of cycles 1 <u>A/D conve</u> : Clears (0) flag ADF, a conversion	value n in and stores nts of carr next instru s the resul he next ins s the resul Flag CY Flag CY - rsion opera to A/D co nod the A/D mode (Q1 on at the c	the immediate field to s a result in register A. y flag CY remains un- ction when there is no t of operation. struction when there is t of operation. Skip condition
AM (Add ac	ccumulator and Memory)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
Couc	0 0 0 0 0 0 1 0 1 0 ₂ 0 0 A ₁₆	1	1	-	-
Operation:	(A) ← (A) + (M(DP))	Grouping: Description	Stores the	contents o result in re	f M(DP) to register A. egister A. The contents ins unchanged.
AMC (Add a	accumulator, Memory and Carry)				
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 0 0 B	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	0/1	-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	Grouping: Description		contents of ster A. Stor	f M(DP) and carry flag es the result in register



AND (logica	al AND between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 2 0 1 8	words 1	cycles 1	-	_
Operation: B a (Branch Instruction code	$(A) \leftarrow (A) \text{ AND (M(DP))}$ $(A) \leftarrow (A) \text{ AND (M(DP))}$ $D_{9} \qquad D_{0} \qquad D_{0} \qquad D_{0} \qquad D_{1} \qquad B_{16} \qquad B_{1$	1 Grouping: Description	Arithmetic Takes the tents of r	AND opera egister A	- ation between the con- and the contents of e result in register A. Skip condition
Operation:	(PCL) ← a6 to a0	Grouping: Description Note:	a in the ide	hin a page ntical page e branch a	ddress within the page
BL p, a (Bra	anch Long to address a in page p)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2	Number of cycles 2	Flag CY	Skip condition
Operation:	(PCH) ← p (PCL) ← a6 to a0	Grouping: Description Note:	a in page p	t of a page b. 5 for M345	: Branches to address 01M2, and p is 0 to 31
BLA p (Bra	nch Long to address (D) + (A) in page p)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 p4 0 0 p3 p2 p1 p0 ₂ 2 p p ₁₆	Grouping:	Branch ope		
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Description	: Branch out (DR2 DR1 registers D	of a page DRo A3 A and A in p 5 for M345	: Branches to address 2 A1 A0)2 specified by age p. 01M2 and p is 0 to 31



BM a (Brar	nch and Mark to address a in page 2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a	words	cycles	- 5 -			
		1	1	-	-		
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	call opera	tion		
•	$(SK(SP)) \leftarrow (PC)$	Description	Description: Call the subroutine in page 2 : Calls t				
	(PCH) ← 2	routine at address a in page 2.					
	$(PCL) \leftarrow a6-a0$	Note:	Subroutine	extending	from page 2 to another		
			page can a	also be call	ed with the BM instruc-		
			tion when i				
					the stack because the		
			maximum I	evel of sub	proutine nesting is 8.		
BML p, a (Branch and Mark Long to address a in page p)	1	1	1			
Instruction		Number of	Number of	Flag CY	Skip condition		
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 ^C +p p 16	words	cycles				
		2	2	-	-		
	1 0 0 a6 a5 a4 a3 a2 a1 a0 2 2 a a ₁₆	On a sum in a s	Subroutine call operation				
		Grouping: Description			Calls the subroutine at		
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subjoutine at		
	(SK(SP)) ← (PC) (РСн) ← р	Note:	address a in page p. p is 0 to 15 for M34501M2 and p is 0 to 31				
	$(PCL) \leftarrow a6-a0$		for M34501				
					the stack because the		
			maximum I	evel of sub	proutine nesting is 8.		
BMLA p (E	Branch and Mark Long to address (D) + (A) in page p)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 1 1 0 0 0 0 0 0 3 0	words	cycles	Ū			
		2	2	-	-		
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p 16						
		Grouping:	Subroutine				
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine at		
	$(SK(SP)) \leftarrow (PC)$				Ro A3 A2 A1 A0)2 speci-		
	$(PCH) \leftarrow p$	Noto			d A in page p.		
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	for M34501		i01M2 and p is 0 to 31		
					the stack because the		
					proutine nesting is 8.		
	ar port D)						
CLD (CLea	• •	Number	Number		Ckin condition		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 0 0 0 1 0 0 1 1 0 0 0 1 1 1 1	1	1	_	_		
		· ·					
Operation:	$(D) \leftarrow 1$	Grouping:	Input/Outp	ut operatio	n		
		Description: Sets (1) to port D.					



CMA (CoM	plem	nent	of /	Αссι	umu	ulato	or)																
Instruction	D9								[D0				Number of	Number of	Flag CY	Skip condition						
code	0	0	0	0	0	1	1	1 0		0	0	1	C 16	words	cycles								
										2			10	1	1	-	-						
Operation:	(A) ·	$\leftarrow (\overline{A})$	<u>v</u>											Grouping:	Arithmetic	operation							
operation	(, ,	. (.,											Description			plement for register A's						
														-	contents in	register A							
CMCK (Clo		eleo	ct: c	era	Mic	res	onar	ice C						1		[]							
Instruction	D9	1							_	Do				Number of words	Number of cycles	Flag CY	Skip condition						
code	1	0	1	0	0	1	1) 1		0 2	2	9	A 16	1	1	_							
														I	I	_	-						
Operation:	Cer	amic	res	onan	ice c	ircui	t sele	cted						Grouping:	Other oper	ration							
														Description: Selects the ceramic resonance circuit and									
														stops the on-chip oscillator.									
			.+. D					ook	、 、														
CRCK (Clo Instruction	D9	eiec	<i>ι</i> . Γ		501	an		UUN		D0				Number of	Number of	Flag CY	Skip condition						
code	1	0	1	0	0	1	1	0 1			2	0	Р	words	cycles	r lag O I	Skip condition						
	_ I	0	1	0	0	I	1	0 1		1 2	2	9	B 16	1	1	_	_						
Operation:	RC	reso	nano	ce cii	rcuit	sele	cted							Grouping:	Other oper								
														Description: Selects the RC resonance circuit and stops the on-chip oscillator.									
																5 03cmator.							
DEY (DEcre	eme	nt re	egis	ter `	Y)																		
Instruction	D9								1	D0				Number of	Number of	Flag CY	Skip condition						
code	0	0	0	0	0	1	0	1 1		1	0	1	7 16	words	cycles		0.0 45						
														1	1	-	(Y) = 15						
Operation:	(Y) ·	← (Y	′) — 1	1										Grouping:	RAM addre	esses							
	、 /		· · ·											Description			contents of register Y.						
																	tion, when the contents						
															-		he next instruction is						
																	ontents of register Y is						
															not 15, the	next instru	ction is executed.						



DI (Disable	Interrupt)									
Instruction	D9 D0		Flag CY Skip condition							
code	0 0 0 0 0 0 0 1 0 0 2 0 4 16	words cycles								
		1 1								
Operation:	$(INTE) \leftarrow 0$	Grouping: Interrupt control operation								
•		Description: Clears (0) to interrupt enable flag INTE, and								
		disables the								
		Note: Interrupt is o	disabled by executing the DI in-							
		struction after executing 1 machine cy								
· · ·	sable WatchDog Timer)									
Instruction code		Number of Number of vords cycles	Flag CY Skip condition							
COUE	1 0 1 0 0 1 1 1 0 0 ₂ 2 9 C ₁₆	1 1								
Operation:	Stop of watchdog timer function enabled	Grouping: Other operat	tion							
•			vatchdog timer function by the							
		WRST instruction after executing the DWDT								
		instruction.								
EI (Enable										
Instruction		Number of Number of vords cycles	Flag CY Skip condition							
code	0 0 0 0 0 0 0 1 0 1 2 0 0 5 16									
		1 1								
Operation:	$(INTE) \leftarrow 1$	Grouping: Interrupt con	itrol operation							
-			nterrupt enable flag INTE, and							
		enables the								
			enabled by executing the EI in-							
		struction after	er executing 1 machine cycle.							
EPOF (Ena	able POF instruction)									
Instruction	D9 D0	Number of Number of	Flag CY Skip condition							
code	0 0 0 1 0 1 1 0 1 1 0 5 B te	words cycles								
	0 0 0 1 0 1 1 0 1 1 2 0 0 0 1 16	1 1								
Operation:	POF instruction, POF2 instruction valid	Grouping: Other operat	tion							
-			nmediate after POF or POF2 in-							
		struction v	alid by executing the EPOF							
		instruction.								



IAK (Input A	Accu	Imul	ator	r froi	m p	ort	K)														
Instruction	D9								Do	C				Number of	Number of	Flag CY	Skip condition				
code	1	0	0	1	1	0	1	1	1		2	6	F 16	words	cycles						
	L	I							_				10	1	1	-	-				
Operation:	(A0)) ← (K)											Grouping:	Input/Outp	ut operatio	n				
	(A3·	-A1)	← 0											Description	: Transfers	the conten	ts of port K to the bit 0				
															(Ao) of reg						
														Note:			n is executed, "0" is				
															stored to register A.	the high-o	rder 3 bits (A3–A1) of				
IAP0 (Input	Acc	เมทา	ulato	or fro		por	t P0)														
Instruction	D9		anate			001			Do)				Number of	Number of	Flag CY	Skip condition				
code	1	0	0	1	1	0	0 0	0 0	0		2	6	0 16	words	cycles	i lag e i					
	Ľ	0	U	•	-	0				2	2	0	16	1	1	-	_				
Operation:	(A)	← (F	? 0)		-									Grouping:	Input/Outp	ut operatio	n				
-														Description	Description: Transfers the input of port P0 to register A.						
IAP1 (Input	Acc	um	ulato	or fro	сm	por	t P1)							-							
Instruction code	D9	0	0	1	1	0	0 () 0	D(о П	2	6	1	Number of words	Number of cycles	Flag CY	Skip condition				
				-		-				2		-	16	1	1	-	_				
Operation:	(A)	← (F	P1)											Grouping:	Input/Outp	ut operatio	n				
														Description	: Transfers t	the input of	port P1 to register A.				
IAP2 (Input	Acc	um	ulato	or fro	ст	por	t P2)														
Instruction code	D9	0	0	1	1	0	0 () 1	D0	-	2	6	2 16	Number of words	Number of cycles	Flag CY	Skip condition				
										2		-	16	1	1	-	-				
Operation:	(A1	A0)	← (P	21, P	' 20)									Grouping:	Input/Outp	ut operatio	n				
	(A3	A2)	← 0											Description: Transfers the input of port P2 to the low-or-							
															der 2 bits (
														Note:			n is executed, "0" is				
															stored to thister A.	ne high-ord	er 2 bits (A3, A2) of reg-				



INY (INcrei	ment register Y)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
COUE	0 0 0 0 0 1 0 0 1 1 ₂ 0 1 3 ₁₆	1	1	-	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addre	esses	
		Description	: Adds 1 to t sult of addi Y is 0, the	tion, when next instru	is of register Y. As a re- the contents of register ction is skipped. When ter Y is not 0, the next d.
LA n (Load	In in Accumulator)				
Instruction code	D9 D0 0 0 0 1 1 1 n n n n 2 0 7 n 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	Continuous description
Operation:	$(A) \gets n$	Grouping:	Arithmetic	•	
	n = 0 to 15	Description	register A. When the coded and struction	LA instruct d executed is exec	the immediate field to tions are continuously d, only the first LA in- uted and other LA ntinuously are skipped.
	oad register X and Y with x and y)				
Instruction code	D9 D0 1 1 x3 x2 x1 x0 x3 x2 x4 x0 3 x y	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	Continuous description
Operation:	$(X) \leftarrow x x = 0$ to 15	Grouping:	RAM addre	esses	
	(Y) ← y y = 0 to 15	Description	register X, field to reg are contine the first L	and the va ister Y. Wh uously coo XY instruction	the immediate field to alue y in the immediate en the LXY instructions ed and executed, only ction is executed and ns coded continuously
	register Z with z)	1	1	1	
Instruction code	D9 D0 0 0 0 1 0 0 1 0 z1 z0 2 0 4 8 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 0 2. 2. 2. 2 0 1 +Z 16	1	1	-	_
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping: Description	RAM addre : Loads the register Z.		the immediate field to



NOP (No O	Pera	tior	ר)																			
Instruction	D9									D0						Number of	Number of	Flag CY	Skip condition			
code	0	0	0	0	0	0	0	0	0	0	2	0	0	0	16	words 1	cycles 1	_				
Operation:	(PC) ← ((PC)	+ 1												Grouping: Other operation Description: No operation; Adds 1 to program co						
																	value, and	others rem	ain unchanged.			
OKA (Outp	ut po	ort K	(fro	m A	CCL	ımu	lator)														
Instruction code	D9	0	0	0	0	1	1	1	1	D0		2	1	F],,	Number of words	Number of cycles	Flag CY	Skip condition			
									I		2 [_16	1	1	-	_			
Operation:	(K) -	← (A	(0)													Grouping:	Input/Outp					
																Description: Outputs the contents of bit 0 (Ao) of register A to port K.						
OP0A (Out	put p	ort	P0	fron	n Ao	ccui	mula	or)														
Instruction code	D9	0	0	0	1	0	0	0	0	D0 0		2	2	0	7	Number of words	Number of cycles	Flag CY	Skip condition			
		-				_			-		2 [_			_	_ 16	1	1	-	-			
Operation:	(P0)	← (A)													Grouping: Description	Input/Outp		n of register A to port P0.			
OP1A (Out	put p	ort	P1	fron	n Ao	ccui	nula	or)														
Instruction code	D9	0	0	0	1	0	0	0	0	D0 1		2	2	1	7	Number of words	Number of cycles	Flag CY	Skip condition			
		•	-	-			-		-		2		_		_16	1	1	-	-			
Operation:	(P1)	← (A)													Grouping:	Input/Outp					
																Description	: Outputs the	e contents	of register A to port P1.			



OR (logical OR between accumulator and memory) Instruction Description: Outputs the contents of the low-order 2 bits (A1, As) of register A to port P2. Operation: Description: Description: Number of Number of Number of Stap CY Skip condition Code Description: Arithmetic operation Test operation Operation: (A) ← (A) OR (M(DP)) Erouping: Arithmetic operation POF (Power OFf1) Description: Takes the OR operation between the contents of M(DP), and stores the result in register A. POF (Power OFf1) Description: Takes the OR operation after execution the contents of M(DP), and stores the result in register A. POF (Power OFf1) Description: Takes the OR operation after execution the result in register A. POF (Power OFf1) Description: Takes the OR operation after execution the result in register A. POP (Power OFf1) Description: Takes the OR operation after execution the result in register A. POP (Power OFf2) Description: Puts the system In RAM back-up state by executing the Instruction after execution the rescuting the Instruction after execution the rescuting the Instruction. POF2 (Power OFf2) Instruction Description: Flag CY Skip condition Poeration: RAM back-up	OP2A (Out	put p	ort	P2 f	from	Acc	cun	nulat	or)										
Code I <th>Instruction</th> <th>D9</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>D0</th> <th>_</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>Flag CY</th> <th>Skip condition</th>	Instruction	D9									D0	_						Flag CY	Skip condition
Operation: (P21, P20) ← (A1, Ac) Grouping: Instruction 09 0 0 1 0 1 1 - - 00 0 0 1 1 0 - - - 00 0 0 1 1 0 1 - - 00 0 0 1 1 0 - - - 00 0 0 1 1 - - - 00 0	code	1	0	0	0	1	0	0	0 1		0	2	2	2	2 16		-	_	
OR (logical OR between accumulator and memory) Instruction Description: Outputs the contents of the low-order 2 bits (A1, As) of register A to port P2. Operation: Description: Description: Number of Number of Number of Stap CY Skip condition Code Description: Arithmetic operation Test operation Operation: (A) ← (A) OR (M(DP)) Erouping: Arithmetic operation POF (Power OFf1) Description: Takes the OR operation between the contents of M(DP), and stores the result in register A. POF (Power OFf1) Description: Takes the OR operation after execution the contents of M(DP), and stores the result in register A. POF (Power OFf1) Description: Takes the OR operation after execution the result in register A. POF (Power OFf1) Description: Takes the OR operation after execution the result in register A. POP (Power OFf1) Description: Takes the OR operation after execution the result in register A. POP (Power OFf2) Description: Puts the system In RAM back-up state by executing the Instruction after execution the rescuting the Instruction after execution the rescuting the Instruction. POF2 (Power OFf2) Instruction Description: Flag CY Skip condition Poeration: RAM back-up																I			
OR (logical OR between accumulator and memory) instruction code D0	Operation:	(P2	1, P2	20) ←	(A1, /	A 0)										Grouping:	Input/Outp	ut operatio	n
OR (logical OR between accumulator and memory) Instruction code Do 0 0 0 1 1 0 1																Description	: Outputs th	e contents	of the low-order 2 bits
Instruction code De De De Number of vordes Number of vordes Runber of vordes Skip condition Operation: (A) ← (A) OR (M(DP)) (A) ← (A) ← (A) OR (M(DP)) (A) ←																	(A1, A0) of	register A t	o port P2.
Instruction code De De De Number of vordes Rumber of vordes Flag CY vordes Skip condition Operation: (A) ← (A) OR (M(DP)) (A) ← (A) OR (M(DP)) Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation POF (Power OFf1) Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation POF (Power OFf1) Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Instruction De 0 0 0 0 0 Image: Arithmetic operation POF (Power OFf1) Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Instruction De 0 0 0 0 Image: Arithmetic operation Image: Arithmetic operation Operation: RAM back-up However, voltage drop detection circuit valid Image: Arithmetic operation Image: Arithmetic operation POF2 (Power OFf2) Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Operation:																			
Instruction code De De De Number of vordes Number of vordes Runber of vordes Skip condition Operation: (A) ← (A) OR (M(DP)) (A) ← (A) ← (A) OR (M(DP)) (A) ←																			
Instruction code De De De Number of vordes Number of vordes Runber of vordes Skip condition Operation: (A) ← (A) OR (M(DP)) (A) ← (A) ← (A) OR (M(DP)) (A) ←																			
Instruction code De De De Number of vordes Number of vordes Runber of vordes Skip condition Operation: (A) ← (A) OR (M(DP)) (A) ← (A) ← (A) OR (M(DP)) (A) ←																			
Instruction code De De De Number of vordes Number of vordes Runber of vordes Skip condition Operation: (A) ← (A) OR (M(DP)) (A) ← (A) ← (A) OR (M(DP)) (A) ←																			
code 0 0 1 1 0 1 1 1 - - Operation: (A) (- (A) OR (M(DP)) Grouping: Arithmetic operation Description: Takes of register A and thee contents of M(DP), and stores the OR operation between the contents of M(DP), and stores the result in register A. POF (Power OFf1) Instruction D9 D0 0 0 0 0 1 1 - - Operation: RAM back-up B9 D0 0 2 0 2 1 1 1 - - - Operation: RAM back-up However, voltage drop detection circuit valid 0 2 0 2 1 1 1 -		OR	bet	wee	n ac	cum	nula	ator	and	m	emo	ory)			1		1	
Operation: (A) (- (A) OR (M(DP)) Do 1 1 1 - - Operation: (A) (- (A) OR (M(DP)) Image: Arithmetic operation Grouping: Arithmetic operation Description: Takes the OR operation between the contents of M(DP), and stores the result in register A. POF (Power OFf1) Image: Arithmetic operation Description: Takes the OR operation between the contents of M(DP), and stores the result in register A. POF (Power OFf1) Da Da Da Image: Arithmetic operation Instruction Da Da Da Image: Arithmetic operation Operation: RAM back-up However, voltage drop detection circuit valid Number of words Number of pristruction. However, the voltage drop detection circuit valid Grouping: Other operation Description: Puts the system in RAM back-up state by executing the EPOF instruction. However, the voltage drop detection circuit valid Image: Arithmetic operation Description: Image: Arithmetic operation POF2 (Power OFf2) Image: Arithmetic operation Image: Arithmetic operation Image: Arithmetic operation Code 0 0 0	Instruction	D9	1								D0	-						Flag CY	Skip condition
0peration: (A) ← (A) OR (M(DP))	code	0	0	0	0	0	1	1	o c)	1	2	0	1	9 16				
POF (Power OFf1) Description: Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A. POF (Power OFf1) Do O																1	1	-	_
POF (Power OFf1) Description: Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A. POF (Power OFf1) Do O	Operation:	(A) •	← (A) OR		P))										Groupina:	Arithmetic	operation	
POF (Power OFf1) Instruction De De O <td< td=""><td>•</td><td>()</td><td></td><td>/ -</td><td></td><td>,,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>tion between the con-</td></td<>	•	()		/ -		,,													tion between the con-
POF (Power OFf1) Instruction Do Number of vordes Vordes Flag CY Skip condition code Do O 2 Imstruction Project Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction is not executed before executing the instruction is not executed before executing the instruction is not executed before executing the instruction. POF2 (Power OFf2) Instruction Do Operation: D0 Outer operation Operation: Do																	tents of r	egister A	and the contents of
Instruction code De De Number of words Number of cycles Flag CY Skip condition Operation: RAM back-up However, voltage drop detection circuit valid De 1 1 - - Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation PUts the system in RAM back-up state by executing the POF instruction after execut- ing the EPOF instruction, this instruction is valid. POF2 (Power OFf2) De Number of words Number of vords Number of vords Flag CY vexecuting the instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) De De 0																	M(DP), and	d stores the	e result in register A.
Instruction code De De Number of words Number of cycles Flag CY Skip condition Operation: RAM back-up However, voltage drop detection circuit valid De 1 1 - - Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation PUts the system in RAM back-up state by executing the POF instruction after execut- ing the EPOF instruction, this instruction is valid. POF2 (Power OFf2) De Number of words Number of vords Number of vords Flag CY vexecuting the instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) De De 0																			
Instruction code De De Number of words Number of cycles Flag CY Skip condition Operation: RAM back-up However, voltage drop detection circuit valid De 1 1 - - Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation PUts the system in RAM back-up state by executing the POF instruction after execut- ing the EPOF instruction, this instruction is valid. POF2 (Power OFf2) De Number of words Number of vords Number of vords Flag CY vexecuting the instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) De De 0																			
Instruction code De De Number of words Number of cycles Flag CY Skip condition Operation: RAM back-up However, voltage drop detection circuit valid De 1 1 - - Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation PUts the system in RAM back-up state by executing the POF instruction after execut- ing the EPOF instruction, this instruction is valid. POF2 (Power OFf2) De Number of words Number of vords Number of vords Flag CY vexecuting the instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) De De 0																			
Instruction code De De Number of words Number of cycles Flag CY Skip condition Operation: RAM back-up However, voltage drop detection circuit valid De 1 1 - - Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation PUts the system in RAM back-up state by executing the POF instruction after execut- ing the EPOF instruction, this instruction is valid. POF2 (Power OFf2) De Number of words Number of vords Number of vords Flag CY vexecuting the instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) De De 0																			
code 0 0 0 0 1 0 2 0 2 1 <th1< th=""> <th1< th=""></th1<></th1<>	POF (Powe	er OF	-f1)													1	1	1	
Code Image: Code <thimage: code<="" th=""> <t< th=""><th></th><th>D9</th><th>1</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>D0</th><th>Г</th><th></th><th></th><th></th><th></th><th></th><th>Flag CY</th><th>Skip condition</th></t<></thimage:>		D9	1								D0	Г						Flag CY	Skip condition
Operation: RAM back-up However, voltage drop detection circuit valid Grouping: Other operation Description: Puts the system in RAM back-up state by executing the EPOF instruction. However, the voltage drop detection circuit is valid. Description: Puts the system in RAM back-up state by executing the EPOF instruction. However, the voltage drop detection circuit is valid. Note: If the EPOF instruction, this instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) D0 0	code	0	0	0	0	0	0	0) 1		0	2	0	0	2 16		-		
However, voltage drop detection circuit valid Description: Puts the system in RAM back-up state by executing the POF instruction. However, the voltage drop detection circuit is valid. However, voltage drop detection circuit valid However, the voltage drop detection circuit is valid. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) D0 Instruction D9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td></td> <td>_</td> <td>-</td>																		_	-
executing the POF instruction after executing the EPOF instruction. However, the voltage drop detection circuit is valid. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) Instruction D9 0 0 0 1 0 0 2 0 8 16 1 1 - - Operation: RAM back-up Flag CY Skip condition Skip condition D0 0	Operation:	RAN	Лba	ck-up)											Grouping:	Other oper	ration	
ing the EPOF instruction. However, the voltage drop detection circuit is valid. Note: Instruction D9 0	-	How	veve	r, volt	tage c	Irop	det	ection	circu	it ۱	valid					Description		-	
However, the voltage drop detection circuit is valid. Note: However, the voltage drop detection circuit is valid. Note: Instruction Operation: RAM back-up Grouping: Other operation Do Operation: RAM back-up Grouping: Other operation Do Operation: RAM back-up Grouping: Other operation Do: Operation: Number of Number of Number of Stip Condition Operation: Operation: PUS: Operation: Operation: Operation: PUS: Grouping: Other operation Do: Operation: PUS: Bit operation: Do: Other operation </td <td></td> <td>-</td> <td></td> <td></td>																	-		
is valid. Note: Is valid. Instruction D9 0 0 0 0 1 0 0 2 0 0 8 16 Number of vords Vordes Flag CY Skip condition Operation: RAM back-up Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF2 instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction, this instruction, this instruction is not executed before executing the System in RAM back-up state by executing the EPOF instruction. Operations of all functions are stopped.																			
executing this instruction, this instruction is equivalent to the NOP instruction. POF2 (Power OFf2) Instruction D9 D0 Number of cycles Flag CY Skip condition code 0 </td <td></td> <td>ine voltage</td> <td></td>																		ine voltage	
POF2 (Power OFf2) Instruction Code D O O O O O O O O O O O O O O O O O O																Note:	If the EPO	= instruction	n is not executed before
POF2 (Power OFf2) Instruction code D9 D0 Number of words Number of cycles Flag CY Skip condition 0 0 0 0 1 0 0 2 0 8 16 1 1 - - Operation: RAM back-up Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction, this instruction is equivalent to the NOP instruction.																	-		
Instruction code D9 D0 D0 D0 Number of words Number of cycles Flag CY Skip condition 0 0 0 0 0 1 0 0 2 0 0 8 1 1 - - Operation: RAM back-up Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction, this instruction is equivalent to the NOP instruction.																	equivalent	to the NOP	instruction.
code 0 0 0 0 1 0 0 2 0 0 8 16 words cycles 1 1 - - Operation: RAM back-up RAM back-up Image: Comparison of the system in the system of the)Ff2)												1		1	
Operation: RAM back-up Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction, this instruction is equivalent to the NOP instruction.			1									Г						Flag CY	Skip condition
Operation: RAM back-up Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction, this instruction is equivalent to the NOP instruction.	code	0	0	0	0	0	0	1	0 C)	0	2	0	0	8 16		-		
Description:Puts the system in RAM back-up state by executing the POF2 instruction after ex- ecuting the EPOF instruction. Operations of all functions are stopped.Note:If the EPOF instruction is not executed be- fore executing this instruction, this instruction is equivalent to the NOP instruc-																1		_	-
Description:Puts the system in RAM back-up state by executing the POF2 instruction after ex- ecuting the EPOF instruction. Operations of all functions are stopped.Note:If the EPOF instruction is not executed be- fore executing this instruction, this instruction is equivalent to the NOP instruc-	Operation:	RA	M ba	ck-ur)											Grouping:	Other oper	ration	
ecuting the EPOF instruction. Operations of all functions are stopped.Note:If the EPOF instruction is not executed be- fore executing this instruction, this instruction is equivalent to the NOP instruc-																Description	: Puts the s	ystem in F	RAM back-up state by
all functions are stopped.Note:If the EPOF instruction is not executed be- fore executing this instruction, this instruction is equivalent to the NOP instruc-																			
Note:If the EPOF instruction is not executed be- fore executing this instruction, this instruction is equivalent to the NOP instruc-																	-		
fore executing this instruction, this instruction is equivalent to the NOP instruc-																Noto			
instruction is equivalent to the NOP instruc-																			
																		-	
																	tion.	•	



RAR (Rotat	e Accumulator Right)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 1 1 0 1 2 0 1 D 16	words	cycles				
		1	1	0/1	_		
Operation:	\rightarrow CY \rightarrow A3A2A1A0	Grouping:	Arithmetic	operation			
operation		Description: Rotates 1 bit of the contents of register A in-					
					of carry flag CY to the		
			right.				
RB j (Reset	t Bit)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 1 0 0 1 1 j j ₂ 0 4 ^C _{+j} ₁₆	words	cycles				
		1	1	-	-		
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operatio				
operation	j = 0 to 3	Description			ts of bit j (bit specified		
		Decemption			e immediate field) of		
			M(DP).	,	· · · · · · · · · · · · · · · · · · ·		
RC (Reset	Carry flag)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
		1	1	0	-		
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmatia				
Operation.	$(C1) \leftarrow 0$		Arithmetic Clears (0)		n CY		
		Description		to ourly hay	J O I.		
RCP (Rese	t Port C)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 1 1 0 0 2 8 C 16	words	cycles				
		1	1	-	-		
Operation	$(C) \leftarrow 0$	Grouping:	Innut/Outp	ut operation			
Operation:	$(C) \leftarrow 0$	Description	Input/Outp		1		
		Description		to port C.			
		1					



Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 2 0 1 4 16	1	1	_	_
Operation:	$(D(Y)) \leftarrow 0$ However, (Y) = 0 to 3	Grouping: Description Note:	Y. Set 0 to 3 four ports (When valu	to registe Do-D3). to es except	n prt D specified by register rr Y because port D is above are set to regis- n is equivalent to the
RT (ReTurr	n from subroutine)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	2	_	-
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description	Return ope Returns fro the subrour	m subrout	ine to the routine called
RTI (ReTur	n from Interrupt)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(PC) ← (SK(SP)) (SP) ← (SP) – 1	Grouping: Description:	main routin Returns ea carry flag, the continu	om interru e. ch value o skip status ous descri register A	opt service routine to of data pointer (X, Y, Z), s, NOP mode status by option of the LA/LXY in- and register B to the rrupt.
RTS (ReTu	rn from subroutine and Skip)				
Instruction code	D9 D0 0 0 0 1 0 0 1 0 1 0 1 0 4 5 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	2	-	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description		m subrouti ine, and sl	ine to the routine called kips the next instruction

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RD (Reset port D specified by register Y)



SB j (Set B	it)																	
Instruction	D9									D0				Number of	Number of	Flag CY	Skip condition	
code	0	0	0	1	0	1	1	1	j	j 2	0	5	C +j 16	words	cycles			
														1	1	_	_	
Operation:	(Mj(l	DP))	← 0											Grouping:	Bit operatio	on		
	j = 0	to 3												Description: Sets (1) the contents of bit j (bit specified by				
															the value j	in the imm	ediate field) of M(DP).	
SC (Set Ca	rry fla	ag)												1				
Instruction	D9									D0				Number of	Number of	Flag CY	Skip condition	
code	0	0	0	0	0	0	0	1	1	1	0	0	7	words	cycles			
								-						1	1	1	-	
Operation:	(CY)	← 1												Grouping:	Arithmetic	operation		
														Description	: Sets (1) to	carry flag	CY.	
SCP (Set P	ort C	;)																
Instruction	D9									D0		-		Number of words	Number of cycles	Flag CY	Skip condition	
code	1	0	1	0	0	0	1	1	0	1	2	8	D 16	1	1	_		
														'	I			
Operation:	(C)	- 1												Grouping:	Input/Outp		n	
														Description	: Sets (1) to	port C.		
SD (Set por		spec		d by	/ re	gist	er Y)		D-				Number	Number		Ohio and dition	
Instruction code	D9	0	0	0	0	4	0	1	_	D0		4	E	Number of words	Number of cycles	Flag CY	Skip condition	
couc	0	0	0	0	0	1	0	1	0	1	0	1	5 16	1	1	_	_	
														a .				
Operation:	(D(Y													Grouping: Description:	Input/Outp		n D specified by register Y.	
	(Y) =	= 0 to) 3											Note:			r Y because port D is	
															four ports	(D0–D3).		
																	above are set to regis- n is equivalent to the	
															NOP instru			



SEA n (Ski	p Equal, Accumulator with immediate data n)				
Instruction code	D9 D0 0 0 1 0 1 0 1 0 2 5 16	Number of words	Number of cycles	Flag CY	Skip condition
		2	2	-	(A) = n
	0 0 0 1 1 1 n n n n ₂ 0 7 n ₁₆	Grouping:	Compariso	n operatio	า
Operation:	(A) = n ? n = 0 to 15	Description	: Skips the n of register / mediate fie Executes t	ext instruc A is equal t Id. he next ins gister A is r	tion when the contents to the value n in the im- struction when the con- not equal to the value n
SEAM (Ski	o Equal, Accumulator with Memory)				
Instruction code	D9 D0 D0 1 0 0 1 1 0 0 2 6	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 0 1 1 0 2 0 2 0 16	1	1	-	(A) = (M(DP))
Operation:	(A) = (M(DP)) ?	Grouping:	Compariso	n operatio	 າ
			M(DP). Executes t	he next ins egister A	al to the contents of struction when the con- is not equal to the
SNZ0 (Skip	if Non Zero condition of external 0 interrupt request	flag)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 0 0 0 2 0 3 8 16	words 1	cycles 1	_	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)	Grouping: Description:	when exter is "1." After flag. When next instruc	= 0 : Skip nal 0 inter skipping, the EXF0 ction. = 1 : This i	os the next instruction rupt request flag EXF0 clears (0) to the EXF0 flag is "0," executes the nstruction is equivalent n.
SNZAD (SP	tip if Non Zero condition of A/D conversion completi	on flag)		r	
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 1 2 8 7 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	V22 = 0: (ADF) = 1
Operation:	V22 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: SNZAD = NOP (V22 : bit 2 of the interrupt control register V2)	Grouping: Description:	when A/D is "1." After flag. When next instruc	= 0 : Skip conversion r skipping the ADF f ction.	ation by the next instruction in completion flag ADF clears (0) to the ADF lag is "0," executes the instruction is equivalent



to the NOP instruction.

SNZCP (SI	kip if	Nor	n Zer	o con	ditic	on of	Port	t C))								
Instruction	D9								Do				7	Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	1	0 0	0	1	0 0	0	1 2	2	8	9	16	1	1	-	(C) = 1
Operation:	(C) =	= 1 ?												Grouping:	Input/Outp	ut operatio)n
	(-)													Description			ction when the contents
															of port C is	s "1."	
																	struction when the con-
															tents of po	rt C is "0."	
SNZIO (Ski	•	lon	Zero	cond	itior	n of e	exter			nterr	upt i	inp	ut p	<u>, </u>		1	1
Instruction code	D9								D0		-		7	Number of words	Number of cycles	Flag CY	Skip condition
code	0	0	0	0 1	1	1	0 1	1	0 2	0	3	A	16	1	1	-	l12 = 0 : (INT) = "L"
			/ ···											Oneuminau			112 = 1 : (INT) = "H"
Operation:			• •	= "L" ?										Grouping: Description	Interrupt op		os the next instruction
			` '	= "H" ? ne inter		contra	ol regi	icto	r 11)					Description			pin is "L." Executes the
	(112		2 01 11		rupt	contro	Jiregi	3101	,								, n the level of INT pin is
															"H."		
																•	os the next instruction
																	IT pin is "H." Executes hen the level of INT pin
															is "L."		
SNZP (Skip	o if N	on Z	Zero	condi	tion	of F	'owe	r d	own	flag	I)						
Instruction	D9								D0				_	Number of	Number of	Flag CY	Skip condition
code	0	0	0	0 0	0	0	0 1	1	1 2	0	0	3	16	words 1	cycles 1		(P) = 1
														1	I	_	(F) = 1
Operation:	(P) =	= 1 ?												Grouping:	Other oper		
														Description	: Skips the r "1".	next instru	ction when the P flag is
																ping, the	P flag remains un-
															changed.	the next i	nstruction when the P
															flag is "0."		instruction when the r
SNZT1 (Sk	in if I	Non	Zord		ditio	n of	Time		ino	rrup	troc		oct f				
Instruction	D9	NOLI	Zert		anno					nup	(IEC	Jue	511	Number of	Number of	Flag CY	Skip condition
code	1	0	1	0 0	0	0	0 0	1	0	2	8	0	٦	words	cycles		Chip contaition
		_			_				2	L=			16	1	1	-	V12 = 0: (T1F) = 1
Operation:	V12	= 0:	(T1F)	= 1 ?										Grouping:	Timer oper	ation	
	Afte	r skij	oping,	(T1F)	← 0									Description	: When V12	= 0 : Ski	ps the next instruction
				1 = NC			-										upt request flag T1F is
	(V12	V12 = bit 2 of interrupt control register V1)									"1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next						
															When the instruction.	•	5 U," executes the next
																	instruction is equivalent



to the NOP instruction.

SNZT2 (Sk	ip if	Non	Zero	con	ditio	n of ⁻	Time	r 2	iner	rupt	t requ	uest f	lag)			
Instruction code	D9	0	1 0	0	0	0	0 0	1	D0	2	8	1 40	Number of words	Number of cycles	Flag CY	Skip condition
	Ľ.	0			U	0		<u> </u>	<u>'</u> 2			16	1	1	-	V13 = 0: (T2F) = 1
Operation:	V13	3 = 0:	(T2F) =	:1?									Grouping:	Timer oper		
			pping, (Description			os the next instruction
			SNZT2		-											pt request flag T2F is
	(V1	3 = b	it 3 of in	terru	pt co	ntrol r	egiste	er V	1)							ears (0) to the T2F flag.
															-	"0," executes the next
														instruction.		nstruction is equivalent
														to the NOP		
SZB j (Skip	if Z	ero,	Bit)													
Instruction	D9	1		-	_			[Do				Number of	Number of	Flag CY	Skip condition
code	0	0	0 0	1	0	0	0 j		j 2	0	2	j ₁₆	words	cycles		
													1	1	_	(Mj(DP)) = 0 j = 0 to 3
Operation:) = 0 ?										Grouping:	Bit operation	on	
	j =	0 to 3	3										Description			tion when the contents
																by the value j in the im-
														mediate fie	, ,	P) is "0." struction when the con-
														tents of bit		
															J OI M(DI)	13 1.
SZC (Skip i	f Ze	ro, (Carry f	lag)												
Instruction	D9							[Do				Number of	Number of	Flag CY	Skip condition
code	0	0	0 0	1	0	1	1 1		1	0	2	F 16	words	cycles		
			II						2		I I	10	1	1	-	(CY) = 0
Operation:	(CY	r) = 0	?										Grouping:	Arithmetic	operation	
													Description			tion when the contents
														of carry flag		
														changed.	ping, the	CY flag remains un-
														0	he next ins	struction when the con-
														tents of the		
SZD (Skip i	f Ze	ro, p	oort D	spe	cifie	d by	regis	ster	rY)							
Instruction	D9							[Do				Number of	Number of	Flag CY	Skip condition
code	0	0	0 0	1	0	0	1 0)	0 2	0	2	4 16	words	cycles		
				4	0								2	2	-	(D(Y)) = 0 (Y) = 0 to 3
	0	0	0 0	1	0	1	0 1		1 2	0	2	B 16				
Operation:	(D(`	Y)) =	0?										Grouping:	Input/Outp		
-	(Y)	= 0 t	o 3										Description	•		tion when a bit of port D Y is "0." Executes the
														•		the bit is "1."
													Note:			er Y because port D is
																When values except
																ster Y, this instruction is P instruction.
														equivalent		



T1AB (Trai	nsfer data to timer 1 and register R1 from Accumula	tor and regis	ster B)		
Instruction code	D9 D0 1 0 0 0 1 1 0 0 0 0 2 2 3 0 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$	Grouping: Description:	high-order load regist	the conter 4 bits of t ter R1. Tra to the low-	nts of register B to the imer 1 and timer 1 re- ansfers the contents of -order 4 bits of timer 1 gister R1.
T2AB (Training the text of	nsfer data to timer 2 and register R2 from Accumula D9 D0 1 0 0 0 1 1 0 0 0 1 2 2 3 1 16	tor and regis	ter B) Number of cycles	Flag CY	Skip condition
Operation:	$(T27-T24) \leftarrow (B)$ (R27-R24) \leftarrow (B) (T23-T20) \leftarrow (A) (R23-R20) \leftarrow (A)	Grouping: Description:	Timer oper Transfers high-order load regist	the conter 4 bits of t ter R2. Tra to the low-	nts of register B to the imer 2 and timer 2 re- insfers the contents of order 4 bits of timer 2 gister R2.
TAB (Trans Instruction code	sfer data to Accumulator from register B) D0 D0 0 0 0 1 1 1 0 2 0 1 E 16	Number of words	Number of cycles 1	Flag CY	Skip condition
Operation:	(A) ← (B)	Grouping: Description:	Other oper Transfers t ter A.		s of register B to regis-
TAB1 (Tran Instruction code	nsfer data to Accumulator and register B from timer D9 D0 1 0 1 1 1 0 0 0 2 7 0 16	1) Number of words 1	Number of cycles	Flag CY	Skip condition
Operation:	(B) ← (T17–T14) (A) ← (T13–T10)	Grouping: Description:	timer 1 to r	the high-or egister B. the low-ore	der 4 bits (T17–T14) of der 4 bits (T13–T10) of



TAB2 (Tran	nsfer data to Accumulator and register B from timer 2	<u></u>	-		
Instruction code	D9 D0 1 0 0 1 1 1 0 0 0 1 2 7 1	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 1 0 0 1 1 <u>2</u> 1 1 16	1	1	-	_
Operation:	(B) ← (T27–T24) (A) ← (T23–T20)	Grouping: Description	timer 2 to r	the high-or egister B. the low-or	der 4 bits (T27–T24) of der 4 bits (T23–T20) of
TABAD (Tr	ansfer data to Accumulator and register B from regis	ter AD)			
Instruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 2 7 9	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Instruction code Operation:	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13 : bit 3 of A/D control register Q1) Destination of the equation of the	Number of words 1 Grouping: Description:	fers the higl AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers register E t of register I	conversion h-order 4 b ster B, and of register mode (Q1: i (AD7–AD4 B, and the nparator re Flag CY - register tra the high-o o register E to register	mode (Q13 = 0), trans- its (AD9–AD6) of register the middle-order 4 bits AD to register A. In the 3 = 1), transfers the high- the of comparator register low-order 4 bits (AD3– gister to register A. Skip condition
TABP p (Tr	ansfer data to Accumulator and register B from Prog	ram memo	ory in page	p)	
Instruction code	D9 D0 0 0 1 0 0 p4 p3 p2 p1 p0 2 0 8 p1 p6 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 1 0 0 P P P P P 2 P P 2 0 +P P 16	1	3	-	-
Operation:	$\begin{split} (SP) &\leftarrow (SP) + 1 \\ (SK(SP)) &\leftarrow (PC) \\ (PCH) &\leftarrow p \\ (PCL) &\leftarrow (DR2 - DR0, A3 - A0) \\ (B) &\leftarrow (ROM(PC))7 - 4 \\ (A) &\leftarrow (ROM(PC))3 - 0 \\ (PC) &\leftarrow (SK(SP)) \\ (SP) &\leftarrow (SP) - 1 \end{split}$	Grouping: Arithmetic operation Description: Transfers bits 7 to 4 to register B is 0 to register A. These bits 7 to 0 a pattern in ad-dress (DR2 DR1 DI A0)2 specified by registers A and D A0)2 specified by registers A and D for M34501M4/E4. Note: p is 0 to 15 for M34501M2, and for M34501M4/E4. When this instruction is executed not to over the stack because stack register is used.			bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A1 sters A and D in page p. 501M2, and p is 0 to 31 is executed, be careful ck because 1 stage of



TAD (Trans	fer data to Accumulator from register D)				
Instruction code	D9 D0 0 0 0 1 0 1 0 0 0 1 0 0 5 1 4	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation:	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$	Grouping: Description Note:	low-order 3 When this	the conter bits (A2–A instructio	ansfer hts of register D to the ho) of register A. on is executed, "0" is) of register A.
TADAB (Tra	ansfer data to register AD from Accumulator from reg	gister B)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation: TAI1 (Trans Instruction code Operation:	$(AD7-AD4) \leftarrow (B) \\ (AD3-AD0) \leftarrow (A)$ Sefer data to Accumulator from register 11) D9	Grouping: Description	struction is In the com fers the co- high-order register, at the low-ord tor register (Q13 = bit 3 Number of cycles 1 Interrupt op	onversion equivalent parator m contents 4 bits (AD nd the cor ler 4 bits (/ 3 of A/D cc Flag CY - Deration the conter	mode (Q13 = 0), this in- to the NOP instruction. ode (Q13 = 1), trans- of register B to the 17–AD4) of comparator ntents of register A to AD3–AD0) of compara- ontrol register Q1) Skip condition – nts of interrupt control
TAK0 (Tran Instruction code Operation:	$\begin{array}{c c} \text{Sfer data to Accumulator from register K0)} \\ \hline D9 & D0 \\ \hline 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\ \hline 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\ \hline (A) \leftarrow (K0) \end{array}$	Number of words 1 Grouping: Description	Number of cycles 1 Input/Outp : Transfers		Skip condition – n ns of key-on wakeup
		Posciption	control reg		



TAK1 (Trar	nsfer data to Accumulator from register K1)				
Instruction code	D9 D0 1 0 0 1 0 1 1 0 0 1 2 5 9	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation:	(A) ← (K1)	Grouping:	Input/Outp		
		Description	: Transfers control reg		nts of key-on wakeup register A.
TAK2 (Trar	nsfer data to Accumulator from register K2)	1			
Instruction code	D9 D0 1 0 0 1 0 1 1 0 1 0 2 5 A 10	Number of words	Number of cycles	Flag CY	Skip condition
	· · · · · · · · · · · · · · · · · · ·	1	1	-	-
Operation:	(A) ← (K2)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.
TALA (Trar	nsfer data to Accumulator from register LA)				
Instruction code	D9 D0 1 0 0 1 0 0 1 0 0 1 2 2 4 9 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$	Grouping:	A/D conve		
	(A1, A0) ← 0	Description	register AE of register After this) to the hig A. instructio	ler 2 bits (AD1, AD0) of gh-order 2 bits (A3, A2) n is executed, "0" is der 2 bits (A1, A0) of
TAM j (Trai	nsfer data to Accumulator from Memory)				
Instruction code	D9 D0 1 0 1 1 0 0 j j j j 2 C j 16	Number of words	Number of cycles	Flag CY	Skip condition
	· · · · · · · · · · · · · · · · · · ·	1	1	-	-
Operation:	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	Grouping: Description	register A, formed bet	ferring the an exclusi ween regis	fer e contents of M(DP) to ve OR operation is per- ster X and the value j in and stores the result in



TAMR (Tra	nsfer data to Accumulator from register MR)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 2 2 5 2 16	words 1	cycles 1	_	_
Operation:	$(A) \leftarrow (MR)$	Grouping:	Other oper		
		Description	ister MR to		ts of clock control reg-
TAQ1 (Tra	nsfer data to Accumulator from register Q1)				
Instruction		Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 0 0 1 <u>0</u> 2 4 4 ₁₆	words 1	cycles 1	-	_
Operation:	(A) ← (Q1)	Grouping:	A/D conve	rsion oper:	ation
•		Description			ts of A/D control regis-
			ter Q1 to r		
TASP (Trai	nsfer data to Accumulator from Stack Pointer)				
Instruction code	D9 D0 0 0 0 1 0 1 0 0 0 0 0 0 5 0 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A2-A0) \leftarrow (SP2-SP0)$	Grouping:	Register to		
	$(A_3) \leftarrow 0$	Description			s of stack pointer (SP)
		Note:	After this	instructio	s (A2–A0) of register A. n is executed, "0" is a) of register A.
TAV1 (Trar	sfer data to Accumulator from register V1)				
Instruction code	D9 D0 0 0 0 1 0 1 0 1 0 0 0 5 4 10	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation:	(A) ← (V1)	Grouping:	Interrupt of	peration	
		Description	: Transfers register V1		nts of interrupt control A.



Instruction D9	Accumul					/					
				D0				Number of	Number of	Flag CY	Skip condition
code 0 0 0	1 0 1	0	1 0	1	0	5	5 16	words	cycles		
					2		16	1	1	-	_
Operation: $(A) \leftarrow (V2)$								Grouping:	Interrupt o	peration	
- F ()											ts of interrupt control
										2 to register	
									0	0	
TAW1 (Transfer data to	Accumu	lator f	rom r	egist	ter W	1)		1			
Instruction D9				D0				Number of	Number of	Flag CY	Skip condition
code 1 0 0	1 0 0	1 () 1	1	2	4	В ₁₆	words	cycles		
					2		116	1	1	-	-
Operation: $(A) \leftarrow (W1)$								Grouping:	Timer oper		
								Description			s of timer control reg-
									ister W1 to	o register A.	
TAM2 (Transfor data ta		lotor fr	r/	aiot	or \//	2)					
TAW2 (Transfer data to	Accumu	atorin	omre	-		2)		Number of	Number		Olvin een ditien
Instruction D9 code 1 0 0				D0				Number of words	Number of cycles	Flag CY	Skip condition
code 1 0 0	1 0 0	1	1 0	0	2 2	4	C 16	1	1	_	
									•		
Operation: $(A) \leftarrow (W2)$								Grouping:	Timer oper	ation	
								Description	: Transfers t	he contents	of timer control regis-
									ter W2 to r	egister A.	
TAW6 (Transfer data to	Accumul	lator fr	om re	-	er We	5)		1		,	
Instruction D9				D0				Number of	Number of	Flag CY	Skip condition
code 1 0 0	1 0 1	0 0	0 0	0	2 2	5	0 16	words	cycles		
								1	1	-	-
								Grouping:	Timer oper	ration	
Operation: $(\Lambda) < (M/6)$										alion	
$\hline \textbf{Operation:} \qquad (A) \leftarrow (W6)$								Description	 Transfers t 	he contents	of timer control regis-
$\hline \textbf{Operation:} \qquad (A) \leftarrow (W6)$								Description			s of timer control regis-
$\overline{\textbf{Operation:} (A) \leftarrow (W6)}$								Description	ter W6 to r		s of timer control regis-
$\overline{\textbf{Operation:} (A) \leftarrow (W6)}$								Description			s of timer control regis-
$\overline{\textbf{Operation:}} (A) \leftarrow (W6)$								Description			s of timer control regis-
Operation: (A) ← (W6)								Description			s of timer control regis-



TAX (Trans	sfer c	lata	to /	Accum	ulat	tor fr	om r	eg	iste	r X)							
Instruction	D9						_		D0					Number of	Number of	Flag CY	Skip condition
code	0	0	0	1 0	1	0	0	1	0	0	4	5	2 16	words	cycles		
		-	•					-	-	2			<u> </u>	1	1	-	-
Operation:	(A)	← (X	3											Grouping:	Register to	o register tr	ansfer
oporation	(,,,)	、 (J	•)											Description			ts of register X to reg-
															ister A.		
TAY (Trans	fer d	lata	to A	Accum	ulat	or fr	om r	ea	ister	r Y)							
Instruction	D9					•••••	•	-9	D0	• • /				Number of	Number of	Flag CY	Skip condition
code		0	0		1	1	1	4				1	E	words	cycles	l lag e l	enp condition
	0	0	0	0 0	1	1	1	1	1	2 0		1	F 16	1	1	-	_
Operation:	(A)	← (Y)											Grouping:	Register to		
														Description	ter A.	ine content	s of register Y to regis-
															lei A.		
TAZ (Trans	fer d	ata	to A	Accum	ulat	or fro	om re	egi	ster	Z)				1			
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition
code	0	0	0	1 0	1	0	0	1	1	<u> </u>	į	5	3 16	words	cycles		
					-					2 L			10	1	1	-	-
Operation:	(A1.	A0) -	← (Z	Z1, Z0)										Grouping:	Register to	register tra	ansfer
		A2)		, _0)													nts of register Z to the
		,															Ao) of register A.
														Note:	After this	instructio	n is executed, "0" is
															stored to	the high-o	rder 2 bits (A3, A2) of
															register A.		
				• .													
TBA (Trans		lata	to I	registe	er B	trom	Acc	un		tor)				1		-	
Instruction	D9					, i			D0		_			Number of words	Number of cycles	Flag CY	Skip condition
code	0	0	0	0 0	0	1	1	1	0	2 0	(C	E 16	1	1	_	
														1		_	-
Operation:	(B)	← (A	.)											Grouping:	Register to	register tra	ansfer
•	()		,											Description			s of register A to regis-
															ter B.		



TDA (Trans	sfer data to register D from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0	words 1	cycles 1	_	_
Operation: TEAB (Tran Instruction code	$(DR_2-DR_0) \leftarrow (A_2-A_0)$ $nsfer data to register E from Accumulator and register D_9 \qquad D_0 0 0 0 0 1 1 0 1 0 2 0 1 A 1_6$	Grouping: Description	Register to : Transfers	register tr	- ansfer nts of the low-order 3 er A to register D. Skip condition -
Operation:	(E7–E4) ← (B) (E3–E0) ← (A)	Grouping: Description	high-order	the conter 4 bits (E3- ts of regist	ts of register B to the -E0) of register E, and er A to the low-order 4
TI1A (Trans	sfer data to register I1 from Accumulator)				
Instruction		Number of	Number of	Flag CY	Skip condition
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles		
Operation:	(I1) ← (A)	Grouping: Description	Interrupt op Transfers t rupt contro	he content	s of register A to inter-
	ofer data to register KO from A coursulator)				
Instruction code	Destination of the second sec	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 0 1 1 0 1 1 <u>2</u> 2 1 B ₁₆	1	1	-	-
Operation:	(K0) ← (A)	Grouping: Description	Input/Outp : Transfers t wakeup co	he contents	s of register A to key-on



TK1A (Tran	nsfer data to register K1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 0 2 1 4 16	words	cycles		
		1	1	-	-
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to key-
			on wakeup	control re	gister K1.
TK2A (Trar	nsfer data to register K2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 0 1 2 1 5	words	cycles	Ŭ	·
	<u> </u>	1	1	-	-
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to key-
			on wakeup	control re	gister K2.
TMA j (Trar	nsfer data to Memory from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 1 j j j j ₂ 2 B j ₁₆	words	cycles		
		1	1	-	_
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to reg	ister transf	fer
	$(X) \leftarrow (X) EXOR(j)$	Description			contents of register A to
	j = 0 to 15		M(DP), an	exclusive	OR operation is per-
				-	ter X and the value j in
				iate field, a	and stores the result in
			register X.		
TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	<u> </u>	1	1	-	_
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other operation	ation	
-		Description	: Transfers t	he content	s of register A to clock
			control regi	ster MR.	



TPU0A (Tra	ansf	er d	ata	to re	϶gis	ster	PU	0 fr	om	Acc	un	nula	ator))				
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	1	0	1	1	0	1		2	2	D	words	cycles		
											12 1			16	1	1	-	-
Operation:	(PU) ↔	- (A)												Grouping:	Input/Outp	ut operatio	n
•	`	,	()												Description			ts of register A to pull-
																up control	register PL	JO.
TPU1A (Tra	ansf	er d	ata	to re	gis	ster	PU	<u>1 fr</u>	om	Acc	un	nula	ator)				· · · · ·	
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	1	0	1	1	1	0	2	2	2	E 16	words	cycles		
															1	1	-	-
Operation:	(PU	1) ←	- (A)												Grouping:	Input/Outp	ut operatio	n
															Description			ts of register A to pull-
																up control	register PL	J1.
TPU2A (Tra		er da	ata t	o re	gis	ter	PU2	$\frac{1}{2}$ from	om .		Jm	ula	tor)				T	
Instruction	D9									D0					Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	0	0	1	0	1	1	1	1	2	2	2	F 16	1	1		
															· ·	I	_	_
Operation:	(PU	2) ←	(A)												Grouping:	Input/Output	ut operatior	ו
															Description			s of register A to pull-up
																control regi	ister PU2.	
	ofor	dat	0.40		inte		1 fr.		A 0.			tor)	<u> </u>					
TQ1A (Tran	D9	ual	a 10	reg	1516		1 110	JIII	AC	D0	ula	ii0ľ))		Number of	Number of	Flag CY	Skip condition
code				•						1					words	cycles	Flag C r	Skip condition
coue	1	0	0	0	0	0	0	1	0	0	2	2	0	4 16	1	1	_	_
																•		
Operation:	(Q1)) ← (A)												Grouping:	A/D conve	rsion opera	ition
															Description			ts of register A to A/D
																control regi	ister Q1.	



TR1AB (Tra	ansfe	r d	ata	to r	egi	ster	R1	fro	m A	.ccu	mι	ulat	or ar	nd reg	gister B)			
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	1	1	1	1	1	1	[2	3	F	words	cycles		
		-	-	-	-			-	-	-	2 L	_	-	16	1	1	-	_
Operation:	(R17-	-R1	4) ←	- (B)										Grouping:	Timer oper	ration	
oporationi	(R13-														Description			ts of register B to the
	(-, .	(,	/													r–R14) of reload regis-
																		nts of register A to the
																		-R10) of reload regis-
																ter R1.		
TV1A (Trar	nsfer d	dat	a to	re	giste	er V	'1 fr	om	Aco	cum	ula	tor)					
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	1	1	1	1	1	1	_	0	3	F 16	words	cycles		
											21			16	1	1	-	-
Operation:	(V1)	← (A)												Grouping:	Interrupt o		
															Description			s of register A to inter-
																rupt contro	or register v	1.
		1-1	- 1-				0 4		<u>^</u>			4 a m)						
TV2A (Tran		at	a to	reç	jiste	erv	ZIIC	om /	ACC		Ja	tor)			Number	Number of		
Instruction code	D9	_			1					D0	ſ			_	Number of words	Number of cycles	Flag CY	Skip condition
coue	0	0	0	0	1	1	1	1	1	0	2	0	3	E16	1	1	_	
Operation:	(V2)	, (۸)												Grouping:	Interrupt o		
Operation.	(vz)	(Α)												Description			s of register A to inter-
																rupt contro		-
																	0	
TW1A (Trai	nsfer	da	ta to	o re	gist	er V	V1 f	rom	n Ac	cun	านไ	ato	r)					
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	0	0	1	1	1	0	2	2	0	E 16	words	cycles		
											21			10	1	1	-	-
Operation:	(W1)	∠	(A)												Grouping:	Timer oper	'ation	
operation	(***)	Ì	(7.)												Description			s of register A to timer
																control reg		



TW2A (Tra	nsie	r da	<u>ta to</u>	o reg	gist	er \	<u>NZ</u>	Tro	m A	CC	um	llat	or)						
Instruction	D9									D	0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	0	0	1	1	1	1		2	0	F	-	words	cycles		
	Ŀ	•	Ŭ	•	•	0		1.	1.	1.	2			1.	16	1	1	-	_
Operation:	(\\\/2	2) ←	(A)													Grouping:	Timer oper	ration	
operation	(**2	-) `	(7.1)													Description	•		ts of register A to timer
																	control reg		
TW6A (Tra	nsfe	r da	ta to	o rea	nist	er \	N6	fro	m A	0.0	um	ulat	or)			1			
Instruction	D9	1 44		5.10	9.00	01				D		arac	0.)			Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	0	1	0	0	1			2	1	3	2	words	cycles	r lag O l	
	Ŀ	Ŭ	Ŭ	Ū	•	·	Ŭ	Ŭ	1.	1.	2		1.		 16	1	1	-	-
Operation:	(We	5) ←	(A)													Grouping:	Timer oper	ration	
	(, -																the conten	ts of register A to timer
TYA (Trans Instruction code	fer c	lata 0	to r	egis 0	ter 0	Y fi	rom 1	n Ac	cur		00	r)	0			Number of words	Number of cycles	Flag CY	Skip condition
		0	0	0	0	0	•	'			<u>_</u> 2	0			 16	1	1	-	-
Operation:	(Y)	← (A	.)													Grouping: Description	Register to Transfers t ter Y.		ansfer s of register A to regis-
WRST (Wa	tchd	og t	ime	r Re	Se	T)													
Instruction code	D9					,	0	0					•			Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	1	0	0	0	0	C	<u></u> 2	2	A		 16	1	1	-	(WDF1) = 1
Operation:	•	DF1) er ski		, g, (W	DF1) ←	0									Grouping: Description	timer flag (0) to the is "0," exe stops the	next instru WDF1 is "1 WDF1 flag cutes the watchdog t e WRST in	uction when watchdog ." After skipping, clears . When the WDF1 flag next instruction. Also, imer function when ex- nstruction immediately uction.



$ \begin{array}{c c} \textbf{Instruction} \\ \textbf{code} \\ \hline 1 \\ \hline 0 \\ \hline 1 \\$	XAM j (eXa	change Accumulator and Memory data)				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					Flag CY	Skip condition
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	1	-	_
$ \begin{array}{c} j=0 \text{ to } 15 \\ \text{with the contents of register A, an exclusive OR operation is performed between register Y and the value j in the immediate field, and stores the result in register X. \\ \hline \textbf{XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)} \\ \hline \textbf{Instruction} & D_9 & D_0 & Number of Number of Vortex Skip condition (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) = 15 \\ (X) \leftarrow (X) EXOR(j) & J = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) = 1 & Skip Condition (Y) + (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 15 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 1 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & D_0 & Skip Condition (Y) + (Y) = 1 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (M(DP)) & Skip Condition (Y) + (Y) = 0 \\ \hline \textbf{Operation:} & (A) \leftarrow (A) \leftarrow (A) + $	Operation:	$(A) \leftarrow \to (M(DP))$	Grouping:	RAM to reg	gister trans	sfer
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		$(X) \leftarrow (X) EXOR(j)$	Description	: After exch	nanging th	e contents of M(DP)
ter X and the value j in the immediate field, and stores the result in register X.XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)InstructionD9Code10111101111111101111011110111101111011110111101111011110111101111011110111101110111011101110111011101110111011101110111011101110111011101110111<		j = 0 to 15				
and stores the result in register X.XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)InstructionD9D0Number of wordsNumber of cyclesSkip conditioncode10111jjj2Fj0peration:(A) $\leftarrow \rightarrow$ (M(DP)) (X) \leftarrow (X)EXOR(j) j = 0 to 15 (Y) \leftarrow (Y) = 1Sciption:After exchanging the contents of M(DP) with the contents of register X.Subtraction is performed between register (Y) \leftarrow (Y) = 1XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)InstructionD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeD9D0codeNumber of (y) $\leftarrow \rightarrow$ (M(DP))(M) $\leftarrow \rightarrow$ (M(DP))D0(M) $\leftarrow \rightarrow$ (M(DP))(M) $\leftarrow \rightarrow$ (M(DP))(M) $\leftarrow \rightarrow$ (M(DP)) <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)InstructionD9D0Number of wordsNumber of cyclesFlag CY cyclesSkip conditioncode10111jjj2Fj0peration:(A) $\leftarrow \rightarrow$ (M(DP)) (X) \leftarrow (X)EXOR(j) j = 0 to 15 (Y) \leftarrow (Y) = 1Grouping: CodeRAM to register transfer Description:Corporation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the con- tents of register Y is 15, the next instruction is executed.XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)Number of wordsNumber of wordsNumber of register Y and skip)InstructionD9D0Number of wordsNumber of wordsNumber of register Y and skip)Skip condition cyclesOperation:(A) $\leftarrow \rightarrow$ (M(DP)) (COP)D0Number of wordsNumber of register Y and skip)Skip condition cyclesD9D00110jjj22Ej110110jjj22Ej0peration:(A) $\leftarrow \rightarrow$ (M(DP))D0Number of wordsNumber of register transferSkip condition cycles0peration:(A) $\leftarrow \rightarrow$ (M(DP))D0D0Number of wordsNumber of register transferSkip					•	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				and stores	the result	in register X.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	XAMD j (ež	Xchange Accumulator and Memory data and Decrer	nent regist			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Instruction	D9 D0			Flag CY	Skip condition
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	code	1 0 1 1 1 1 j j j j ₂ 2 F j ₁₆		-		
$(A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X) EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \\ (Y) \leftarrow (Y) \leftarrow (Y) - 1 \\ (Y) \leftarrow (Y) \leftarrow (Y) - 1 \\ (Y) \leftarrow (Y) \leftarrow (Y) \leftarrow (Y) - 1 \\ (Y) \leftarrow (Y) \leftarrow$			1	1	-	(Y) = 15
$(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$ $(Y) \leftarrow $	Operation:	$(A) \leftarrow \rightarrow (M(DP))$				
$j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$ $(Y) \leftarrow (Y)$			Description			
$(Y) \leftarrow (Y) - 1$ $(Y) \leftarrow (Y) - $						
$\begin{array}{c} \text{and stores the result in register X.} \\ \text{Subtracts 1 from the contents of register Y.} \\ \text{As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.} \\ \hline \textbf{XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)} \\ \hline \textbf{Instruction code} & \hline \begin{array}{c} D_9 \\ \hline 1 & 0 & 1 & 1 & 1 & 0 & j & j & j & j \\ \hline 1 & 0 & 1 & 1 & 1 & 0 & j & j & j & j \\ \hline \end{array} \\ \hline \textbf{Dpreation:} & (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} \\ \hline \begin{array}{c} (A) \leftarrow \rightarrow (M(DP)) \\ \hline \end{array} $ \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \bigg \\ \hline \end{array} \\ \hline \bigg \\ \hline \bigg \\ \hline \end{array} \\ \hline \end{array} \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \hline \bigg \\ \\ \\ \\ \hline \bigg \\ \hline \bigg \\ \\ \end{array} \\ \\ \\ \hline \bigg \\ \hline \bigg \\ \\ \\ \hline \bigg \\ \\ \\ \hline \bigg \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \hline \bigg \\ \\ \\ \hline \bigg \\ \\ \end{array} \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \bigg \\ \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\						
$\begin{array}{c c} As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. \\ \hline \textbf{XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)} \\ \hline \textbf{Instruction} & D_9 & D_0 & \\ \hline \textbf{1} & \textbf{0} & \textbf{1} & \textbf{1} & \textbf{1} & \textbf{0} & \textbf{j} & \textbf{j} & \textbf{j} & \textbf{j} & \textbf{2} & \textbf{2} & \textbf{E} & \textbf{j} & \textbf{16} & \\ \hline \textbf{1} & \textbf{1} & \textbf{1} & \textbf{1} & \textbf{0} & \textbf{j} & \textbf{j} & \textbf{j} & \textbf{j} & \textbf{2} & \textbf{2} & \textbf{E} & \textbf{j} & \textbf{16} & \\ \hline \textbf{1} & \textbf{1} & \textbf{1} & \textbf{1} & \textbf{-} & (Y) = 0 & \\ \hline \textbf{Operation:} & (A) \leftarrow \rightarrow (M(DP)) & \\ \hline \textbf{MUDEYCERUPTION:} & (A) \leftarrow M(DP) & \textbf{MUDEYCERUPTION:} & After exchanging the contents of M(DP) & \\ \hline \textbf{MUDEYCERUPTION:} & After exchanging the contents of M(DP) & \\ \hline \textbf{MUDEYCERUPTION:} & After exchanging the contents of M(DP) & \\ \hline \textbf{MUDEYCERUPTION:} & After exchanging the contents of M(DP) & \\ \hline \textbf{MUDEYCERUPTION:} & After exchanging the contents of M(DP) & \\ \hline \textbf{MUDEYCERUPTION:} & \hline MUDEYCERUPT$						
$\begin{array}{c c} \text{is skipped. When the contents of register Y} \\ \text{is not 15, the next instruction is executed.} \end{array}$ $\begin{array}{c c} \textbf{XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)} \\ \hline \textbf{Instruction} \\ \hline \textbf{code} \end{array} \xrightarrow{\begin{array}{c c} D_9 \\ \hline 1 & 0 & 1 & 1 & 1 & 0 & j & j & j & j \\ \hline 1 & 0 & 1 & 1 & 1 & 0 & j & j & j & j \\ \hline \end{array} \xrightarrow{\begin{array}{c c} 2 & E & j \\ \hline 1 & 1 & 1 & - & (Y) = 0 \end{array}} \\ \hline \textbf{Number of words} \end{array} \xrightarrow{\begin{array}{c c} Number of \\ Rowerds \\ \hline \end{array} \xrightarrow{\begin{array}{c c} Skip condition \\ \hline 1 & 1 & - & (Y) = 0 \\ \hline \end{array}} \\ \hline \textbf{Operation:} \qquad (A) \leftarrow \rightarrow (M(DP)) \\ \hline (M) \leftarrow M(DP)) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(M(DP)) \\ \hline \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(M(DP) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(M(DP) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \leftarrow O(A) \end{array} \xrightarrow{\begin{array}{c c} (A) \leftarrow O(A) \leftarrow O(A)$						
$\begin{array}{c c} \textbf{XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)} \\ \hline \textbf{Instruction} \\ \hline \textbf{code} \\ \hline \begin{array}{c} D_9 \\ \hline 1 \\ 0 \\ \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \begin{array}{c} 1 \\ 1 \\ \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 1 \\ 0 \\ \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \\ \end{array} \\ \hline \end{array} \\ \\ \end{array} \\ \hline \end{array} \\ \\ \end{array} \\ \\ \hline \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\$						
XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)Instruction codeD9D0 j j j j j j j 2Number of 2Number of vordsFlag CYSkip condition010110j j j j j 22Ej1611-(Y) = 0Operation: (A) (A) (A) (A) (A) (A) (A) (A) (A) (A)						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	XAMI j (eX	change Accumulator and Memory data and Increme	nt register `		ie next int	struction is executed.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
Operation: (A) $\leftarrow \rightarrow$ (M(DP)) Grouping: RAM to register transfer (M) $\leftarrow \rightarrow$ (M(DP)) Description: After exchanging the contents of M(DP)	code		words	cycles		
Description: $(X) \leftarrow (M(DP))$		<u> </u>	1	1	-	(Y) = 0
Description: After exchanging the contents of M(DP)	Operation:	$(A) \leftarrow \rightarrow (M(DP))$		RAM to reg	ister trans	fer
		$(X) \leftarrow (X) E X O R(j)$	Description			
i = 0 to 15 OR operation is performed between regis-						
$(Y) \leftarrow (Y) + 1$ ter X and the value j in the immediate field,		$(Y) \leftarrow (Y) + 1$				
and stores the result in register X. Adds 1 to the contents of register Y. As a re-						
sult of addition, when the contents of register						
Y is 0, the next instruction is skipped. when				Y is 0, the	next instru	ction is skipped. when
the contents of register Y is not 0, the next instruction is executed.						



Parameter						•		ction				,			er of Is	er of ss	_
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number (words	Number of cycles	Function
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \gets (B)$
	тва	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	ТҮА	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \gets (A)$
transfer	ТЕАВ	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$\begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array}$
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	$\begin{array}{l} (B) \leftarrow (E7\text{-}E4) \\ (A) \leftarrow (E3\text{-}E0) \end{array}$
r to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1,A0) \leftarrow (Z1,Z0) \\ (A3,A2) \leftarrow 0 \end{array}$
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$
	LXY x, y	1	1	X 3	X2	X 1	X 0	уз	у2	y1	у0	3	х	у	1	1	$ (X) \leftarrow x \ x = 0 \text{ to } 15 \\ (Y) \leftarrow y \ y = 0 \text{ to } 15 $
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
~	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
transfer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$
RAI	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

MACHINE INSTRUCTIONS (INDEX BY TYPES)



Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to regis- ter A.
-	_	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2-A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. when the contents of register Y is not 0, the next instruction is executed.
_	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.



Parameter								ction				,			of		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do			ecimal tion	Number o words	Number of cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	0	р4	рз	p2	p1	po	0	8 +	p p	1	3	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p (\text{Note}) \\ (\text{PCL}) \leftarrow (\text{DR2-DR0}, \text{A3-A0}) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))7^{-4} \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))3^{-0} \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \end{array}$
	АМ	0	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \leftarrow (A) + (M(DP))$
eration	АМС	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
Arit	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0 0	0 0	0 0	0 1	1 1	0 1	0 n	1 n	0 n	1 n			5 n	2	2	(A) = n ? n = 0 to 15
ů°		,	5	5	•								,				

Note : p is 0 to 15 for M34501M2, p is 0 to 31 for M34501M4/E4.



Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad- dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
_	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY re- mains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
_	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
_	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) or M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



Parameter															er of Is	ar or er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hexa no	ade otati		Number of words	Number o cycles	Function
Branch operation	Ва	0	1	1	a 6	a 5	a 4	a 3	a2	aı	a 0	1	8 +a		1	1	(PCL) ← a6–a0
	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0		E +p		2		(PCн) ← p (Note) (PCL) ← a6–a0
		1	0	0	a 6	a 5	a 4	аз	a2	a 1	a 0	2	а	а			
	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2		(PCн) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	0	р4	0	0	рз	p2	p1	p0	2	р	р			
Subroutine operation	BM a	0	1	0	a 6	a 5	a4	a 3	a2	a 1	a 0	1	a	а	1	1	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow 2 \\ (\text{PCL}) \leftarrow a6a0 \end{array}$
	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0	С +р		2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
		1	0	0	a 6	a 5	a 4	аз	a2	a 1	a0	2	а	а			(PCL) ← a6–a0
	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$
		1	0	0	p4	0	0	рз	p2	p1	p0	2	р	р			$(PCH) \leftarrow p$ (Note) $(PCL) \leftarrow (DR_2-DR_0,A_3-A_0)$
Return operation	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1		$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1		(PC) ← (SK(SP)) (SP) ← (SP) − 1
	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

Note : p is 0 to 15 for M34501M2, p is 0 to 31 for M34501M4/E4.



r	<u> </u>	
Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
-	-	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	-	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-		Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



Parameter	NE INS					•		ction				-1	.,		of	-	
Type of	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do			cimal	Number of words	Number of cycles	Function
Instructions	DI	0	0	0	0	0	0	0	1	0	0		otat 0		1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1		0		1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
ation	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	A	1	1	l12 = 0 : (INT) = "L" ?
Interrupt operation																	l12 = 1 : (INT) = "H" ?
nterru	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$
-	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	$(W1) \leftarrow (A)$
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	$(W2) \leftarrow (A)$
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	$(A) \leftarrow (W6)$
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	$(W6) \leftarrow (A)$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	$\begin{array}{l} (B) \leftarrow (T17-T14) \\ (A) \leftarrow (T13-T10) \end{array}$
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$\begin{array}{l} (T17-T14) \leftarrow (B) \\ (R17-R14) \leftarrow (B) \\ (T13-T10) \leftarrow (A) \\ (R13-R10) \leftarrow (A) \end{array}$
Timer	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	$\begin{array}{l} (B) \leftarrow (T27 - T24) \\ (A) \leftarrow (T23 - T20) \end{array}$
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(T27-T24) \leftarrow (B)$ $(R27-R24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$ $(R23-R20) \leftarrow (A)$
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



Skip condition	Carry flag CY	Datailed description
_	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When $V10 = 0$: Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
(INT) = "H" However, I12 = 1		When I12 = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1)
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
-	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	-	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	-	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.
V12 = 0: (T1F) = 1	-	When $V12 = 0$: Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When $V12 = 1$: This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0: (T2F) =1	-	When V13 = 0 : Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)



Parameter						In	stru	ction	cod	le					er of Is	r of s		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal on	Number words	Number of cycles	Function	
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)	
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	$(P0) \leftarrow (A)$	
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	$(A) \leftarrow (P1)$	
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)	
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$	
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P21, P20) ← (A1, A0)	
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1	
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$\begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 3 \end{array}$	
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$\begin{array}{l} (D(Y)) \leftarrow 1\\ (Y) = 0 \text{ to } 3 \end{array}$	
	SZD	0 0	0 0	0 0	0 0	1 1	0 0	0 1	1 0	0 1	0 1		2 2		2	2	(D(Y)) = 0 ? (Y) = 0 to 3	
			_		_	_	_						_	_				
ratior	SCP	1	0	1	0	0	0	1	1	0	1	2		D	1	1	(C) ← 1	
t ope	RCP	1	0	1	0	0	0	1	1	0	0		8	С	1	1	$(C) \leftarrow 0$	
Jutpu	SNZCP	1	0	1	0	0	0	1	0	0	1	2	8	9	1	1	(C) = 1?	
Input/Output operation	IAK	1	0	0	1	1	0	1	1	1	1	2	6	F	1	1	(A0) ← (K) (A3–A1) ← 0	
	ОКА	1	0	0	0	0	1	1	1	1	1	2	1	F	1	1	$(K) \leftarrow (A_0)$	
	ТК0А	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	$(K0) \leftarrow (A)$	
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	$(A) \leftarrow (K0)$	
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)	
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)	
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	$(K2) \leftarrow (A)$	
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	А	1	1	$(A) \leftarrow (K2)$	
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	$(PU0) \leftarrow (A)$	
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	$(PU1) \leftarrow (A)$	
	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	$(PU2) \leftarrow (A)$	

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



	5	
Skip condition	Carry flag	Datailed description
	Carry	
_	-	Transfers the input of port P0 to register A.
_	-	Outputs the contents of register A to port P0.
_	-	Transfers the input of port P1 to register A.
_	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A.
-	-	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2.
-	-	Sets (1) to port D.
_	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 ? (Y) = 0 to 3	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	-	Sets (1) to port C.
_	-	Clears (0) to port C.
(C) = 1	-	Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0."
-	-	Transfers the contents of port K to the bit 0 (Ao) of register A.
_	_	Outputs the contents of bit 0 (Ao) of register A to port K.
_	-	Transfers the contents of register A to key-on wakeup control register K0.
_	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K1 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K2.
_	-	Transfers the contents of key-on wakeup control register K2 to register A.
_	-	Transfers the contents of register A to pull-up control register PU0.
_	-	Transfers the contents of register A to pull-up control register PU1.
-	-	Transfers the contents of register A to pull-up control register PU2.



Parameter						In	stru	ction	cod	le					er of Is	er of ss		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number (words	Number of cycles	Function	
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)	
tion	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$ (A3, A2) \leftarrow (AD1, AD0) \\ (A1, A0) \leftarrow 0 $	
A/D conversion operation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	
conver	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)	
AD	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	$(Q1) \leftarrow (A)$	
	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	$(ADF) \leftarrow 0$ Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting	
	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP	
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$	
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	RAM back-up However, voltage drop detection circuit is valid	
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	RAM back-up	
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF or POF2 instruction valid	
Other operation	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?	
er ope	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled	
Othe	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1, after skipping, (WDF1) ← 0	
	смск	1	0	1	0	0	1	1	0	1	0	2	9	А	1	1	Ceramic resonator selected	
	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillation selected	
	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$	
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	(MR) ← (A)	

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



	<u> </u>	
Skip condition	Carry flag CY	Datailed description
_		In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A/D control register Q1)
-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
_		In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
-	-	Transfers the contents of A/D control register Q1 to register A.
-	-	Transfers the contents of register A to A/D control register Q1.
_	-	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2)
_	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-		Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruc- tion. However, the voltage drop detection circuit is valid.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped.
-	_	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when ex- ecuting the WRST instruction immediately after the DWDT instruction.
-	-	Selects the ceramic resonance circuit and stops the on-chip oscillator.
-	_	Selects the RC oscillation circuit and stops the on-chip oscillator.
-	_	Transfers the contents of clock control register MR to register A.
-	_	Transfers the contents of register A to clock control register MR.



INSTRUCTIONS

-																			
Ľ	09–D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111		011000 011111
D3–D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16*	_	_	BML	BML*	BL	BL*	вм	В
0001	1	_	CLD	SZB 1	-	_	TAD	A 1	LA 1	TABP 1	TABP 17*	-	-	BML	BML*	BL	BL*	ВМ	в
0010	2	POF	_	SZB 2	-	_	ТАХ	A 2	LA 2	TABP 2	TABP 18*	-	-	BML	BML*	BL	BL*	ВМ	в
0011	3	SNZP	INY	SZB 3	-	_	TAZ	A 3	LA 3	TABP 3	TABP 19*	-	-	BML	BML*	BL	BL*	ВМ	в
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20*	-	-	BML	BML*	BL	BL*	вм	В
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21*	-	-	BML	BML*	BL	BL*	ВМ	в
0110	6	RC	_	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22*	-	-	BML	BML*	BL	BL*	ВМ	в
0111	7	SC	DEY	-	_	_	_	A 7	LA 7	TABP 7	TABP 23*	-	-	BML	BML*	BL	BL*	ВМ	в
1000	8	POF2	AND	-	SNZ0	LZ 0	_	A 8	LA 8	TABP 8	TABP 24*	-	-	BML	BML*	BL	BL*	ВМ	в
1001	9	_	OR	TDA	-	LZ 1	_	A 9	LA 9	TABP 9	TABP 25*	_	_	BML	BML*	BL	BL*	вм	В
1010	А	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26*	-	-	BML	BML*	BL	BL*	ВМ	в
1011	В	AMC	_	-	-	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27*	-	-	BML	BML*	BL	BL*	ВМ	в
1100	С	TYA	СМА	_	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28*	_	_	BML	BML*	BL	BL*	вм	в
1101	D	-	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29*	-	_	BML	BML*	BL	BL*	вм	в
1110	Е	ТВА	ТАВ	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30*	-	_	BML	BML*	BL	BL*	вм	в
1111	F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31*	_	_	BML	BML*	BL	BL*	ВМ	в

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the low-order 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	рррр
BMLA	10	0p00	рррр
SEA	00	0111	nnnn
SZD	00	0010	1011

• * cannot be used in the M34501M2-XXXFP.



INSTRUCTIONS

| 1.00 | | OOL | | DLL | (001 | unue
 | u) | |

 |
 | | | | |
 | | |
|------------------|---|--|---|--|--
--
--|---|--
--

--
--|---|--|---
--|--|---|
| 09–D4 | 100000 | 100001 | 100010 | 100011 | 100100 | 100101
 | 100110 | 100111 | 101000

 | 101001
 | 101010 | 101011 | 101100 | 101101 | 101110
 | 101111 | 110000
111111 |
| Hex.
notation | 20 | 21 | 22 | 23 | 24 | 25
 | 26 | 27 | 28

 | 29
 | 2A | 2B | 2C | 2D | 2E
 | 2F | 30–3F |
| 0 | - | Ι | OP0A | T1AB | Ι | TAW6
 | IAP0 | TAB1 | SNZT1

 | -
 | WRST | TMA
0 | TAM
0 | XAM
0 | XAMI
0
 | XAMD
0 | LXY |
| 1 | _ | - | OP1A | T2AB | - | -
 | IAP1 | TAB2 | SNZT2

 | -
 | - | TMA
1 | TAM
1 | XAM
1 | XAMI
1
 | XAMD
1 | LXY |
| 2 | _ | - | OP2A | _ | - | TAMR
 | IAP2 | _ | _

 | _
 | - | TMA
2 | TAM
2 | XAM
2 | XAMI
2
 | XAMD
2 | LXY |
| 3 | _ | TW6A | _ | _ | _ | TAI1
 | _ | _ | -

 | _
 | - | TMA
3 | TAM
3 | XAM
3 | XAMI
3
 | XAMD
3 | LXY |
| 4 | TQ1A | TK1A | _ | _ | TAQ1 | _
 | _ | _ | _

 | _
 | - | TMA
4 | TAM
4 | XAM
4 | XAMI
4
 | XAMD
4 | LXY |
| 5 | _ | TK2A | _ | _ | _ | _
 | _ | _ | _

 | _
 | _ | TMA
5 | TAM
5 | XAM
5 | XAMI
5
 | XAMD
5 | LXY |
| 6 | _ | TMRA | _ | _ | _ | TAK0
 | _ | _ | _

 | _
 | - | TMA
6 | TAM
6 | XAM
6 | XAMI
6
 | XAMD
6 | LXY |
| 7 | _ | TI1A | _ | _ | - | _
 | _ | _ | SNZAD

 | _
 | - | TMA
7 | TAM
7 | XAM
7 | XAMI
7
 | XAMD
7 | LXY |
| 8 | _ | _ | _ | _ | _ | _
 | _ | _ | _

 | _
 | _ | TMA
8 | TAM
8 | XAM
8 | XAMI
8
 | XAMD
8 | LXY |
| 9 | - | - | _ | TADAB | TALA | TAK1
 | _ | TABAD | SNZCP

 | -
 | - | TMA
9 | TAM
9 | XAM
9 | XAMI
9
 | XAMD
9 | LXY |
| А | - | - | _ | - | - | TAK2
 | _ | _ | -

 | СМСК
 | _ | TMA
10 | TAM
10 | XAM
10 | XAMI
10
 | XAMD
10 | LXY |
| В | _ | TK0A | _ | _ | TAW1 | _
 | _ | _ | _

 | CRCK
 | - | TMA
11 | TAM
11 | XAM
11 | XAMI
11
 | XAMD
11 | LXY |
| С | _ | - | _ | _ | TAW2 | _
 | _ | _ | RCP

 | DWDT
 | _ | TMA
12 | TAM
12 | XAM
12 | XAMI
12
 | XAMD
12 | LXY |
| D | _ | - | TPU0A | _ | - | _
 | — | _ | SCP

 | _
 | - | TMA
13 | TAM
13 | XAM
13 | XAMI
13
 | XAMD
13 | LXY |
| Е | TW1A | - | TPU1A | - | - | _
 | _ | _ | _

 | _
 | _ | TMA
14 | TAM
14 | XAM
14 | XAMI
14
 | XAMD
14 | LXY |
| F | TW2A | ОКА | TPU2A | TR1AB | _ | _
 | IAK | _ | _

 | ADST
 | - | TMA
15 | TAM
15 | XAM
15 | XAMI
15
 | XAMD
15 | LXY |
| | D9-D4
Hex.
notation
0
1
2
3
4
5
6
7
8
9
A
8
9
A
B
C
D
E | D9-D4 100000 Hex. 20 0 - 1 - 2 - 3 - 4 TQ1A 5 - 6 - 7 - 8 - 9 - A - B - C - D - E TW1A | D9-D4 100000 100001 Hex.
notation 20 21 0 - - 1 - - 2 - - 3 - TW6A 4 TQ1A TK1A 5 - TK2A 6 - TMRA 7 - TI1A 8 - - 9 - - A - - B - TK0A C - - D - - | D9-D4 100000 100001 100010 Hex.
notation 20 21 22 0 - - OP0A 1 - - OP1A 2 - - OP2A 3 - TW6A - 4 TQ1A TK1A - 5 - TK2A - 6 - TMRA - 7 - TI1A - 8 - - - 9 - - - 9 - - - B - TK0A - D - - - D - - - D - - - D - - TPU0A | D9-D4 100000 100011 100010 100011 Hex.
notation 20 21 22 23 0 - - OP0A T1AB 1 - - OP1A T2AB 2 - - OP2A - 3 - TW6A - - 4 TQ1A TK1A - - 5 - TK2A - - 6 - TMRA - - 7 - T11A - - 8 - - - - 9 - - - - 9 - - - - 9 - - - - B - TK0A - - D - - - - 9 - - - - C | D9-D4 100000 100001 100010 100011 100010 Hex.
notation 20 21 22 23 24 0 - - OP0A T1AB - 1 - - OP1A T2AB - 2 - - OP2A - - 3 - TW6A - - - 4 TQ1A TK1A - - TAQ1 5 - TK2A - - - 6 - TI1A - - - 7 - TI1A - - - 6 - TMRA - - - 7 - TI1A - - - 8 - - - TADAB TALA 9 - - - TAW1 C - - - TAW2 </td <td>D9-D4 100000 100001 100010 100101 100100 100101 Hex.
notation 20 21 22 23 24 25 0 - - OP0A T1AB - TAW6 1 - - OP1A T2AB - - 2 - - OP2A - - TAMR 3 - TW6A - - - TAIR 4 TQ1A TK1A - - TAQ1 - 5 - TK2A - - - - 6 - TMRA - - - - 6 - TMRA - - - - 7 - TI1A - - - - 8 - - - TAK2 - - - 9 - - - T</td> <td>Hex.
notation 20 21 22 23 24 25 26 0 - - OP0A T1AB - TAW6 IAP0 1 - - OP1A T2AB - - IAP1 2 - - OP1A T2AB - - IAP1 2 - - OP2A - - TAMR IAP2 3 - TW6A - - TAI1 - 4 TQ1A TK1A - - TAQ1 - - 5 - TK2A - - TAK0 - - 6 - TMRA - - - - - 7 - TI1A - - - - - 7 - TI1A - - - - - 8 - - - <</td> <td>D9-D4 100000 100010 100010 100011 100101 100111 100110 100111<!--</td--><td>D9-D4 100000 100001 100010 100111 100110 100111 100110 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100100 100111 100111 100100 100111 100111 100100 100111 100111 100111 100111 100111 100110 100111 100100 100111 100110 100111 100111 100110 100111 100111<!--</td--><td>Da Da Da<</td><td>Dy-D4 100000 100001 100010 100010 100101 100101 100111 100111 101001 10111 101001 101011 10111 101001 10111 101001 10101 1010111 1010111 1010111 1010111 1010111</td><td>De-D4 100000 100001 100010 100101 100100 100101 100111 101101 100111 101001 10111 101001 101011 10111 101001 101011
101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101011 101001 101011<td>Day Day Day</td><td>De-D4 100000 100010 100011 100110 100110 100111 101000 101011 101101 101011 101011 101011 101011 101011 101011 101011 101011 101011 101101 101101 101101 101101 101101 101101 101101 101101 101101 101101<!--</td--><td>Da-D4 100000 100001 100001 100011 100101 100101 100111 101101 101110 101101 101110</td><td>De-Dat 100000 100010 100011 100110 100111 101101 101111 101111<</td></td></td></td></td> | D9-D4 100000 100001 100010 100101 100100 100101 Hex.
notation 20 21 22 23 24 25 0 - - OP0A T1AB - TAW6 1 - - OP1A T2AB - - 2 - - OP2A - - TAMR 3 - TW6A - - - TAIR 4 TQ1A TK1A - - TAQ1 - 5 - TK2A - - - - 6 - TMRA - - - - 6 - TMRA - - - - 7 - TI1A - - - - 8 - - - TAK2 - - - 9 - - - T | Hex.
notation 20 21 22 23 24 25 26 0 - - OP0A T1AB - TAW6 IAP0 1 - - OP1A T2AB - - IAP1 2 - - OP1A T2AB - - IAP1 2 - - OP2A - - TAMR IAP2 3 - TW6A - - TAI1 - 4 TQ1A TK1A - - TAQ1 - - 5 - TK2A - - TAK0 - - 6 - TMRA - - - - - 7 - TI1A - - - - - 7 - TI1A - - - - - 8 - - - < | D9-D4 100000 100010 100010 100011 100101 100111 100110 100111 </td <td>D9-D4 100000 100001 100010 100111 100110 100111 100110 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100100 100111 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111
 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100100 100111 100111 100100 100111 100111 100111 100111 100111 100110 100111 100100 100111 100110 100111 100111 100110 100111 100111<!--</td--><td>Da Da Da<</td><td>Dy-D4 100000 100001 100010 100010 100101 100101 100111 100111 101001 10111 101001 101011 10111 101001 10111 101001 10101 1010111 1010111 1010111 1010111 1010111</td><td>De-D4 100000 100001 100010 100101 100100 100101 100111 101101 100111 101001 10111 101001 101011 10111 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101011 101001 101011<td>Day Day Day</td><td>De-D4 100000 100010 100011 100110 100110 100111 101000 101011 101101 101011 101011 101011 101011 101011 101011 101011 101011 101011 101101 101101 101101 101101 101101 101101 101101 101101 101101 101101<!--</td--><td>Da-D4 100000 100001 100001 100011 100101 100101 100111 101101 101110 101101 101110</td><td>De-Dat 100000 100010 100011 100110 100111 101101 101111 101111<</td></td></td></td> | D9-D4 100000 100001 100010 100111 100110 100111 100110 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100111 100100 100111 100111 100100 100111 100111 100100 100111 100111 100111 100111 100111 100110 100111 100100 100111 100110 100111 100111 100110 100111 100111 </td <td>Da Da Da<</td> <td>Dy-D4 100000 100001 100010 100010 100101 100101 100111 100111 101001 10111 101001 101011 10111 101001 10111 101001 10101 101011
101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 101011 1010111 1010111 1010111 1010111 1010111</td> <td>De-D4 100000 100001 100010 100101 100100 100101 100111 101101 100111 101001 10111 101001 101011 10111 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101011 101001 101011<td>Day Day Day</td><td>De-D4 100000 100010 100011 100110 100110 100111 101000 101011 101101 101011 101011 101011 101011 101011 101011 101011 101011 101011 101101 101101 101101 101101 101101 101101 101101 101101 101101 101101<!--</td--><td>Da-D4 100000 100001 100001 100011 100101 100101 100111 101101 101110 101101 101110</td><td>De-Dat 100000 100010 100011 100110 100111 101101 101111 101111<</td></td></td> | Da Da< | Dy-D4 100000 100001 100010 100010 100101 100101 100111 100111 101001 10111 101001 101011 10111 101001 10111 101001 10101 1010111 1010111 1010111 1010111 1010111 | De-D4 100000 100001 100010 100101 100100 100101 100111 101101 100111 101001 10111 101001 101011 10111 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101001 101011 101011 101001 101011 <td>Day Day Day</td> <td>De-D4 100000 100010 100011 100110 100110 100111 101000
 101011 101101 101011 101011 101011 101011 101011 101011 101011 101011 101011 101101 101101 101101 101101 101101 101101 101101 101101 101101 101101<!--</td--><td>Da-D4 100000 100001 100001 100011 100101 100101 100111 101101 101110 101101 101110</td><td>De-Dat 100000 100010 100011 100110 100111 101101 101111 101111<</td></td> | Day Day Day | De-D4 100000 100010 100011 100110 100110 100111 101000 101011 101101 101011 101011 101011 101011 101011 101011 101011 101011 101011 101101 101101 101101 101101 101101 101101 101101 101101 101101 101101 </td <td>Da-D4 100000 100001 100001 100011 100101 100101 100111 101101 101110 101101 101110</td> <td>De-Dat 100000 100010 100011 100110 100111 101101 101111 101111<</td> | Da-D4 100000 100001 100001 100011 100101 100101 100111 101101 101110 101101 101110 | De-Dat 100000 100010 100011 100110 100111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101
 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111 101101 101111< |

INSTRUCTION CODE TABLE (continued)

The above table shows the relationship between machine language codes and machine language instructions. D_3-D_0 show the loworder 4 bits of the machine language code, and D_9-D_4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	рррр
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4501 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 20 shows the product of built-in PROM version. Figure 56 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 20 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34501E4FP	4096 words	256 words	PRSP0020DA-A	One Time PROM [shipped in blank]

(1) PROM mode

The 4501 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM to "H" after connecting wires as shown in Figure 56 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-perpose serial programmer when performing serial read/program.

As for the serial programmer for the single-chip microcomputer (serial programmer and control software), refer to the "Renesas Microcomputer Development Support Tools" Hompage (http:// www.renesas.com/en/tools).

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 55 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).




Fig. 55 Flow of writing and test of the product shipped in blank






Fig. 56 Pin configuration of built-in PROM version



CHAPTER 2

APPLICATION

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timers
- 2.4 A/D converter
- 2.5 Reset
- 2.6 Voltage drop detection circuit
- 2.7 RAM back-up
- 2.8 Oscillation circuit

2.1 I/O pins

The 4501 Group has the fourteen I/O pins. (Port P12 is also used as CNTR I/O pin, Port P13 is also used as INT input pin, Port P2 is also used as analog input pins AIN0 and AIN1, Port D2 is also used as Port C, and Port D3 is also used as Port K, respectively).

This section describes each port I/O function, related registers, application example using each port function and notes.

2.1.1 I/O ports

(1) Port P0

Port P0 is a 4-bit I/O port.

Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

■ Input/output of port P0

- Data input to port P0
 Set the output latch of specified port P0i (i=0 to 3) to "1" with the OP0A instruction. If the output latch is set to "0," "L" level is input.
 The state of port P0 is transferred to register A when the IAP0 instruction is executed.
- Data output from port P0 The contents of register A is output to port P0 with the OP0A instruction. The output structure is an N-channel open-drain.

(2) Port P1

Port P1 is a 4-bit I/O port.

Port P1 has the key-on wakeup function which turns ON/OFF with register K1 and pull-up transistor which turns ON/OFF with register PU1.

■ Input/output of port P1

- Data input to port P1
 Set the output latch of specified port P1i (i=0 to 3) to "1" with the OP1A instruction. If the output latch is set to "0," "L" level is input.
 The state of port P1 is transferred to register A when the IAP1 instruction is executed.
- Data output from port P1 The contents of register A is output to port P1 with the OP1A instruction. The output structure is an N-channel open-drain.
 - **Note:** Port P12 is also used as CNTR. Accordingly, when it is used as port P12, set "0" to the timer control register W60.



(3) Port P2

Port P2 is a 2-bit I/O port.

Also, its key-on wakeup function is switched to ON/OFF by the register K20 and K21, and its pullup transistor function is switched to ON/OFF by the register PU20 and PU21.

■ Input/output of port P2

• Data input to port P2

Set the output latch of specified port P2i (i=0, 1) to "1" with the **OP2A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P2 is transferred to register A when the **IAP2** instruction is executed. However, port P2 is 2 bits and A2 and A3 are fixed to "0."

 Data output from port P2 The contents of register A is output to port P2 with the OP2A instruction. The output structure is an N-channel open-drain.

(4) Port D

D0-D3 are four independent I/O ports.

Also, as for ports D₂ and D₃, its key-on wakeup function is switched to ON/OFF by the register K₂₂ and K₂₃, and its pull-up transistor function is switched to ON/OFF by the register PU₂₂ and PU₂₃.

■ Input/output of port D

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D0–D3, select one of port D with the register Y of the data pointer first.

• Data input to port D

Set the output latch of specified port Di (i = 0 to 3) to "1" with the **SD** instruction. When the output latch is set to "0," "L" level is input.

When the **SZD** instruction is executed, if the port specified by register Y is "0," the next instruction is skipped. If it is "1," the next instruction is executed.

• Data output from port D

Set the output level to the output latch with the SD and RD instructions.

The state of pin enters the high-impedance state when the SD instruction is executed.

The states of all port D enter the high-impedance state when the **CLD** instruction is executed. The state of pin becomes "L" level when the **RD** instruction is executed.

The output structure is an N-channel open-drain.

- Notes 1: When the SD and RD instructions are used, do not set "01002" or more to register Y.
 - **2:** Port D₂ is also used as Port C. Accordingly, when using port D₂, set the output latch to "1" with the **SCP** instruction.
 - **3:** Port D₃ is also used as Port K. Accordingly, when using port D₃, set the output latch to "1" with the **OKA** instruction.



2.1 I/O pins

(5) Port C

Port C is a 1-bit I/O port.

■ Input/output of port C

• Data input to port C

Set the output latch of specified port C to "1" with the **SCP** instruction. If the output latch is set to "0," "L" level is input.

When the **SNZCP** instruction is executed, if the port C is "1," the next instruction is skipped. If it is "0," the next instruction is executed.

• Data output from port C

Set the output level to the output latch with the **SCP** and **RCP** instructions. The state of pin enters the high-impedance state when the **SCP** instruction is executed. The state of pin becomes "L" level when the **RCP** instruction is executed. The output structure is an N-channel open-drain.

Note: Port C is also used as port D2. Accordingly, when using port C, set the output latch to "1" with the **SD** instruction.

(6) Port K

Port K is a 1-bit I/O port.

■ Input/output of port K

- Data input to port K
 Set the output latch of specified port K to "1" with the OKA instruction. If the output latch is set to "0," "L" level is input.
 The state of port K is transferred to register A when the IAK instruction is executed.
 However, port K is 1 bit and A1, A2 and A3 are fixed to "0."
- Data output from port K
 The contents of register A is output to port K with the OKA instruction.
 The output structure is an N-channel open-drain.
- **Note:** Port K is also used as port D₃. Accordingly, when using port K, set the output latch to "1" with the **SD** instruction.



2.1.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P00–P03. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction. Table 2.1.1 shows the key-on wakeup control register K0.

Key-	on wakeup control register K0	at res	set : 00002	at RAM back-up : state retained	R/W
K03	Port P03	0	0 Key-on wakeup invalid		
KU3	key-on wakeup control bit	1	Key-on wak	eup valid	
KOa	Port P02	0	Key-on wakeup invalid		
K02	key-on wakeup control bit	0 Key-on wakeup invalid 1 Key-on wakeup valid	eup valid		
K01	Port P01	0	Key-on wak	eup invalid	
KU 1	key-on wakeup control bit	1	Key-on wak	Key-on wakeup invalid Key-on wakeup valid Key-on wakeup invalid Key-on wakeup valid Key-on wakeup invalid Key-on wakeup valid Key-on wakeup invalid	
KOa	Port P00	0	Key-on wak	eup invalid	
K00	key-on wakeup control bit	1	Key-on wak	eup valid	

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P00–P03 pull-up transistor. Set the contents of this register through register A with the **TPU0A** instruction. Table 2.1.2 shows the pull-up control register PU0.

Table 2.1.2 Pull-up control register PU0

P	ull-up control register PU0			at RAM back-up : state retained	W
PU03	Port P03	0 Pull-up tran		sistor OFF	
P003	pull-up transistor control bit	1	Pull-up tran	sistor ON	
	Port P02	0	0 Pull-up transistor OFF		
PU02	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU01	Port P01	0	Pull-up tran	sistor OFF	
P001	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU00	Port P00	0	Pull-up tran	sistor OFF	
F 000	pull-up transistor control bit	1	Pull-up tran	sistor ON	

Note: "W" represents write enabled.



(3) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P10–P13. Set the contents of this register through register A with the **TK1A** instruction. The contents of register K1 is transferred to register A with the **TAK1** instruction. Table 2.1.3 shows the key-on wakeup control register K1.

Key-	on wakeup control register K1	at res	set: 00002	at RAM back-up : state retained R	/W
K10	Port P13/INT	0 P13 key-on wakeup invalid/INT pin key-on wak		wakeup invalid/INT pin key-on wakeup	valid
K13	key-on wakeup control bit	1	P13 key-on	wakeup valid/INT pin key-on wakeup in	valid
1/10	Port P12/CNTR	0	Key-on wakeup valid		
K12	key-on wakeup control bit	1			
	Port P11	0	Key-on wak	eup invalid	
K11	key-on wakeup control bit	1	Key-on wak	eup valid	
K1_0	Port P10	0	Key-on wak	eup invalid	
K10	key-on wakeup control bit	0 P13 key-on wakeup invalid/INT pin key-on 1 P13 key-on wakeup valid/INT pin key-on w 0 Key-on wakeup invalid 1 Key-on wakeup valid 0 Key-on wakeup valid 1 Key-on wakeup valid 1 Key-on wakeup valid 1 Key-on wakeup valid 1 Key-on wakeup valid	eup valid		

Table 2.1.3 Key-on wakeup control register K1

Note: "R" represents read enabled, and "W" represents write enabled.

(4) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P10–P13 pull-up transistor. Set the contents of this register through register A with the **TPU1A** instruction. Table 2.1.4 shows the pull-up control register PU1.

Table 2.1.4 Pull-up control register PU1

P	ull-up control register PU1	at res	et: 00002	at RAM back-up : state retained	W
	Port P13/INT	0	0 Pull-up transistor OFF		
PU13	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU12	Port P12/CNTR	0	Pull-up transistor OFF		
P012	pull-up transistor control bit	R 0 Pull-up tra tor control bit 1 Pull-up tra 0 Pull-up tra	sistor ON		
PU11	Port P11	0	Pull-up tran	sistor OFF	
PUN	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU10	Port P10	0	Pull-up tran	sistor OFF	
F010	pull-up transistor control bit	1	Pull-up tran	sistor ON	

Note: "W" represents write enabled.



(5) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P20, P21, D2/C and D3/K. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction. Table 2.1.5 shows the key-on wakeup control register K2.

Key-	on wakeup control register K2	at res	set : 00002	at RAM back-up : state retained	R/W
K23	Port D3/K	0	0 Key-on wakeup invalid		
NZ 3	key-on wakeup control bit	1	Key-on wak	keup valid	
	Port D2/C	0	Key-on wakeup invalid		
K22	key-on wakeup control bit	1	0 Key-on wakeup invalid 1 Key-on wakeup valid		
K21	Port P21/AIN1	0	Key-on wak	keup invalid	
RZ1	key-on wakeup control bit	1	Key-on wak	keup valid	
K20	Port P20/AIN0	0	Key-on wak	keup invalid	
r\20	key-on wakeup control bit	1	 0 Key-on wakeup invalid 1 Key-on wakeup valid 0 Key-on wakeup invalid 1 Key-on wakeup valid 0 Key-on wakeup invalid 1 Key-on wakeup valid 0 Key-on wakeup invalid 0 Key-on wakeup invalid 	keup valid	

Table 2.1.5 Key-on wakeup control register K2

Note: "R" represents read enabled, and "W" represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P20, P21, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the **TPU2A** instruction. Table 2.1.6 shows the pull-up control register PU2.

Table 2.1.6 Pull-up control register PU2

P	ull-up control register PU2	at res	et:00002	at RAM back-up : state retained	W
PU23	Port D ₃ /K	0	0 Pull-up transistor OFF		
PU23	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU22	Port D ₂ /C	0	Pull-up transistor OFF		
PU22	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU21	Port P21/AIN1	0	Pull-up tran	sistor OFF	
PUZI	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU20	Port P20/AIN0	0	Pull-up tran	sistor OFF	
F U20	pull-up transistor control bit	1	Pull-up tran	isistor ON	

Note: "W" represents write enabled.



(7) Timer control register W6

Bit 0 of register W6 selects the P12/CNTR function, and bit 1 controls the CNTR output. Set the contents of this register through register A with the **TW6A** instruction. The contents of register W6 is transferred to register A with the **TAW6** instruction. Table 2.1.7 shows the timer control register W6.

Table 2.1	7 Timer	control	register	W6
-----------	---------	---------	----------	----

٢	Timer control register W6	at res	et:00002	at RAM back-up : state retained	R/W	
W63	Not used	0 1	This bit has no function, but read/write is enabled		oled.	
W62	Not used	0	This bit has no function, but read/write is enable		oled.	
		1				
W61	CNTR output control bit	0	Timer 1 underflow signal divided by 2 output			
**01		1	Timer 2 und	derflow signal divided by 2 output		
W60	W60 P12/CNTR function selection bit	0	P12 (I/O) / CNTR input			
VV60	F 12/CIVER TREACTOR Selection bit	1	P12 (input)	/ CNTR input/output		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, W63–W61 are not used.



2.1.3 Port application examples

(1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an N-channel open-drain and port P0 has the pull-up resistor.

Outline: The connecting required external part is just keys. **Specifications:** Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.





Fig. 2.1.1 Key input by key scan





2.1.4 Notes on use

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the Vss line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length. The CNVss pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVss/VPP pin to Vss through an approximate 5 k Ω resistor which is connected to the CNVss/VPP pin at the shortest distance.

(3) Note on multifunction

- The input/output of D₂, D₃, P₁₂ and P₁₃ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when AIN0, and AIN1 are selected.

(4) Connection of unused pins

Table 2.1.8 shows the connections of unused pins.

(5) SD, RD instructions

When the SD and RD instructions are used, do not set "01002" or more to register Y.

(6) Analog input pins

When both analog input AIN0, AIN1 and I/O port P2 function are used, note the following; • Selection of analog input pins

Even when P20/AIN0, P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."

Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P13/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.



Pin	Connections of unused pins Connection	Usage condition
Xin	Connect to Vss.	System operates by the on-chip oscillator. (Note 1)
Xout	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the on-chip oscillator. (Note 1)
D0, D1	Open. (Output latch is set to "1.")	
	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D2/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D3/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P13/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT
		pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)

Table 2.1.8 Connections of unused pins

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.

- 4: When selecting the key-on wakeup function, select also the pull-up function.
- 5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")

(Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

2.2 Interrupts

The 4501 Group has four interrupt sources : external (INT), timer 1, timer 2, and A/D. This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

2.2.1 Interrupt functions

(1) External 0 interrupt (INT)

The interrupt request occurs by the change of input level of INT pin. The interrupt valid waveform can be selected by the bits 1 and 2, and the INT pin input is controlled by the bit 3 of the interrupt control register 11.

■ External 0 interrupt INT processing

• When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

 When the interrupt is not used The interrupt is disabled and the SNZ0 instruction is valid when the bit 0 of register V1 is set to "0."

(2) Timer 1 interrupt

The interrupt request occurs by the timer 1 underflow.

■ Timer 1 interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.
- When the interrupt is not used The interrupt is disabled and the SNZT1 instruction is valid when the bit 2 of register V1 is set to "0."

(3) Timer 2 interrupt

The interrupt request occurs by the timer 2 underflow.

■ Timer 2 interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.
- When the interrupt is not used
 The interrupt is disabled and the SNZT2 instruction is valid when the bit 3 of register V1 is set to "0."

(4) A/D interrupt

The interrupt request occurs by the end of the A/D conversion.

■ A/D interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the A/D interrupt occurs, the interrupt processing is executed from address C in page 1.
- When the interrupt is not used The interrupt is disabled and the **SNZAD** instruction is valid when the bit 2 of register V2 is set to "0."

2.2.2 Related registers

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the **EI** instruction and disabled when INTE flag is cleared to "0" with the **DI** instruction.

When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the **EI** instruction is executed.

Note: The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

(2) Interrupt control register V1

Interrupt enable bit of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the **TV1A** instruction. In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A. Table 2.2.1 shows the interrupt control register V1.

· · ·				_
terrupt control register V1	at res	et: 00002	at RAM back-up : 00002 R/	W
Timer 2 interrupt enable bit	0	Interrupt dis	sabled (SNZT2 instruction is valid)	
Timer 2 interrupt enable bit	1	Interrupt en	abled (SNZT2 instruction is invalid) (Note	e 2)
2 Timer 1 interrupt enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)	
	1	Interrupt en	abled (SNZT1 instruction is invalid) (Note	e 2)
Netword	0	This bit bos	a no function, but road/write is enabled	
Not used	1		s no function, but read/write is enabled.	
V10 External 0 interrupt enable bit	0	Interrupt dis	sabled (SNZ0 instruction is valid)	
External o interrupt enable bit	1	Interrupt en	abled (SNZ0 instruction is invalid) (Note	e 2)
	terrupt control register V1 Timer 2 interrupt enable bit Timer 1 interrupt enable bit Not used External 0 interrupt enable bit	Timer 2 interrupt enable bit Timer 1 interrupt enable bit Not used 0 1 0 0 1 0 0 0 0 0	Timer 2 interrupt enable bit0Interrupt disTimer 1 interrupt enable bit0Interrupt disTimer 1 interrupt enable bit0Interrupt disNot used0This bit has11Interrupt enable bit01Interrupt enable bit01Interrupt enable bit011	Timer 2 interrupt enable bit 0 Interrupt disabled (SNZT2 instruction is valid) Timer 1 interrupt enable bit 0 Interrupt disabled (SNZT2 instruction is invalid) (Note 0 Interrupt disabled (SNZT1 instruction is valid) 1 Interrupt disabled (SNZT1 instruction is valid) 0 Interrupt enabled (SNZT1 instruction is invalid) (Note 0 Interrupt enabled (SNZT1 instruction is invalid) (Note 0 This bit has no function, but read/write is enabled. 0 Interrupt disabled (SNZ0 instruction is valid)

Table 2.2.1 Interrupt control register V1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

3: When the interrupt is set, V11 is not used.



(3) Interrupt control register V2

Interrupt enable bit of A/D is assigned to register V2. Set the contents of this register through register A with the **TV2A** instruction. In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A. Table 2.2.2 shows the interrupt control register V2.

Table	2.2.2	Interrupt	control	register	V2
-------	-------	-----------	---------	----------	----

Interrupt control register V2		at reset : 00002		at RAM back-up:00002	R/W	
V23	Not used	0 1	This bit has no function, but read/write is enabled.			
V22			Interrupt di	sabled (SNZAD instruction is valid)		
V Z Z	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid) (Note 2			
V21	1 Not used	0	This bit has	s no function, but read/write is enab	led	
٧ZI		1	I I I I I I I I I I I I I I I I I I I		ieu.	
V20	V20 Not used	0	This bit has no function, but read/write is en			
V20				is no function, but read/write is enabled.		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This instruction is equivalent to the NOP instruction.

3: When the interrupt is set, V23, V21 and V20 are not used.

(4) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit.

Each interrupt request flag is cleared to "0" when either;

•an interrupt occurs, or

•the next instruction is skipped with a skip instruction.



(5) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the TI1A instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A. Table 2.2.3 shows the interrupt control register I1.

	Interrupt control register I1		et:00002	at RAM back-up : state retained	R/W
I13			INT pin inp	ut disabled	•
113	INT pin input control bit (Note 2)	1	INT pin input enabled		
	Interrupt volid waveform for INIT	0	Falling wav	eform ("L" level of INT pin is recogn	ized with
112	Interrupt valid waveform for INT pin/return level selection bit	0	the SNZIO instruction)/"L" level		
112	(Note 2)	4	Rising wave	eform ("H" level of INT pin is recogn	ized with
	(NOTE 2)	1	the SNZIO	instruction)/"H" level	
I1 1	INT pin edge detection circuit	0	One-sided	edge detected	
111	control bit	1	Both edges	detected	
I1 0	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

Table 2.2.3 Interrupt control register I1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.



2.2.3 Interrupt application examples

(1) INT interrupt

The INT pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of both edges ("H" \rightarrow "L" or "L" \rightarrow "H").

Outline: An external 0 interrupt can be used by dealing with the change of edge ("H" \rightarrow "L" or "L" \rightarrow "H") in both directions as a trigger.

Specifications: An interrupt occurs by the change of an external signals edge ("H" \rightarrow "L" or "L" \rightarrow "H").

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

(2) Timer 1 interrupt

Constant period interrupts by a setting value to timer 1 can be used.

Outline: The constant period interrupts by the timer 1 underflow signal can be used. **Specifications:** Prescaler and timer 1 divide the system clock frequency f(XIN) = 4.0 MHz, and the timer 1 interrupt occurs every 1 ms.

Figure 2.2.3 shows a setting example of the timer 1 constant period interrupt.

(3) Timer 2 interrupt

Constant period interrupts by a setting value to timer 2 can be used.

Outline: The constant period interrupts by the timer 2 underflow signal can be used. **Specifications:** Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every about 1 ms.

Figure 2.2.4 shows a setting example of the timer 2 constant period interrupt.




Fig. 2.2.1 INT interrupt operation example

RENESAS

2.2 Interrupts






Fig. 2.2.2 INT interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.



RENESAS



RENESAS

2.2.4 Notes on use

(1) Setting of INT interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P13/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P13/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts

Multiple interrupts cannot be used in the 4501 Group.

(4) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P13/INT pin

The P13/INT pin need not be selected the external interrupt input INT function or the normal output port P13 function. However, the EXF0 flag is set to "1" when a valid waveform is input to INT pin even if it is used as an I/O port P13.

(6) Power down instruction

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.



2.3 Timers

The 4501 Group has two 8-bit timers (each has a reload register) and a 16-bit fixed dividing frequency timer which has the watchdog timer function.

This section describes individual types of timers, related registers, application examples using timers and notes.

2.3.1 Timer functions

(1) Timer 1

■ Timer operation

(Timer 1 has the timer 1 count start trigger function from P13/INT pin input)

- (2) Timer 2
 - Timer operation

(3) 16-bit timer

Watchdog function

Watchdog timer provides a method to reset the system when a program run-away occurs.

System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the **WRST** instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The **WRST** instruction has the skip function. When the **WRST** instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.



2.3.2 Related registers

(1) Interrupt control register V1

The external 0 interrupt enable bit is assigned to bit 0, timer 1 interrupt enable bit is assigned to bit 2, and the timer 2 interrupt enable bit is assigned to bit 3.

Set the contents of this register through register A with the **TV1A** instruction. The **TAV1** instruction can be used to transfer the contents of register V1 to register A.

Table 2.3.1 shows the interrupt control register V1.

Table 2.3.1	Interrupt	control	register	V1
-------------	-----------	---------	----------	----

Interrupt control register V1		at reset : 00002		at RAM back-up:00002	R/W	
V13	Timer 2 interrupt enable bit	0	Interrupt dis	sabled (SNZT2 instruction is valid)		
V 13	Timer 2 interrupt enable bit	1	Interrupt en	abled (SNZT2 instruction is invalid)	(Note 2)	
V12		Timon 4 internet enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)	
VIZ	/12 Timer 1 interrupt enable bit		Interrupt en	abled (SNZT1 instruction is invalid)	(Note 2)	
V11	Not used	0	This bit has	s no function, but read/write is ena	blod	
VII	11 Not used			s no function, but read/write is ena	bieu.	
V10	External 0 interrupt anable bit	0	Interrupt dis	sabled (SNZ0 instruction is valid)		
VIU EX	External 0 interrupt enable bit	1	Interrupt er	abled (SNZ0 instruction is invalid)	(Note 2)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When timer is used, V11 and V10 are not used.

(2) Timer control register W1

The timer 1 count start synchronous circuit control bit is assigned to bit 0, the timer 1 control bit is assigned to bit 1, the prescaler dividing ratio selection bit is assigned to bit 2, and the prescaler control bit is assigned to bit 3.

Set the contents of this register through register A with the **TW1A** instruction. The **TAW1** instruction can be used to transfer the contents of register W1 to register A.

Table 2.3.2 shows the timer control register W1.

Timer control register W1		et:00002	at RAM back-up : 00002	R/W		
W13 Prescaler control bit		Stop (state initialized)				
Prescaler control bit	1	Operating				
Prescaler dividing ratio selection	0	Instruction	clock divided by 4			
bit	1	Instruction	clock divided by 16			
W11 Timer 1 control bit		Stop (state	retained)			
		Operating				
Timer 1 count start synchronous	0	Count start	synchronous circuit not selected			
W10 circuit control bit		Count start	synchronous circuit selected			
	Prescaler control bit Prescaler dividing ratio selection bit Timer 1 control bit Timer 1 count start synchronous	Prescaler control bit Prescaler dividing ratio selection bit Timer 1 control bit Timer 1 count start synchronous 0 0 0 0 0 0 0 0 0	Prescaler control bit0Stop (statePrescaler dividing ratio selection bit0Instruction Instruction 0Timer 1 control bit0Stop (state 1Timer 1 count start synchronous 00Count start	Prescaler control bit0Stop (state initialized)Prescaler dividing ratio selection bit0Instruction clock divided by 4Dit1Instruction clock divided by 16Timer 1 control bit0Stop (state retained)Timer 1 count start synchronous0Count start synchronous circuit not selected		

Table 2.3.2 Timer control register W1

Note: "R" represents read enabled, and "W" represents write enabled.



(3) Timer control register W2

The timer 2 count source selection bits are assigned to bits 0 and 1, the timer 1 count auto-stop circuit control bit is assigned to bit 2 and the timer 2 control bit is assigned to bit 3. Set the contents of this register through register A with the **TW2A** instruction. The **TAW2** instruction can be used to transfer the contents of register W2 to register A. Table 2.3.3 shows the timer control register W2.

Table	2.3.3	Timer	control	register	W2

Timer control register W2		at reset : 00002		et:00002	at RAM back-up : state retained	R/W
			0 Stop (state retained)		retained)	
VVZ3	W23 Timer 2 control bit	1		Operating		
W22	Timer 1 count auto-stop circuit	0		Count auto-stop circuit not selected		
VVZ2	control bit (Note 2)			Count auto-stop circuit selected		
		W21	W20	Count source		
W21		0	0	Timer 1 un	Timer 1 underflow signal	
	Timer 2 count source selection	0	1	Prescaler output (ORCLK)		
W20		1	0	CNTR input		
			1	System clo	ck	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected.

(4) Timer control register W6

The P12/CNTR function selection bit is assigned to bit 0 and the CNTR output control bit is assigned to bit 1.

Set the contents of this register through register A with the **TW6A** instruction. The **TAW6** instruction can be used to transfer the contents of register W6 to register A.

Table 2.3.4 shows the timer control register W6.

Table 2.3.4 Timer control register W6

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W	
W63	Not used	0	This bit has no function, but read/write is enal		oled.	
		1				
W62	W62 Not used	0	This bit has	This bit has no function, but read/write is enabled.		
VV02		1				
		0	Timer 1 un	derflow signal divided by 2 output		
W61	CNTR output control bit	1	1 Timer 2 underflow signal divided by 2 output			
W60		0	P12 (I/O) /	CNTR input (Note 2)		
VV00	W60 P12/CNTR function selection bit -		P12 (input)	/ CNTR I/O (Note 2)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The CNTR input is valid only when the CNTR input is selected for the timer 2 count source.

3: When timer is used, W63 and W62 are not used.



2.3.3 Timer application examples

(1) Timer operation: measurement of constant period

The constant period by the setting timer count value can be measured.

Outline: The constant period by the timer 1 underflow signal can be measured. **Specifications:** Timer 1 and prescaler divides the system clock frequency f(XIN) = 4.0 MHz, and the timer 1 interrupt request occurs every 3 ms.

Figure 2.3.3 shows the setting example of the constant period measurement.

(2) CNTR output operation: piezoelectric buzzer output

Outline: Square wave output from timer 1 can be used for piezoelectric buzzer output. **Specifications:** 4 kHz square wave is output from the CNTR pin at system clock frequency f(XIN) = 4.0 MHz. Also, timer 1 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.4 shows the setting example of CNTR output.




Fig. 2.3.1 Peripheral circuit example

(3) CNTR input operation: event count

Outline: Count operation can be performed by using the signal (falling waveform) input from CNTR pin as the event.

Specifications: The low-frequency pulse from external as the timer 2 count source is input to CNTR pin, and the timer 2 interrupt request occurs every 100 counts.

Figure 2.3.5 shows the setting example of CNTR input.



(4) Timer operation: timer start by external input

Outline: The constant period can be measured by external input. **Specifications:** System clock frequency f(XIN) = 4 MHz and timer 1 operates by INT input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.6 shows the setting example of timer start.

(5) Watchdog timer

Watchdog timer provides a method to reset the system when a program run-away occurs. Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of timer 16-bit timers' 65534 counts or less (execute **WRST** instruction at a cycle of 65534 machine cycles or less).

Outline: Execute the WRST instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the WRST instruction is not executed and system reset occurs.
 Specifications: System clock frequency f(XIN) = 4.0 MHz is used, and program run-away is detected by executing the WRST instruction in 49 ms.

Figure 2.3.2 shows the watchdog timer function, and Figure 2.3.7 shows the example of watchdog timer.





Fig. 2.3.2 Watchdog timer function

RENESAS

2.3 Timers






Fig. 2.3.4 CNTR output setting example

2.3 Timers





Fig. 2.3.5 CNTR input setting example

However, specify the pulse width input to CNTR pin. Refer to section "2.3.4 Notes on use" for the timer external input period condition.

2.3 Timers






Fig. 2.3.7 Timer start by external input setting example (2)



Watchdog timer flag V	NDF1 is reset.	"O"	Watchdog timer flag WDF1 cleared (WRST instruction)	
When ① is ex	the watchdog ti ecuted, considerin er flag WDF1, inse	ig the skip o	<u>s cleared</u> f the next instruction according to the instruction after the WRST instruction.	
	Ma	in routine	execution	
not clear watchdog time errupt may be executed			ce routine.	
Vhen going to RAM	back-up mode_			
	WRST ; WD)F flag clear	ed	
	DI ; Inte	errupt disabl	ed	
		F instruction		
	POF			
	\downarrow			
			p mode)	

Fig. 2.3.8 Watchdog timer setting example

2.3.4 Notes on use

(1) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

(2) Count source

Stop timer 1 or 2 counting to change its count source.

(3) Reading the count values

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

(5) Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 2.3.9 Timer count start timing and count time when operation starts (T1, T2)

(7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(8) Pulse width input to CNTR pin

Table 2.3.5 shows the recommended operating condition of pulse width input to CNTR pin.

Table 2.3.5 Recommended operating condition of pulse width input to CNTR pin

Parameter	Condition	Rating value			Unit	
Farameter	Condition	Min.	Тур.	Max.	Onit	
Timer external input period	High-speed mode	3/f(XIN)				
("H" and "L" pulse width)	Middle-speed mode	6/f(XIN)				
	Low-speed mode	12/f(XIN)			S	
	Default mode	24/f(XIN)				




2.4 A/D converter

The 4501 Group has a 2-channel A/D converter with the 10-bit successive comparison method. This A/D converter can also be used as a comparator to compare analog voltages input from the analog

input pin with preset values.

This section describes the related registers, application examples using the A/D converter and notes.

Figure 2.4.1 shows the A/D converter block diagram.



2.4.1 Related registers

(1) A/D control register Q1

A/D operation mode control bit and analog input pin selection bits are assigned to register Q1. Set the contents of this register through register A with the **TQ1A** instruction. The **TAQ1** instruction can be used to transfer the contents of register Q1 to register A. Table 2.4.1 shows the A/D control register Q1.

Table 2.4.1 A/D control register Q1

A/D control register Q1			res	et: 00002 at RAM back-up: state retained R/W		
Q13	A/D operation mode control hit	0 A		A/D conversion mode		
Q13 A/D operation mode control bit		1		Comparator mode		
Q12	Not used	0 This bit has		This bit has no function, but read/write is enabled.		
			Q1 0	Selected pins		
Q11 ——— Analog input p Q10		0	0	AINO		
	Analog input pin selection bits	0	1	AIN1		
		1	0	Not available		
		1	1	Not available		

Notes 1: "R" represents read enabled, and "W" represents write enabled.2: When A/D converter is used, Q1₂ is not used.


2.4.2 A/D converter application examples

(1) A/D conversion mode

Outline: Analog input signal from a sensor can be converted into digital values. Specifications: Analog voltage values from a sensor is converted into digital values by using a 10bit successive comparison method. Use the AINO pin for this analog input.

Figure 2.4.2 shows the A/D conversion mode setting example.





2.4 A/D converter

2.4.3 Notes on use

(1) Note when the A/D conversion starts again


When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 2.4.3 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.






Fig. 2.4.4 Analog input external circuit example-2

Fig. 2.4.3 Analog input external circuit example-1

(3) Notes for the use of A/D conversion 2

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode with bit 3 of register Q1 (refer to Figure 2.4.5⁽¹⁾).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.
 Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with bit 3 of register Q1 during operating the A/D converter.




Fig. 2.4.5 A/D converter operating mode program example

(4) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as P2 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the highorder 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 2.4.2 shows the recommended operating conditions when using A/D converter.

Parameter	Condition	Limits			Unit	
Falameter	Condition	Min.	Тур.	Max.		
System clock frequency	VDD = VRST to 5.5 V (high-speed mode)		0.1		4.4	
(at ceramic resonance or	VDD = VRST to 5.5 V (middle-speed mode)		0.1		2.2	
RC oscillation) (Note 2)	VDD = VRST to 5.5 V (low-speed mode)	0.1		1.1		
	VDD = VRST to 5.5 V (default mode)		0.1		0.5	MHz
System clock frequency	VDD = VRST to 5.5 V (high-speed mode)		0.1		3.2	
(ceramic resonance	VDD = VRST to 5.5 V (middle-speed mode)	Duty	0.1		1.6	
selected, at external	VDD = VRST to 5.5 V (low-speed mode)	40 % to 60 %	0.1		0.8	
clock input)	VDD = VRST to 5.5 V (default mode)		0.1		0.4	

Table 2.4.2 Recommended operating conditions (when using A/D converter)

Notes 1: VRST: Detection voltage of voltage drop detection circuit.

2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



2.5 Reset

System reset is performed by applying "L" level to the RESET pin for 1 machine cycle or more when the following conditions are satisfied:

the value of supply voltage is the minimum value or more of the recommended operating conditions
oscillation is stabilized.


Then when "H" level is applied to RESET pin, the software starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (On-chip oscillator (internal oscillator) clock is counted for 5359 times). Figure 2.5.2 shows the oscillation stabilizing time.


2.5.1 Reset circuit


The 4501 Group has the voltage drop detection circuit.

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, <u>connect</u> a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.









2.5.2 Internal state at reset

Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.5.3 are undefined, so that set them to initial values.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Power down flag (P)	
External 0 interrupt request flag (EXF0)	
Interrupt control register V1	
Interrupt control register V1	
Interrupt control register V2	
• Timer 1 interrupt request flag (T1F)	
• Timer 2 interrupt request flag (T2F)	
A/D conversion completion flag ADF	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register W1	
Timer control register W2	
Timer control register W6	
Clock control register MR	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Pull-up control register PU2	
A/D control register Q1	
Carry flag (CY)	0
Register A	
Register B	
Register D	XXX
Register E	X X X X X X X X
Register X	
Register Y	
Register Z	XX
Stack pointer (SP)	
Operation source clock Or	n-chip oscillator (operation state)
Ceramic resonator	Operation state
RC oscillation circuit	Stop state
	"X" represents undefined.

Fig. 2.5.3 Internal state at reset



2.5.3 Notes on use

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.



2.6 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.6.1 shows the voltage drop detection circuit, and Figure 2.6.2 shows the operation waveform example of the voltage drop detection circuit.




Fig. 2.6.2 Voltage drop detection circuit operation waveform example

Note: Refer to section "3.1 Electrical characteristics" for the reset voltage of the voltage drop detection circuit.

2.7 RAM back-up

2.7.1 RAM back-up mode

The system enters RAM back-up mode when the **POF** or **POF2** instruction is executed after the **EPOF** instruction is executed. Table 2.7.1 shows the function and state retained at RAM back-up mode. Also, Table 2.7.2 shows the return source from this state.

(1) RAM back-up mode

As oscillation stops with RAM, the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

Function	RAM b	ack-up
Function	POF	POF2
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	x	×
Contents of RAM	0	0
Port level	(Note 6)	(Note 6)
Selected oscillation circuit	0	0
Timer control register W1	x	×
Timer control registers W2, W6	0	0
Clock control register MR	X	×
Interrupt control registers V1, V2	X	×
Interrupt control register I1	0	0
Timer 1 function	X	×
Timer 2 function	(Note 3)	(Note 3)
A/D function	X	x
Voltage drop detection circuit	O (Note 5)	×
Pull-up control registers PU0-PU2	0	0
Key-on wakeup control registers K0-K2	0	0
A/D control register Q1	0	0
External 0 interrupt request flag (EXF0)	X	×
Timer 1 interrupt request flag (T1F)	X	×
Timer 2 interrupt request flag (T2F)	(Note 3)	(Note 3)
A/D conversion completion flag (ADF)	X	x
Watchdog timer flag (WDF1)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	X	×
16-bit timer (WDT)	X (Note 4)	X (Note 4)
Interrupt enable flag (INTE)	X	×

Table 2.7.1 Functions and states retained at RAM back-up mode

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer flag WDF1 with the **WRST** instruction, and then execute the **POF or POF2** instruction.
- **5:** The voltage drop detection circuit is operating at the RAM back-up state and sytem reset occurs when the voltage drop is detected.
- **6:** As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained. As for the other ports, their output levels are retained at the RAM back-up.

Table 2.7.2 Return source and return condition	Table 2	.7.2	Return	source	and	return	condition
--	---------	------	--------	--------	-----	--------	-----------

F	Return source	Return condition	Remarks
	Port P0	Return by an external "L" level input.	Key-on wakeup function can be selected with
	Port P1 (Note)		every one port. Set the port using the key-on
dr	Port P2		wakeup function to "H" level before going into
wakeup nal	Port D2/C		the RAM back-up state.
wa Jnal	Port D3/K		
nal sig	Port P13/INT	Return by an external "H" level or "L"	Select the return level ("L" level or "H" level)
Exterr	(Note)	level input. The return level can be	with the bit 2 of register I1 according to the
ш		selected by register I12. When the	external state before going into the RAM back-
		return level is input, the EXF0 flag is	up state.
		not set.	

Note: When the bit 3 (K13) of the key-on wakeup control register K1 is "0", the key-on wakeup ("H" level or "L" level) of INT pin is set. When the K13 is "1", the key-on wakeup ("L" level) of port P13 is set.

(2) Start condition identification

When system returns from both RAM back-up mode and reset, software is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

Table 2.7.3 Start condition identification

P flag
1
0




Fig. 2.7.1 Start condition identified example



2.7.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P00–P03. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction. Table 2.7.4 shows the key-on wakeup control register K0.

Table 2.7.4 Key-on	wakeup	control	register	K0
--------------------	--------	---------	----------	----

Key-on wakeup control register K0			et:00002	at RAM back-up : state retained	R/W		
K03	Port P03	0	Key-on wakeup invalid				
KU3	key-on wakeup control bit	1	Key-on wakeup valid				
K02	Port P02	0	Key-on wakeup invalid				
KU2	key-on wakeup control bit	1	Key-on wakeup valid				
K01	Port P01	0	Key-on wakeup invalid				
KU1	key-on wakeup control bit	1	Key-on wak	keup valid			
K00	Port P00	0	Key-on wakeup invalid				
r\00	key-on wakeup control bit	1	Key-on wakeup valid				

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P10–P13. Set the contents of this register through register A with the **TK1A** instruction. The contents of register K1 is transferred to register A with the **TAK1** instruction. Table 2.7.5 shows the key-on wakeup control register K1.

Table 2.7.5 Key-on	wakeup	control	register	K1
--------------------	--------	---------	----------	----

Key-on wakeup control register K1		at reset : 00002		at RAM back-up : state retained	R/W		
Port P13/INT 0 P13 key-o				wakeup invalid/INT pin key-on wakeup valid			
K13	key-on wakeup control bit	wakeup control bit 1 P13 key-on wakeup valid/INT pin key		wakeup valid/INT pin key-on wakeu	y-on wakeup invalid		
	Port P12/CNTR	0	Key-on wakeup invalid				
K12	key-on wakeup control bit	1	Key-on wakeup valid				
K11	Port P11	0	Key-on wakeup invalid				
N 11	key-on wakeup control bit	1	Key-on wakeup valid				
K10	Port P10	0	Key-on wakeup invalid				
K10	key-on wakeup control bit	1	Key-on wakeup valid				

Note: "R" represents read enabled, and "W" represents write enabled.



(3) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P20, P21, D2/C and D3/K. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction. Table 2.7.6 shows the key-on wakeup control register K2.

Key-	on wakeup control register K2	at res	et:00002	at RAM back-up : state retained	R/W		
K23	Port D3/K	0	0 Key-on wakeup invalid				
rz3	key-on wakeup control bit	1	Key-on wakeup valid				
K22	Port D2/C	0	Key-on wakeup invalid				
NZ2	key-on wakeup control bit	1	Key-on wakeup valid				
K21	Port P21/AIN1	0	Key-on wakeup invalid				
NZ 1	key-on wakeup control bit	bit 1 Key-on wakeup valid		keup valid			
K20	Port P20/AIN0	0	Key-on wakeup invalid				
r\20	key-on wakeup control bit	1	Key-on wakeup valid				

Note: "R" represents read enabled, and "W" represents write enabled.

(4) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P00–P03 pull-up transistor. Set the contents of this register through register A with the **TPU0A** instruction. Table 2.7.7 shows the pull-up control register PU0.

Table 2.7.7 Pull-up control register PU0

Р	Pull-up control register PU0		et:00002	at RAM back-up : state retained	W			
Port P03		0	Pull-up tran	sistor OFF				
PU03	pull-up transistor control bit	1	Pull-up transistor ON					
Port P02		0	Pull-up transistor OFF					
PU02	pull-up transistor control bit	1	Pull-up transistor ON					
PU01	Port P01	0	Pull-up transistor OFF					
P001	pull-up transistor control bit	1	Pull-up transistor ON					
PU00	Port P00	0	Pull-up transistor OFF					
F 000	pull-up transistor control bit	1	Pull-up transistor ON					

Note: "W" represents write enabled.



(5) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P10–P13 pull-up transistor. Set the contents of this register through register A with the **TPU1A** instruction. Table 2.7.8 shows the pull-up control register PU1.

Table 2.7.8 Pull-up control register F	PU1	
--	-----	--

P	ull-up control register PU1	at reset : 00002		at RAM back-up : state retained	W		
Port P13/INT		0	Pull-up transistor OFF				
PU13	pull-up transistor control bit 1 Pull-up transistor ON		sistor ON				
Port P12/CNTR		0	Pull-up transistor OFF				
PU12	pull-up transistor control bit	1	Pull-up transistor ON				
PU11	Port P11	0	Pull-up transistor OFF				
PUT	pull-up transistor control bit	1	Pull-up transistor ON				
PU10	Port P10	0	Pull-up tran	sistor OFF			
FUIU	pull-up transistor control bit	1	Pull-up tran	sistor ON			

Note: "W" represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P20, P21, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the **TPU2A** instruction. Table 2.7.9 shows the pull-up control register PU2.

Table 2.7.9 Pull-up control register PU2

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained	W		
PU23 Port D3/K		0	Pull-up transistor OFF				
PU23	pull-up transistor control bit	1	Pull-up transistor ON				
	Port D ₂ /C	0	Pull-up transistor OFF				
PU22	pull-up transistor control bit	1	Pull-up transistor ON				
PU21	Port P21/AIN1	0	Pull-up trar	ull-up transistor OFF			
PU21	pull-up transistor control bit	1	Pull-up transistor ON				
PU20	Port P20/AIN0	0	Pull-up transistor OFF				
FU20	pull-up transistor control bit	1	Pull-up transistor ON				

Note: "W" represents write enabled.



(7) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the TI1A instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A. Table 2.7.10 shows the interrupt control register I1.

	Interrupt control register 11		et:00002	at RAM back-up : state retained	R/W			
l13	I13 INT pin input control bit (Note 2)		INT pin input disabled					
113		1	INT pin inp	INT pin input enabled				
	Interrupt valid waveform for INT	0	Falling waveform ("L" level of INT pin is recognized with		ized with			
112	pin/return level selection bit	0	the SNZIO instruction)/"L" level					
112		1	Rising wave	eform ("H" level of INT pin is recogn	ized with			
	(Note 2)		the SNZIO	instruction)/"H" level				
 1 1	INT pin edge detection circuit	0	One-sided	edge detected				
111	control bit	1	Both edges detected					
I1 0	INT pin	0	Disabled					
110	timer 1 control enable bit	1	Enabled					

Table 2.7.10 Interrupt control register I1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, after the one instruction is executed, clear EXF0 flag with the SNZ0 instruction while the bit 0 (V10) of register V1 is "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.



2.7.3 Notes on use

(1) Key-on wakeup function

After setting ports (P0, P1, D2/C, D3/K, P20/AIN0 and P21/AIN1 specified with register K0–K2) which key-on wakeup function is valid to "H," execute the **POF** or **POF2** instruction.

If one of ports which key-on wakeup function is valid is in the "L" level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up

After system returns from RAM back-up, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P13/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM backup mode (**POF** and **POF2** instructions) cannot be used.



2.8 Oscillation circuit

The 4501 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The ceramic resonance and the RC oscillation can be used for the source clock.

After system is released from reset, the 4501 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

2.8.1 Oscillation circuit

(1) f(XIN) clock generating circuit

The ceramic resonator or RC oscillation can be used for the source oscillation (f(XIN)) of the MCU.

After system is released from reset, the 4501 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the **CMCK** instruction. When the RC oscillation is used, execute the **CRCK** instruction. The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the **CMCK** or the **CRCK** instruction is not executed in program, the 4501 Group operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to VSS and leave XOUT pin open (Figure 2.8.2).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.




Fig. 2.8.1 Switch to ceramic resonance/RC oscillation




Fig. 2.8.2 Handling of XIN and XOUT when operating on-chip oscillator



(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 2.8.3).

As for the oscillation frequency, do not exceed the values shown in the Table 2.8.1.




Fig. 2.8.3 Ceramic resonator external circuit

				-	
Table 2.8.1	Maximum	value o	of oscillation	frequency	and supply voltage
	maximani	Turuo o		noquonoy	and oupping ronago

Supply voltage	(System clock)	Oscillation frequency
2.7 V (Note) to 5.5 V	(f(XIN)) High-speed mode	4.4 MHz
	(f(XIN)/2) Middle-speed mode	
	(f(XIN)/4) Low-speed mode	
	(f(XIN)/8) Default mode	

Note: System is in the reset state when the value is under the detection voltage.

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 2.8.4).

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.




Fig. 2.8.4 External RC oscillation circuit



2.8.2 Oscillation operation

System clock is supplied to CPU and peripheral device as the standard clock for the microcomputer operation. For the 4501 Group, the clock supplied from the on-chip oscillator (internal oscillator) or the ceramic resonance circuit, RC oscillation circuit is selected from the high-speed mode (f(XIN)), middle-speed mode (f(XIN)/2), low-speed mode (f(XIN)/4) or default mode (f(XIN)/8) with the register MR. Figure 2.8.5 shows the structure of the clock control circuit.




Fig. 2.8.5 Structure of clock control circuit



2.8.3 Notes on use

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the onchip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(3) External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.



CHAPTER 3

APPENDIX

- 3.1 Electrical characteristics
- **3.2** Typical characteristics
- 3.3 List of precautions
- 3.4 Notes on noise
- 3.5 Package outline

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage P0, P1, P2, D2/C, D3/K, RESET, XIN		-0.3 to VDD+0.3	V
Vi	Input voltage D0, D1		-0.3 to 13.0	V
Vi	Input voltage AIN0–AIN1		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D2/C, D3/K, RESET		-0.3 to VDD+0.3	V
Vo	Output voltage D0, D1	Output transistors in cut-off state	-0.3 to 13.0	V
Vo	Output voltage Xout		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions $1(Ta = -20 \degree C \text{ to } 85 \degree C, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ unless otherwise noted})$

0	Descenter	Ossellition			Limits		11.2
Symbol	Parameter	Condition	IS	Min.	Тур.	Max.	Unit
Vdd	Supply voltage	High-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.7		5.5	V
		Middle-speed mode		(Note 1)			
		Low-speed mode					
		Default mode					
Vram	RAM back-up voltage	(at RAM back-up mode	with the POF2	1.8 (Note 2)			V
		instruction)					
Vss	Supply voltage				0		V
Viн	"H" level input voltage	P0, P1, P2, D2, D3, XIN		0.8Vdd		Vdd	V
Viн	"H" level input voltage	D0, D1		0.8Vdd		12	V
Viн	"H" level input voltage	RESET		0.85Vdd		Vdd	V
Viн	"H" level input voltage	С, К	VDD = 4.0 to 5.5 V	0.5Vdd		Vdd	V
			VDD = 2.7 to 5.5 V	0.7Vdd		Vdd	V
Viн	"H" level input voltage	CNTR, INT		0.85Vdd		Vdd	V
VIL	"L" level input voltage	P0, P1, P2, D0–D3, XIN		0		0.2Vdd	V
Vil	"L" level input voltage	С, К		0		0.16Vdd	
Vil	"L" level input voltage	RESET		0		0.3Vdd	V
Vil	"L" level input voltage	CNTR, INT		0		0.15Vdd]
loL(peak)	"L" level peak output current	P2, RESET	VDD = 5.0 V			10	mA
loL(peak)	"L" level peak output current	D0, D1	VDD = 5.0 V			40	mA
loL(peak)	"L" level peak output current	D2/C, D3/K	VDD = 5.0 V			24	mA
loL(peak)	"L" level peak output current	P0, P1	VDD = 5.0 V			24	mA
loL(avg)	"L" level average output current	P2, RESET (Note 3)	VDD = 5.0 V			5.0	mA
loL(avg)	"L" level average output current	D0, D1 (Note 3)	VDD = 5.0 V			30	mA
loL(avg)	"L" level average output current	D2/C, D3/K (Note 3)	Vdd = 5.0 V			15	mA
IOL(avg)	"L" level average output current	P0, P1 (Note 3)	VDD = 5.0 V			12	mA
ΣIOL(avg)	"L" level total average current	P2, D, RESET				80	mA
		P0, P1				80	mA

Notes 1: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (system enters into the reset state when the value is VRST or less). In the RAM back-up mode with the POF2 instruction, the voltage drop detection circuit stops.

3: The average output current (IOH, IOL) is the average value during 100 ms.






Table 3.1.3 Recommended operating conditions 2

(Ta = -20 °C to 85 °C, VDD = 2.7 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions		Limits			Unit
Cymbol	Falanetei			Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	High-speed mode				4.4	MHz
	(with a ceramic resonator/	Middle-speed mode					
	RC oscillation) (Note)	Low-speed mode					
		Default mode					
f(XIN)	Oscillation frequency	High-speed mode				3.2	MHz
	(with a ceramic resonator selected,	Middle-speed mode					
	external clock input)	Low-speed mode					
		Default mode					
$\Delta f(XIN)$	Oscillation frequency error	$VDD = 5.0 V \pm 10 \%$,				±17	%
	(at RC oscillation, error value of	Ta = 25 °C, –20 to 85 °C					
	exteranal R, C not included)						
	Note: use 30 pF capacitor and vary external R						
f(CNTR)	Timer external input frequency	High-speed mode				f(XIN)/6	Hz
		Middle-speed mode				f(XIN)/12	
		Low-speed mode				f(XIN)/24]
		Default mode				f(XIN)/48	
tw(CNTR)	Timer external input period	High-speed mode		3/f(XIN)			s
	("H" and "L" pulse width)	Middle-speed mode		6/f(XIN)]
		Low-speed mode		12/f(XIN)			
		Default mode		24/f(XIN)			
TPON	Valid supply voltage rising time for	$VDD = 0 \rightarrow 2.0 V$				100	μs
	power-on reset circuit						

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics (Ta = -20 °C to 85 °C, V_{DD} = 2.7 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Test conditions		Limits			Unit
Symbol		arameter			Min.	Тур.	Max.	Unit
Vol	L "L" level output voltage P0, P1 VDD = 5.0 V IOL = 12 mA		IOL = 12 mA			2.0	V	
				IOL = 4.0 mA			0.9	
Vol	"L" level output	voltage P2, RESET	VDD = 5.0 V	IOL = 5.0 mA			2.0	V
				IOL = 1.0 mA			0.6	
Vol	"L" level output	voltage D0, D1	VDD = 5.0 V	IOL = 30 mA			2.0	V
				IOL = 10 mA			0.9	
Vol	"L" level output	voltage D2/C, D3/K	VDD = 5.0 V	IOL = 15 mA			2.0	V
				IOL = 5.0 mA			0.9	
Іін	"H" level input c	urrent	VI = VDD				1.0	μA
	P0, P1, P2, D2/0	C, D3/K, RESET						
Ін	"H" level input c	urrent D0, D1	VI = 12 V				1.0	μA
lı∟	"L" level input cu	Irrent P0, P1, P2	VI = 0 V P0, P1, P2 No pull-up		-1.0			μA
lı∟	"L" level input current		VI = 0 V, D2/C, D3/K, No pull-up		-1.0			μA
	D0, D1, D2/C, D3	3/K						
Idd	Supply current	at active mode	VDD = 5.0 V	High-speed mode		1.7	5.0	mA
		(Notes 1, 2)	f(XIN) = 4.0 MHz	Middle-speed mode		1.3	3.9	
				Low-speed mode		1.1	3.3	1
				Default mode		1.0	3.0	1
		at RAM back-up mode	VDD = 5.0 V			50	100	μA
		(POF instruction execution)						
		at RAM back-up mode	Ta = 25 °C			0.1	1.0	μA
		(POF2 instruction execution)	VDD = 5.0 V				10]
			VDD = 3.0 V				6.0	
Rpu	Pull-up resistor	value	VI = 0 V, VDD = 5.0 V		30	60	150	kΩ
	P0, P1, P2, D2/0	C, D3/K, RESET						
VT+ – VT–	Hysteresis INT,	CNTR	VDD = 5.0 V			0.25		V
VT+ – VT–	Hysteresis RESE	T	VDD = 5.0 V			1.2		V
f(RING)	On-chip oscillato	r clock frequency (Note 3)	VDD = 5.0 V		1.0	2.0	3.0	MHz

Notes 1: The operation current of the voltage drop detection circuit is included.

2: When the A/D converter is used, the A/D operation current (IADD) is included.

3: When system operates by the on-chip oscillator, the system clock frequency is the on-chip oscillator clock divided by the dividing ratio selected with register MR.

3.1.4 A/D converter recommended operating conditions

Table 3.1.5 A/D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter		Conditions		Limits			
Symbol Palameter		Conditions		Min.	Тур.	Max.	Unit	
Vdd	Supply voltage	Ta = 25 °C		2.7 (Note)		5.5	V	
		Ta = -20 °C to 85 °C		3.0		5.5	V	
Via	Analog input voltage			0		VDD+2LSB	V	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V	High-speed mode	0.1			MHz	
			Middle-speed mode	0.2			MHz	
			Low-speed mode	0.4			MHz	
			Default mode	0.8			MHz	

Note: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

Table 3.1.6 A/D converter characteristics

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter Test conditions		aat aanditiana		- Unit		
Symbol			Min.	Тур.	Max.		
-	Resolution					10	bits
-	Linearity error	Ta = 25 °C, VDD =	2.7 to 5.5 V			±2.0	LSB
		Ta = -25 °C to 85	°C, VDD = 3.0 V to 5.5 V				
-	Differential non-linearity error	Ta = 25 °C, VDD =	2.7 to 5.5 V			±0.9	LSB
		Ta = -25 °C to 85	°C, VDD = 3.0 V to 5.5 V				
Vot	Zero transition voltage	VDD = 5.12 V		10	20	30	mV
VFST	Full-scale transition voltage	VDD = 5.12 V		5115	5125	5135	mV
IAdd	A/D operating current (Note 1)	VDD = 5.0 V	f(XIN) = 0.4 MHz to 4.0 MHz		0.3	0.9	mA
TCONV	A/D conversion time	f(XIN) = 4.0 MHz	High-speed mode			46.5	μs
			Middle-speed mode			93.0	
			Low-speed mode			186	
			Default mode			372	
-	Comparator resolution	Comparator mode				8	bits
-	Comparator error (Note 2)	VDD = 5.12 V				±20	mV
-	Comparator comparison time	f(XIN) = 4.0 MHz	High-speed mode			6.0	μs
			Middle-speed mode			12	
			Low-speed mode			24	
			Default mode			48	

Notes 1: When the A/D converter is used, the IADD is included to IDD.

2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

— Logic value of comparison voltage Vref—

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



3.1.5 Voltage drop detection circuit characteristics

Table 3.1.7 Voltage drop detection circuit characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol Parameter		Test conditions		Limits			Unit
				Min.	Тур.	Max.	Unit
Vpot	Detection voltage (Note 1)			2.7		4.2	V
Vrst	Detection voltage (Note 1)	Ta = 25 °C		3.3	3.5	3.7	
IRST	Operation current of voltage	RAM back-up mode	VDD = 5.0 V		50	100	μA
1821	drop detection circuit	(POF instruction execution) (Note 2)					

Notes 1: The detected voltage (VRST) is defined as the voltage when reset occurs while the supply voltage (VDD) is falling.

2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (It stops in the RAM back-up with the POF2 instruction).

3.1.6 Basic timing diagram

Parameter	Machine cycle Pin name	Mi	Mi+1
Clock	XIN : high-speed mode (System clock = f(XIN))		
	XIN : middle-speed mode (System clock = f(XIN)/2)		
	XIN : low-speed mode (System clock = f(XIN)/4)		huuhuuu
	XIN : default mode (System clock = f(XiN)/8)	הטטטטטאלאסטט	
Port D output	D0, D1, D2/C, D3/K		
Port D input	D0, D1, D2/C, D3/K		
Port P0, P1, P2 output	P00–P03 P10–P13 P20, P21		
Port P0, P1, P2 input	P00–P03 P10–P13 P20, P21		
Timer output	CNTR		
Timer input	CNTR		
Interrupt input	INT		


3.2 Typical characteristics


The data described below are characteristic examples for the 4501 Group. Unless otherwise noted, the characteristics for Mask ROM version are shown here. The data shown here are just characteristics examples and are not guaranteed. For rated values, refer to "3.1 Electrical characteristics".

Standard characteristics are different between Mask ROM version and One Time PROM version, due to the difference in the manufacturing processes.

Even in the MCUs which have the same memory type, standard characteristics are different in each sample, too.


3.2.1 VDD-IDD characteristics






(3) V_{DD} -I_{DD} characteristics (Ta = 25 °C, f(X_{IN}) = 1 MHz, at ceramic resonance)

Vdd [V]



(5) R-I_{DD} characteristics (Ta = 25 °C, at RC oscillation, V_{DD} = 5 V, C = 33 pF)






(7) V_{DD} -I_{DD} characteristics (Ta = 25 °C, at RAM back-up)

Vdd [V]


Rev.2.01 Feb 07, 2005 REJ09B0192-0201




3.2.2 Frequency characteristics




(1) On-chip oscillator frequency VDD-f(RING) characteristics






(3) RC oscillation frequency (R-f(X_{IN})) characteristics (V_{DD} = 5.0 V, Ta = 25 °C, C = 33pF)







(4) RC oscillation frequency (Ta-f(X_{IN})) characteristics ($V_{DD} = 5.0 \text{ V}, \text{ C} = 33\text{pF}$)




3.2.3 VOL-IOL characteristics ($V_{DD} = 5 V$)

(3) Ports D0, D1












(5) **RESET** pin



Vdd [V]







3.2.5 VDD-RPU characteristics (Ports P0-P2, D2/C, D3/K, RESET)


VDD (V)







3.2.6 Analog input current characteristics pins VAIN-IAIN (VDD = 5 V, high-speed mode, Ta = 25 °C)








Analog input voltage VAIN (V)




3.2.7 A/D converter operation current (VDD-AlDD) characteristics (Ta = 25 °C)

3.2.8 Voltage drop detection circuit characteristics




(1) Detection voltage (Mask ROM version)



VDD [V]

Rev.2.01 Feb 07, 2005 REJ09B0192-0201




3.2.9 A/D converter typical characteristics

Fig. 3.2.1 A/D conversion characteristics data

Figure 3.2.1 shows the A/D accuracy measurement data.

For the A/D converter characteristics, refer to the section 3.1 Electrical characteristics.



(1) VDD = 5.12 V, XIN = 4 MHz (high-speed mode), Ta = 25 °C



3.3 List of precautions

3.3.1 Program counter

Make sure that the PC_H does not specify after the last page of the built-in ROM.

3.3.2 Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

3.3.3 Notes on I/O port

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the Vss line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length. The CNVss pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM

version.

Connect the CNVss/VPP pin to Vss through an approximate 5 k Ω resistor which is connected to the CNVss/VPP pin at the shortest distance.

(3) Note on multifunction

- The input/output of D₂, D₃, P1₂ and P1₃ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when A_{IN0} and A_{IN1} are selected.

(4) Connection of unused pins

Table 3.3.1 shows the connections of unused pins.

(5) SD, RD instructions

When the SD and RD instructions are used, do not set " 0100_2 " or more to register Y.

(6) Analog input pins

When both analog input A_{IN0} and A_{IN1} and I/O port P2 function are used, note the following; • Selection of analog input pins

Even when P_{20}/A_{IN0} and P_{21}/A_{IN1} are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P1₃/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

Pin	Connection	Usage condition		
Xin	Connect to Vss.	System operates by the on-chip oscillator. (Note 1)		
Хоит	Open.	System operates by the external clock.		
		(The ceramic resonator is selected with the CMCK instruction.)		
		System operates by the RC oscillator.		
		(The RC oscillation is selected with the CRCK instruction.)		
		System operates by the on-chip oscillator. (Note 1)		
D0, D1	Open. (Output latch is set to "1.")			
	Open. (Output latch is set to "0.")			
	Connect to Vss.			
D ₂ /C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)		
D ₃ /K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
	Connect to Vss.	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)		
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
	Connect to Vss.	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)		
P1 ₂ /CNTR	Open. (Output latch is set to "0.")			
		selected. (Notes 2, 3)		
	Connect to Vss.	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
P1 ₃ /INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT		
		pin is disabled. (Notes 4, 5)		
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
	Connect to Vss.	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
P20/AIN0	Open. (Output latch is set to "1.")			
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		
	Connect to Vss.	The pull-up function and the key-on wakeup function are not		
		selected. (Notes 2, 3)		

Table 3.3.1 Connections of unused pins

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.

Do not select the key-on wakeup function.

4: When selecting the key-on wakeup function, select also the pull-up function.

5: Clear the bit 3 (I1₃) of register I1 to "0" to disable to input to INT pin (after reset: $I1_3 = "0"$)

(Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

3.3.4 Notes on interrupt

(1) Setting of INT interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P1₃/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P1₃/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts

Multiple interrupts cannot be used in the 4501 Group.

(4) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P1₃/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 3.3.1 ①) and then, change the bit 3 of register I1.

In addition, execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 3.3.1 ⁽²⁾).

Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.1 3).

:				
LA	4 ; (XXX0 ₂)			
TV1A	; The SNZ0 instruction is valid ①			
LA	8 ; (1XXX ₂)			
TI1A	; Control of INT pin input is changed			
NOP	;2			
SNZ0	; The SNZ0 instruction is executed			
	(EXF0 flag cleared)			
NOP	;3			
:				
X : these bits are not used here.				

Fig. 3.3.1 External 0 interrupt program example-1



Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 3.3.2 ①).

:	
LA TI1A DI	0; (00XX ₂) ; Input of INT disabled
EPOF POF	; RAM back-up
•	${f X}$: these bits are not used here.

Fig. 3.3.2 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the $P1_3/INT$ pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 3.3.3 ①) and then, change the bit 2 of register I1.

In addition, execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 3.3.3 @).

Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.3 3).

:					
LA ·	4	; (XXX02)			
TV1A		; The SNZ0 instruction is valid $\textcircled{1}$			
LA	12	; (X1XX2)			
TI1A		; Interrupt valid waveform is changed			
NOP					
SNZ0		; The SNZ0 instruction is executed (EXF0 flag cleared)			
NOP .					
X : these bits are not used here.					

Fig. 3.3.3 External 0 interrupt program example-3

(6) Power down instruction

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

3.3.5 Notes on timer

(1) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

- (2) Count source Stop timer 1 or 2 counting to change its count source.
- (3) Reading the count values Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the **T1AB** or **T2AB** instruction to write its data.

(5) Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 3.3.4 Timer count start timing and count time when operation starts (T1, T2)

(7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

Table 3.3.2 shows the recommended operating condition of pulse width input to CNTR pin.

Parameter	Condition	Rating value			Unit	
Falameter	Condition	Min.	Тур.	Max.		
Timer external input period	High-speed mode	3/f(X _{IN})				
("H" and "L" pulse width)	Middle-speed mode	6/f(XIN)				
	Low-speed mode	12/f(XIN)			S	
	Default mode	24/f(XIN)				



⁽⁸⁾ Pulse width input to CNTR pin

3.3.6 Notes on A/D conversion

(1) Note when the A/D conversion starts again


When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 3.3.5 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.6 In addition, test the application products sufficiently.






Fig. 3.3.6 Analog input external circuit example-2

Fig. 3.3.5 Analog input external circuit example-1

(3) Notes for the use of A/D conversion 2

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode with bit 3 of register Q1 (refer to Figure 3.3.7⁽¹⁾).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.
 Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with bit 3 of register Q1 during operating the A/D converter.




Fig. 3.3.7 A/D converter operating mode program example

(4) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as P2 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the highorder 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 3.3.3 shows the recommended operating conditions when using A/D converter.

Parameter	Condition		Limits		
Falameter			Тур.	Max.	Unit
System clock frequency	m clock frequency VDD = VRST to 5.5 V (high-speed mode)			4.4	
(at ceramic resonance or	at ceramic resonance or VDD = VRST to 5.5 V (middle-speed mode)			2.2	
RC oscillation) (Note 2)	RC oscillation) (Note 2) VDD = VRST to 5.5 V (low-speed mode)			1.1	
	VDD = VRST to 5.5 V (default mode)	0.1		0.5	MHz
System clock frequency	VDD = VRST to 5.5 V (high-speed mode)	0.1		3.2	101112
(ceramic resonance	VDD = VRST to 5.5 V (middle-speed mode) Duty	0.1		1.6	
selected, at external	VDD = VRST to 5.5 V (low-speed mode) 40 % to 60	% 0.1		0.8	
clock input)	VDD = VRST to 5.5 V (default mode)	0.1		0.4	

Table 3.3.3 Recommended operating conditions (when using A/D converter)

Notes 1: VRST: Detection voltage of voltage drop detection circuit.

2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.3.7 Notes on reset

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and V_{SS} at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.



3.3.8 Notes on RAM back-up

(1) Key-on wakeup function

After setting ports (P0, P1, D₂/C, D₃/K, P2₀/A_{IN0} and P2₁/A_{IN1} specified with register K0–K2) which keyon wakeup function is valid to "H," execute the **POF** or **POF2** instruction.

If one of ports which key-on wakeup function is valid is in the "L" level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up

After system returns from RAM back-up, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P1₃/INT pin

When the bit 3 of register 11 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) External clock

When the external signal clock is used as the source oscillation $(f(X_{IN}))$, note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.



3.3.9 Notes on oscillation control

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the onchip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(3) External clock

When the external signal clock is used as the source oscillation $(f(X_{IN}))$, note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

3.3.11 Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

(2) Wiring for $\overline{\text{RESET}}$ input pin

Make the length of wiring which is connected to the $\overrightarrow{\text{RESET}}$ input pin as short as possible. Especially, connect a capacitor across the $\overrightarrow{\text{RESET}}$ input pin and the Vss pin with the shortest possible wiring.

Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the RESET pin is required. If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the RESET input pin

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.4.3 Wiring for clock I/O pins

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

Reason

The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 3.4.4 Wiring for CNVss pin



- (5) Wiring to VPP pin of built-in PROM version In the built-in PROM version of the 4501 Group, the CNVss pin is also used as the built-in PROM power supply input pin VPP.
 - When the VPP pin is also used as the CNVss pin

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series and also to the VSS pin. When not connecting the resistor, make the length of wiring between the VPP pin and the VSS pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 k Ω resistor is used in the Mask ROM version, the microcomputer operates correctly.

• Reason

The VPP pin of the built-in PROM version is the power source input pin for the builtin PROM. When programming in the builtin PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

3.4.2 Connection of bypass capacitor across Vss line and VDD line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig. 3.4.6 Bypass capacitor across the Vss line and the VDD line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 3.4.7 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.8 Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.10 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.



3.4 Notes on noise

<The main routine>

 Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.





Fig. 3.4.11 Watchdog timer by software



3.5 Package outline





RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER
USER'S MANUAL
4501 GroupPublication Data :Rev.1.00 Nov 29, 2002
Rev.2.01 Feb 07, 2005Published by :Sales Strategic Planning Div.
Renesas Technology Corp.

^{© 2005.} Renesas Technology Corp., All rights reserved. Printed in Japan.

4501 Group User's Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan