

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

4501 Group

User's Manual

RENESAS 4-BIT CISC SINGLE-CHIP
MICROCOMPUTER
4500 SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

REVISION HISTORY

4501 Group User's Manual

| Rev. | Date | Description | |
|------|--------------|--|---|
| | | Page | Summary |
| 1.00 | Nov 29, 2002 | – | First edition issued |
| 2.00 | Aug 27, 2004 | All pages 1-5 1-6 1-25 1-27 1-31 1-32 1-33 1-42 1-52 3-8 3-29 3-34 | Words standardized: On-chip oscillator, A/D converter Power dissipation "Ta=25°C" added. Description of RESET pin revised. Fig.20 : Some description revised. Fig.22 : Note 5 added. Some description revised. Fig.25 : "DI" instruction added. Table 11: Revised. Table 15 : Port level revised, Note 6 added. Note on Power Source Voltage added. Some description revised. Fig.3.3.3 : Some description revised. Note on Power Source Voltage added. |
| 2.01 | Feb 07, 2005 | 1-2 1-3 1-5 1-30 1-50 1-104 1-105 2-32 3-30 3-41 | Package name revised. Package name revised. Package name revised. • Timer 1 and timer 2 count start timing and count time when operation starts added. • Timer 1 and timer 2 count start timing and count time when operation starts added. Package name revised. Package name revised. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. (6) Timer 1 and timer 2 count start timing and count time when operation starts added. Package outline revised. |
| | | | |

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

- **CHAPTER 1 HARDWARE**

This chapter describes features of the microcomputer and operation of each peripheral function.

- **CHAPTER 2 APPLICATION**

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

- **CHAPTER 3 APPENDIX**

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Renesas Technology Corp." Homepage (<http://www.renesas.com/en/rom>).

As for the Development tools and related documents, refer to the Software and Tools (<http://www.renesas.com/en/tools>) of "Renesas Technology Corp." Homepage.

Table of contents

CHAPTER 1 HARDWARE

| | |
|--|--------------|
| DESCRIPTION | 1-2 |
| FEATURES | 1-2 |
| APPLICATION | 1-2 |
| PIN CONFIGURATION | 1-3 |
| BLOCK DIAGRAM | 1-4 |
| PERFORMANCE OVERVIEW | 1-5 |
| PIN DESCRIPTION | 1-6 |
| MULTIFUNCTION | 1-6 |
| PORT FUNCTION | 1-7 |
| DEFINITION OF CLOCK AND CYCLE | 1-7 |
| CONNECTIONS OF UNUSED PINS | 1-8 |
| PORT BLOCK DIAGRAMS | 1-9 |
| FUNCTION BLOCK OPERATIONS | 1-14 |
| CPU | 1-14 |
| PROGRAM MEMORY (ROM) | 1-17 |
| DATA MEMORY (RAM) | 1-18 |
| INTERRUPT FUNCTION | 1-19 |
| EXTERNAL INTERRUPTS | 1-23 |
| TIMERS | 1-26 |
| WATCHDOG TIMER | 1-31 |
| A/D CONVERTER | 1-33 |
| RESET FUNCTION | 1-38 |
| VOLTAGE DROP DETECTION CIRCUIT | 1-41 |
| RAM BACK-UP MODE | 1-42 |
| CLOCK CONTROL | 1-47 |
| ROM ORDERING METHOD | 1-49 |
| LIST OF PRECAUTIONS | 1-50 |
| CONTROL REGISTERS | 1-53 |
| INSTRUCTIONS | 1-57 |
| SYMBOL | 1-57 |
| INDEX LIST OF INSTRUCTION FUNCTION | 1-58 |
| MACHINE INSTRUCTIONS (INDEX BY ALPHABET) | 1-62 |
| MACHINE INSTRUCTIONS (INDEX BY TYPES) | 1-90 |
| INSTRUCTION CODE TABLE | 1-102 |
| BUILT-IN PROM VERSION | 1-104 |

CHAPTER 2 APPLICATION

| | |
|---|-------------|
| 2.1 I/O pins | 2-2 |
| 2.1.1 I/O ports | 2-2 |
| 2.1.2 Related registers | 2-5 |
| 2.1.3 Port application examples | 2-9 |
| 2.1.4 Notes on use | 2-10 |
| 2.2 Interrupts | 2-12 |
| 2.2.1 Interrupt functions | 2-12 |
| 2.2.2 Related registers | 2-13 |
| 2.2.3 Interrupt application examples | 2-16 |
| 2.2.4 Notes on use | 2-20 |
| 2.3 Timers | 2-21 |
| 2.3.1 Timer functions | 2-21 |
| 2.3.2 Related registers | 2-22 |
| 2.3.3 Timer application examples | 2-24 |
| 2.3.4 Notes on use | 2-31 |
| 2.4 A/D converter | 2-33 |
| 2.4.1 Related registers | 2-34 |
| 2.4.2 A/D converter application examples | 2-34 |
| 2.4.3 Notes on use | 2-36 |
| 2.5 Reset | 2-38 |
| 2.5.1 Reset circuit | 2-38 |
| 2.5.2 Internal state at reset | 2-39 |
| 2.5.3 Notes on use | 2-40 |
| 2.6 Voltage drop detection circuit | 2-41 |
| 2.7 RAM back-up | 2-42 |
| 2.7.1 RAM back-up mode | 2-42 |
| 2.7.2 Related registers | 2-44 |
| 2.7.3 Notes on use | 2-48 |
| 2.8 Oscillation circuit | 2-49 |
| 2.8.1 Oscillation circuit | 2-49 |
| 2.8.2 Oscillation operation | 2-51 |
| 2.8.3 Notes on use | 2-52 |

CHAPTER 3 APPENDIX

| | |
|---|-------------|
| 3.1 Electrical characteristics | 3-2 |
| 3.1.1 Absolute maximum ratings | 3-2 |
| 3.1.2 Recommended operating conditions | 3-3 |
| 3.1.3 Electrical characteristics | 3-5 |
| 3.1.4 A/D converter recommended operating conditions | 3-6 |
| 3.1.5 Voltage drop detection circuit characteristics | 3-7 |
| 3.1.6 Basic timing diagram | 3-7 |
| 3.2 Typical characteristics | 3-8 |
| 3.2.1 V_{DD} - I_{DD} characteristics | 3-8 |
| 3.2.2 Frequency characteristics | 3-12 |
| 3.2.3 V_{OL} - I_{OL} characteristics ($V_{DD} = 5\text{ V}$) | 3-14 |
| 3.2.4 Input threshold (V_{IH} - V_{IL}) characteristics ($T_a = 25\text{ }^\circ\text{C}$) | 3-16 |
| 3.2.5 V_{DD} - R_{PU} characteristics (Ports P0-P2, D ₂ /C, D ₃ /K, $\overline{\text{RESET}}$) | 3-19 |
| 3.2.6 Analog input current characteristics pins V_{AIN} - I_{AIN} ($V_{DD} = 5\text{ V}$, high-speed mode, $T_a = 25\text{ }^\circ\text{C}$) | 3-20 |
| 3.2.7 A/D converter operation current (V_{DD} - A_{IDD}) characteristics ($T_a = 25\text{ }^\circ\text{C}$) | 3-22 |
| 3.2.8 Voltage drop detection circuit characteristics | 3-22 |
| 3.2.9 A/D converter typical characteristics | 3-24 |
| 3.3 List of precautions | 3-26 |
| 3.3.1 Program counter | 3-26 |
| 3.3.2 Stack registers (SKs) | 3-26 |
| 3.3.3 Notes on I/O port | 3-26 |
| 3.3.4 Notes on interrupt | 3-28 |
| 3.3.5 Notes on timer | 3-30 |
| 3.3.6 Notes on A/D conversion | 3-31 |
| 3.3.7 Notes on reset | 3-32 |
| 3.3.8 Notes on RAM back-up | 3-33 |
| 3.3.9 Notes on oscillation control | 3-34 |
| 3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU ... | 3-34 |
| 3.3.11 Notes on Power Source Voltage | 3-34 |
| 3.4 Notes on noise | 3-35 |
| 3.4.1 Shortest wiring length | 3-35 |
| 3.4.2 Connection of bypass capacitor across V_{SS} line and V_{DD} line | 3-37 |
| 3.4.3 wiring to analog input pins | 3-38 |
| 3.4.4 Oscillator concerns | 3-38 |
| 3.4.5 setup for I/O ports | 3-39 |
| 3.4.6 providing of watchdog timer function by software | 3-39 |
| 3.5 Package outline | 3-41 |

List of figures

CHAPTER 1 HARDWARE

| | |
|--|------|
| Pin configuration (top view) (4501 Group) | 1-3 |
| Block diagram (4501 Group) | 1-4 |
| Port block diagram (1) | 1-9 |
| Port block diagram (2) | 1-10 |
| Port block diagram (3) | 1-11 |
| Port block diagram (4) | 1-12 |
| External interrupt circuit structure | 1-13 |
| Fig. 1 AMC instruction execution example | 1-14 |
| Fig. 2 RAR instruction execution example | 1-14 |
| Fig. 3 Registers A, B and register E | 1-14 |
| Fig. 4 TABP p instruction execution example | 1-14 |
| Fig. 5 Stack registers (SKs) structure | 1-15 |
| Fig. 6 Example of operation at subroutine call | 1-15 |
| Fig. 7 Program counter (PC) structure | 1-16 |
| Fig. 8 Data pointer (DP) structure | 1-16 |
| Fig. 9 SD instruction execution example | 1-16 |
| Fig. 10 ROM map of M34501M4/M34501E4 | 1-17 |
| Fig. 11 Page 1 (addresses 0080 ₁₆ to 00FF ₁₆) structure | 1-17 |
| Fig. 12 RAM map | 1-18 |
| Fig. 13 Program example of interrupt processing | 1-20 |
| Fig. 14 Internal state when interrupt occurs | 1-20 |
| Fig. 15 Interrupt system diagram | 1-20 |
| Fig. 16 Interrupt sequence | 1-22 |
| Fig. 17 External interrupt circuit structure | 1-23 |
| Fig. 18 External 0 interrupt program example-1 | 1-25 |
| Fig. 19 External 0 interrupt program example-2 | 1-25 |
| Fig. 20 External 0 interrupt program example-3 | 1-25 |
| Fig. 21 Auto-reload function | 1-26 |
| Fig. 22 Timers structure | 1-27 |
| Fig. 23 Count timing diagram at CNTR input | 1-30 |
| Fig. 24 Timer count start timing and count time when operation starts (T1, T2) | 1-30 |
| Fig. 25 Watchdog timer function | 1-31 |
| Fig. 26 Program example to start/stop watchdog timer | 1-32 |
| Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer | 1-32 |
| Fig. 28 A/D conversion circuit structure | 1-33 |
| Fig. 29 A/D conversion timing chart | 1-35 |
| Fig. 30 Setting registers | 1-35 |
| Fig. 31 Comparator operation timing chart | 1-36 |
| Fig. 32 Definition of A/D conversion accuracy | 1-37 |
| Fig. 33 <u>Reset</u> release timing | 1-38 |
| Fig. 34 RESET pin input waveform and reset operation | 1-38 |
| Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation | 1-39 |
| Fig. 36 Internal state at reset | 1-40 |
| Fig. 37 Voltage drop detection circuit | 1-41 |
| Fig. 38 Voltage drop detection circuit operation waveform example | 1-41 |
| Fig. 39 State transition | 1-44 |
| Fig. 40 Set source and clear source of the P flag | 1-44 |

| | |
|--|-------|
| Fig. 41 Start condition identified example using the SNZP instruction | 1-44 |
| Fig. 42 Clock control circuit structure | 1-47 |
| Fig. 43 Switch to ceramic resonance/RC oscillation | 1-48 |
| Fig. 44 Handling of X_{IN} and X_{OUT} when operating on-chip oscillator | 1-48 |
| Fig. 45 Ceramic resonator external circuit | 1-48 |
| Fig. 46 External RC oscillation circuit | 1-48 |
| Fig. 47 External clock input circuit | 1-49 |
| Fig. 48 Timer count start timing and count time when operation starts (T1, T2) | 1-50 |
| Fig. 49 External 0 interrupt program example-1 | 1-51 |
| Fig. 50 External 0 interrupt program example-2 | 1-51 |
| Fig. 51 External 0 interrupt program example-3 | 1-51 |
| Fig. 52 A/D conversion interrupt program example | 1-52 |
| Fig. 53 Analog input external circuit example-1 | 1-52 |
| Fig. 54 Analog input external circuit example-2 | 1-52 |
| Fig. 55 Flow of writing and test of the product shipped in blank | 1-104 |
| Fig. 56 Pin configuration of built-in PROM version | 1-105 |

CHAPTER 2 APPLICATION

| | |
|---|------|
| Fig. 2.1.1 Key input by key scan | 2-9 |
| Fig. 2.1.2 Key scan input timing | 2-9 |
| Fig. 2.2.1 INT interrupt operation example | 2-16 |
| Fig. 2.2.2 INT interrupt setting example | 2-17 |
| Fig. 2.2.3 Timer 1 constant period interrupt setting example | 2-18 |
| Fig. 2.2.4 Timer 2 constant period interrupt setting example | 2-19 |
| Fig. 2.3.1 Peripheral circuit example | 2-24 |
| Fig. 2.3.2 Watchdog timer function | 2-25 |
| Fig. 2.3.3 Constant period measurement setting example | 2-26 |
| Fig. 2.3.4 CNTR output setting example | 2-27 |
| Fig. 2.3.5 CNTR input setting example | 2-28 |
| Fig. 2.3.6 Timer start by external input setting example (1) | 2-29 |
| Fig. 2.3.7 Timer start by external input setting example (2) | 2-30 |
| Fig. 2.3.8 Watchdog timer setting example | 2-31 |
| Fig. 2.3.9 Timer count start timing and count time when operation starts (T1, T2) | 2-32 |
| Fig. 2.4.1 A/D converter structure | 2-33 |
| Fig. 2.4.2 A/D conversion mode setting example | 2-35 |
| Fig. 2.4.3 Analog input external circuit example-1 | 2-36 |
| Fig. 2.4.4 Analog input external circuit example-2 | 2-36 |
| Fig. 2.4.5 A/D converter operating mode program example | 2-36 |
| Fig. 2.5.1 Structure of reset pin and its peripherals, and power-on reset operation | 2-38 |
| Fig. 2.5.2 Oscillation stabilizing time after system is released from reset | 2-38 |
| Fig. 2.5.3 Internal state at reset | 2-39 |
| Fig. 2.6.1 Voltage drop detection circuit | 2-41 |
| Fig. 2.6.2 Voltage drop detection circuit operation waveform example | 2-41 |
| Fig. 2.7.1 Start condition identified example | 2-43 |
| Fig. 2.8.1 Switch to ceramic resonance/RC oscillation | 2-49 |
| Fig. 2.8.2 Handling of X_{IN} and X_{OUT} when operating on-chip oscillator | 2-49 |
| Fig. 2.8.3 Ceramic resonator external circuit | 2-50 |
| Fig. 2.8.4 External RC oscillation circuit | 2-50 |
| Fig. 2.8.5 Structure of clock control circuit | 2-51 |

CHAPTER 3 APPENDIX

| | |
|--|------|
| Fig. 3.2.1 A/D conversion characteristics data | 3-24 |
| Fig. 3.3.1 External 0 interrupt program example-1 | 3-28 |
| Fig. 3.3.2 External 0 interrupt program example-2 | 3-29 |
| Fig. 3.3.3 External 0 interrupt program example-3 | 3-29 |
| Fig. 3.3.4 Timer count start timing and count time when operation starts (T1, T2) | 3-30 |
| Fig. 3.3.5 Analog input external circuit example-1 | 3-31 |
| Fig. 3.3.6 Analog input external circuit example-2 | 3-31 |
| Fig. 3.3.7 A/D converter operating mode program example | 3-31 |
| Fig. 3.4.1 Selection of packages | 3-35 |
| Fig. 3.4.2 Wiring for the $\overline{\text{RESET}}$ input pin | 3-35 |
| Fig. 3.4.3 Wiring for clock I/O pins | 3-36 |
| Fig. 3.4.4 Wiring for CNV_{SS} pin | 3-36 |
| Fig. 3.4.5 Wiring for the V_{PP} pin of the built-in PROM version | 3-37 |
| Fig. 3.4.6 Bypass capacitor across the V_{SS} line and the V_{DD} line | 3-37 |
| Fig. 3.4.7 Analog signal line and a resistor and a capacitor | 3-38 |
| Fig. 3.4.8 Wiring for a large current signal line | 3-38 |
| Fig. 3.4.9 Wiring to a signal line where potential levels change frequently | 3-39 |
| Fig. 3.4.10 V_{SS} pattern on the underside of an oscillator | 3-39 |
| Fig. 3.4.11 Watchdog timer by software | 3-40 |

List of tables

CHAPTER 1 HARDWARE

| | |
|--|-------|
| Table Selection of system clock | 1-7 |
| Table 1 ROM size and pages | 1-17 |
| Table 2 RAM size | 1-18 |
| Table 3 Interrupt sources | 1-19 |
| Table 4 Interrupt request flag, interrupt enable bit and skip instruction | 1-19 |
| Table 5 Interrupt enable bit function | 1-19 |
| Table 6 Interrupt control registers | 1-21 |
| Table 7 External interrupt activated conditions | 1-23 |
| Table 8 External interrupt control register | 1-24 |
| Table 9 Function related timers | 1-26 |
| Table 10 Timer control registers | 1-28 |
| Table 11 A/D converter characteristics | 1-33 |
| Table 12 A/D control registers | 1-34 |
| Table 13 Change of successive comparison register AD during A/D conversion | 1-35 |
| Table 14 Port state at reset | 1-39 |
| Table 15 Functions and states retained at RAM back-up | 1-42 |
| Table 16 Return source and return condition | 1-43 |
| Table 17 Key-on wakeup control register | 1-45 |
| Table 18 Pull-up control register and interrupt control register | 1-46 |
| Table 19 Clock control register MR | 1-49 |
| Table 20 Product of built-in PROM version | 1-104 |

CHAPTER 2 APPLICATION

| | |
|--|------|
| Table 2.1.1 Key-on wakeup control register K0 | 2-5 |
| Table 2.1.2 Pull-up control register PU0 | 2-5 |
| Table 2.1.3 Key-on wakeup control register K1 | 2-6 |
| Table 2.1.4 Pull-up control register PU1 | 2-6 |
| Table 2.1.5 Key-on wakeup control register K2 | 2-7 |
| Table 2.1.6 Pull-up control register PU2 | 2-7 |
| Table 2.1.7 Timer control register W6 | 2-8 |
| Table 2.1.8 Connections of unused pins | 2-11 |
| Table 2.2.1 Interrupt control register V1 | 2-13 |
| Table 2.2.2 Interrupt control register V2 | 2-14 |
| Table 2.2.3 Interrupt control register I1 | 2-15 |
| Table 2.3.1 Interrupt control register V1 | 2-22 |
| Table 2.3.2 Timer control register W1 | 2-22 |
| Table 2.3.3 Timer control register W2 | 2-23 |
| Table 2.3.4 Timer control register W6 | 2-23 |
| Table 2.3.5 Recommended operating condition of pulse width input to CNTR pin | 2-32 |
| Table 2.4.1 A/D control register Q1 | 2-34 |
| Table 2.4.2 Recommended operating conditions (when using A/D converter) | 2-37 |
| Table 2.7.1 Functions and states retained at RAM back-up mode | 2-42 |
| Table 2.7.2 Return source and return condition | 2-43 |
| Table 2.7.3 Start condition identification | 2-43 |
| Table 2.7.4 Key-on wakeup control register K0 | 2-44 |
| Table 2.7.5 Key-on wakeup control register K1 | 2-44 |
| Table 2.7.6 Key-on wakeup control register K2 | 2-45 |

| | |
|--|------|
| Table 2.7.7 Pull-up control register PU0 | 2-45 |
| Table 2.7.8 Pull-up control register PU1 | 2-46 |
| Table 2.7.9 Pull-up control register PU2 | 2-46 |
| Table 2.7.10 Interrupt control register I1 | 2-47 |
| Table 2.8.1 Maximum value of oscillation frequency and supply voltage..... | 2-50 |

CHAPTER 3 APPENDIX

| | |
|--|------|
| Table 3.1.1 Absolute maximum ratings | 3-2 |
| Table 3.1.2 Recommended operating conditions 1 | 3-3 |
| Table 3.1.3 Recommended operating conditions 2 | 3-4 |
| Table 3.1.4 Electrical characteristics | 3-5 |
| Table 3.1.5 A/D converter recommended operating conditions | 3-6 |
| Table 3.1.6 A/D converter characteristics | 3-6 |
| Table 3.1.7 Voltage drop detection circuit characteristics..... | 3-7 |
| Table 3.3.1 Connections of unused pins | 3-27 |
| Table 3.3.2 Recommended operating condition of pulse width input to CNTR pin | 3-30 |
| Table 3.3.3 Recommended operating conditions (when using A/D converter) | 3-32 |

CHAPTER 1

HARDWARE

DESCRIPTION

FEATURES

APPLICATION

PIN CONFIGURATION

BLOCK DIAGRAM

PERFORMANCE OVERVIEW

PIN DESCRIPTION

FUNCTION BLOCK OPERATIONS

ROM ORDERING METHOD

LIST OF PRECAUTIONS

CONTROL REGISTERS

INSTRUCTIONS

BUILT-IN PROM VERSION

DESCRIPTION

The 4501 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A/D converter.

The various microcomputers in the 4501 Group include variations of the built-in memory size as shown in the table below.

FEATURES

- Minimum instruction execution time 0.68 μ s
(at 4.4 MHz oscillation frequency, in high-speed mode)
- Supply voltage 2.7 to 5.5 V
(System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)

- Timers
 - Timer 1 8-bit timer with a reload register
 - Timer 2 8-bit timer with a reload register
- Interrupt 4 sources
- Key-on wakeup function pins 12
- Input/Output port 14
- A/D converter 10-bit successive comparison method
- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation)
- LED drive directly enabled (port D)
- Power-on reset circuit
- Voltage drop detection circuit VRST: Typ. 3.5 V
($T_a = 25\text{ }^\circ\text{C}$)


APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

| Part number | ROM (PROM) size (X 10 bits) | RAM size (X 4 bits) | Package | ROM type |
|----------------------------|--------------------------------|------------------------|--------------|---------------|
| M34501M2-XXXXFP | 2048 words | 128 words | PRSP0020DA-A | Mask ROM |
| M34501M4-XXXXFP | 4096 words | 256 words | PRSP0020DA-A | Mask ROM |
| M34501E4FP (Note) | 4096 words | 256 words | PRSP0020DA-A | One Time PROM |


Note: Shipped in blank.

PIN CONFIGURATION



Pin configuration (top view) (4501 Group)

BLOCK DIAGRAM



Block diagram (4501 Group)

PERFORMANCE OVERVIEW

| Parameter | | Function | |
|------------------------------------|------------------|---|--|
| Number of basic instructions | | 111 | |
| Minimum instruction execution time | | 0.68 μ s (at 4.4 MHz oscillation frequency, in high-speed mode) | |
| Memory sizes | ROM | M34501M2 | 2048 words X 10 bits |
| | | M34501M4/E4 | 4096 words X 10 bits |
| | RAM | M34501M2 | 128 words X 4 bits |
| | | M34501M4/E4 | 256 words X 4 bits |
| Input/Output ports | D0–D3 | I/O | Four independent I/O ports. Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively. |
| | P00–P03 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. |
| | P10–P13 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively. |
| | P20, P21 | I/O | 2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively. |
| | C | I/O | 1-bit I/O; Port C is also used as port D2. |
| | K | I/O | 1-bit I/O; Port K is also used as port D3. |
| | CNTR | Timer I/O | 1-bit I/O; CNTR pin is also used as port P12. |
| | INT | Interrupt input | 1-bit input; INT pin is also used as port P13. |
| | AIN0, AIN1 | Analog input | Two independent I/O ports. AIN0–AIN1 is also used as ports P20, P21, respectively. |
| Timers | Timer 1 | 8-bit programmable timer with a reload register. | |
| | Timer 2 | 8-bit programmable timer with a reload register and has a event counter. | |
| A/D converter | | 10-bit wide, This is equipped with an 8-bit comparator function. | |
| Interrupt | Analog input | | 2 channel (AIN0 pin, AIN1 pin) |
| | Sources | 4 (one for external, two for timer, one for A/D) | |
| Nesting | | 1 level | |
| Subroutine nesting | | 8 levels | |
| Device structure | | CMOS silicon gate | |
| Package | | 20-pin plastic molded SOP (PRSP0020DA-A) | |
| Operating temperature range | | –20 °C to 85 °C | |
| Supply voltage | | 2.7 to 5.5 V (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit) | |
| Power dissipation (typical value) | Active mode | 1.7 mA (Ta=25°C, VDD = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state) | |
| | RAM back-up mode | 0.1 μ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state) | |

PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
|-----------|---------------------|--------------|---|
| VDD | Power supply | — | Connected to a plus power supply. |
| VSS | Ground | — | Connected to a 0 V power supply. |
| CNVSS | CNVSS | — | Connect CNVSS to VSS and apply "L" (0V) to CNVSS certainly. |
| RESET | Reset input/output | I/O | An N-channel open-drain I/O pin for a system reset. When the watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level. |
| XIN | System clock input | Input | I/O pins of the system clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open. |
| XOUT | System clock output | Output | |
| D0–D3 | I/O port D | I/O | Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively. |
| P00–P03 | I/O | I/O | Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. |
| P10–P13 | I/O port P1 | I/O | Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively. |
| P20, P21 | I/O port P2 | I/O | Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively. |
| Port C | I/O port C | I/O | 1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D2. |
| Port K | I/O port K | I/O | 1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D3. |
| CNTR | Timer input/output | I/O | CNTR pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port P12. |
| INT | Interrupt input | Input | INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13. |
| AIN0–AIN1 | Analog input | Input | A/D converter analog input pins. AIN0 and AIN1 are also used as ports P20 and P21, respectively. |

MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction | Pin | Multifunction | Pin | Multifunction |
|-----|---------------|------|---------------|-----|---------------|------|---------------|
| D2 | C | C | D2 | P20 | AIN0 | AIN0 | P20 |
| D3 | K | K | D3 | P21 | AIN1 | AIN1 | P21 |
| P12 | CNTR | CNTR | P12 | | | | |
| P13 | INT | INT | P13 | | | | |

Notes 1: Pins except above have just single function.

2: The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.

3: The input of P12 can be used even when CNTR (output) is selected.

4: The input/output of P20, P21 can be used even when AIN0, AIN1 are selected.

DEFINITION OF CLOCK AND CYCLE

● Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- External ceramic resonator
- External RC oscillation
- Clock ($f(XIN)$) by the external clock
- Clock ($f(RING)$) of the on-chip oscillator which is the internal oscillator.

● System clock

The system clock is the basic clock for controlling this product.

The system clock is selected by the bits 2 and 3 of the clock control register MR.

● Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

● Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

| Register MR | | System clock | Operation mode |
|-------------|-----|---------------------------|-------------------|
| MR3 | MR2 | (Note 1) | |
| 0 | 0 | $f(XIN)$ or $f(RING)$ | High-speed mode |
| 0 | 1 | $f(XIN)/2$ or $f(RING)/2$ | Middle-speed mode |
| 1 | 0 | $f(XIN)/4$ or $f(RING)/4$ | Low-speed mode |
| 1 | 1 | $f(XIN)/8$ or $f(RING)/8$ | Default mode |

Notes 1: The on-chip oscillator clock is $f(RING)$, the clock by the ceramic resonator, RC oscillation or external clock is $f(XIN)$.

2: The default mode is selected after system is released from reset and is returned from RAM back-up.

PORT FUNCTION

| Port | Pin | Input Output | Output structure | I/O unit | Control instructions | Control registers | Remark |
|---------|----------------------------------|--------------|----------------------|----------|---|-------------------|---|
| Port D | D0, D1 D2/C D3/K | I/O (4) | N-channel open-drain | 1 | SD, RD SZD, CLD SCP, RCP SNZCP IAK, OKA | PU2, K2 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P0 | P00–P03 | I/O (4) | N-channel open-drain | 4 | OP0A IAP0 | PU0, K0 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P1 | P10, P11 P12/CNTR, P13/INT | I/O (4) | N-channel open-drain | 4 | OP1A IAP1 | PU1, K1 W6, I1 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P2 | P20/AIN0 P21/AIN1 | I/O (2) | N-channel open-drain | 2 | OP2A IAP2 | PU2, K2 Q1 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |

CONNECTIONS OF UNUSED PINS

| Pin | Connection | Usage condition |
|----------|-------------------------------------|--|
| XIN | Connect to VSS. | System operates by the on-chip oscillator. (Note 1) |
| XOUT | Open. | System operates by the external clock. (The ceramic resonator is selected with the CMCK instruction.) |
| | | System operates by the RC oscillator. (The RC oscillation is selected with the CRCK instruction.) |
| | | System operates by the on-chip oscillator. (Note 1) |
| D0, D1 | Open. (Output latch is set to "1.") | ————— |
| | Open. (Output latch is set to "0.") | ————— |
| | Connect to VSS. | ————— |
| D2/C | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| D3/K | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to VSS. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P00–P03 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to VSS. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P10, P11 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| P12/CNTR | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to VSS. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P13/INT | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to VSS. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P20/AIN0 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| P21/AIN1 | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to VSS. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.


4: When selecting the key-on wakeup function, select also the pull-up function.

5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")


(Note when connecting to Vss)

- Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.


PORT BLOCK DIAGRAMS




Port block diagram (1)




Port block diagram (2)



Port block diagram (3)



Port block diagram (4)



External interrupt circuit structure

**FUNCTION BLOCK OPERATIONS
CPU**

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34501M4.

Table 1 ROM size and pages

| Part number | ROM (PROM) size (X 10 bits) | Pages |
|-------------|--------------------------------|--------------|
| M34501M2 | 2048 words | 16 (0 to 15) |
| M34501M4 | 4096 words | 32 (0 to 31) |
| M34501E4 | 4096 words | 32 (0 to 31) |

A part of page 1 (addresses 0080₁₆ to 00FF₁₆) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 0100₁₆ to 017F₁₆) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34501M4/M34501E4




Fig. 11 Page 1 (addresses 0080₁₆ to 00FF₁₆) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Table 2 RAM size

| Part number | RAM size |
|-------------|--------------------------------|
| M34501M2 | 128 words X 4 bits (512 bits) |
| M34501M4 | 256 words X 4 bits (1024 bits) |
| M34501E4 | 256 words X 4 bits (1024 bits) |

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority level | Interrupt name | Activated condition | Interrupt address |
|----------------|----------------------|------------------------------|---------------------|
| 1 | External 0 interrupt | Level change of INT pin | Address 0 in page 1 |
| 2 | Timer 1 interrupt | Timer 1 underflow | Address 4 in page 1 |
| 3 | Timer 2 interrupt | Timer 2 underflow | Address 6 in page 1 |
| 4 | A/D interrupt | Completion of A/D conversion | Address C in page 1 |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

| Interrupt name | Interrupt request flag | Skip instruction | Interrupt enable bit |
|----------------------|------------------------|------------------|----------------------|
| External 0 interrupt | EXF0 | SNZ0 | V10 |
| Timer 1 interrupt | T1F | SNZT1 | V12 |
| Timer 2 interrupt | T2F | SNZT2 | V13 |
| A/D interrupt | ADF | SNZAD | V22 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
|----------------------|-------------------------|------------------|
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).




Fig. 14 Internal state when interrupt occurs

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

• Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The A/D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

| Interrupt control register V1 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|-------------------------------|---------------------------------|------------------------------|---|-----|
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT2 instruction is invalid) (Note 2) | |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT1 instruction is invalid) (Note 2) | |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZ0 instruction is invalid) (Note 2) | |

| Interrupt control register V2 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|-------------------------------|--------------------------|------------------------------|---|-----|
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) | |
| | | 1 | Interrupt enabled (SNZAD instruction is invalid) (Note 2) | |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V20 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).




Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4501 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

| Name | Input pin | Activated condition | Valid waveform selection bit |
|----------------------|-----------|---|------------------------------|
| External 0 interrupt | INT | When the next waveform is input to INT pin <ul style="list-style-type: none"> • Falling waveform ("H"→"L") • Rising waveform ("L"→"H") • Both rising and falling waveforms | I11 I12 |




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External interrupt control registers

- Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the T11A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

| Interrupt control register I1 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-------------------------------|--|------------------------------|--|-----|
| I13 | INT pin input control bit (Note 2) | 0 | INT pin input disabled | |
| | | 1 | INT pin input enabled | |
| I12 | Interrupt valid waveform for INT pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level | |
| | | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level | |
| I11 | INT pin edge detection circuit control bit | 0 | One-sided edge detected | |
| | | 1 | Both edges detected | |
| I10 | INT pin timer 1 control enable bit | 0 | Disabled | |
| | | 1 | Enabled | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

(3) Notes on interrupts

① Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18③).

```

    ⋮
    LA   4      ; (XXX02)
    TV1A      ; The SNZ0 instruction is valid ..... ①
    LA   8      ; (1XXX2)
    T11A      ; Control of INT pin input is changed
    NOP      ..... ②
    SNZ0      ; The SNZ0 instruction is executed
              (EXF0 flag cleared)
    NOP      ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 18 External 0 interrupt program example-1

② Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

```

    ⋮
    LA   0      ; (00XX2)
    T11A      ; Input of INT disabled ..... ①
    DI
    EPOF
    POF      ; RAM back-up
    ⋮
    X : these bits are not used here.
    
```

Fig. 19 External 0 interrupt program example-2

③ Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1 is changed.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).

```

    ⋮
    LA   4      ; (XXX02)
    TV1A      ; The SNZ0 instruction is valid ..... ①
    LA  12      ; (X1XX2)
    T11A      ; Interrupt valid waveform is changed
    NOP      ..... ②
    SNZ0      ; The SNZ0 instruction is executed
              (EXF0 flag cleared)
    NOP      ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 20 External 0 interrupt program example-3

TIMERS

The 4501 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n . When it underflows (count to $n + 1$), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4501 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
(Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
|--------------|--|---|--------------------------|--|------------------|
| Prescaler | Frequency divider | • Instruction clock | 4, 16 | • Timer 1 and 2 count sources | W1 |
| Timer 1 | 8-bit programmable binary down counter (link to INT input) | • Prescaler output (ORCLK) | 1 to 256 | • Timer 2 count source • CNTR output • Timer 1 interrupt | W1 W2 W6 |
| Timer 2 | 8-bit programmable binary down counter | • Timer 1 underflow • Prescaler output (ORCLK) • CNTR input • System clock | 1 to 256 | • CNTR output • Timer 2 interrupt | W2 W6 |
| 16-bit timer | 16-bit fixed dividing frequency binary down counter | • Instruction clock | 65536 | • Watchdog timer (The 16th bit is counted twice) | |




Fig. 22 Timers structure

Table 10 Timer control registers

| Timer control register W1 | | at reset : 0000 ₂ | | at RAM back-up : 0000 ₂ | | R/W |
|---------------------------|---|------------------------------|--|------------------------------------|--|-----|
| W13 | Prescaler control bit | 0 | Stop (state initialized) | | | |
| | | 1 | Operating | | | |
| W12 | Prescaler dividing ratio selection bit | 0 | Instruction clock divided by 4 | | | |
| | | 1 | Instruction clock divided by 16 | | | |
| W11 | Timer 1 control bit | 0 | Stop (state retained) | | | |
| | | 1 | Operating | | | |
| W10 | Timer 1 count start synchronous circuit control bit | 0 | Count start synchronous circuit not selected | | | |
| | | 1 | Count start synchronous circuit selected | | | |

| Timer control register W2 | | at reset : 0000 ₂ | | at RAM back-up : state retained | | R/W |
|---------------------------|--|------------------------------|--------------------------------------|---------------------------------|--|-----|
| W23 | Timer 2 control bit | 0 | Stop (state retained) | | | |
| | | 1 | Operating | | | |
| W22 | Timer 1 count auto-stop circuit selection bit (Note 2) | 0 | Count auto-stop circuit not selected | | | |
| | | 1 | Count auto-stop circuit selected | | | |
| W21 | Timer 2 count source selection bits | W21 | W20 | Count source | | |
| | | 0 | 0 | Timer 1 underflow signal | | |
| W20 | Timer 2 count source selection bits | 0 | 1 | Prescaler output (ORCLK) | | |
| | | 1 | 0 | CNTR input | | |
| | | 1 | 1 | System clock | | |

| Timer control register W6 | | at reset : 0000 ₂ | | at RAM back-up : state retained | | R/W |
|---------------------------|---------------------------------|------------------------------|--|---------------------------------|--|-----|
| W63 | Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| | | 1 | | | | |
| W62 | Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| | | 1 | | | | |
| W61 | CNTR output selection bit | 0 | Timer 1 underflow signal divided by 2 output | | | |
| | | 1 | Timer 2 underflow signal divided by 2 output | | | |
| W60 | P12/CNTR function selection bit | 0 | P12(I/O)/CNTR input (Note 3) | | | |
| | | 1 | P12 (input)/CNTR input/output (Note 3) | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronization circuit is selected.

3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

(1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W6

Register W6 controls the P12/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A.

(2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock.

Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

- ① set data in timer 1, and
- ② set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

- ① set data in timer 2,
- ② select the count source with the bits 0 and 1 of register W2, and
- ③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H"→"L" or "L"→"H") of INT pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register I1 as follows;

- I11 = "0": Synchronized with one-sided edge (falling or rising)
- I11 = "1": Synchronized with both edges (both falling and rising)

When register I11="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;

- I12 = "0": Falling waveform
- I12 = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected (register W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(8) Timer input/output pin (P12/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P12/CNTR pin function can be selected by bit 0 of register W6.

The CNTR output signal can be selected by bit 1 of register W6.

When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

(9) Precautions

Note the following for the use of timers.

- Prescaler
 - Stop the prescaler operation to change its frequency dividing ratio.
- Count source
 - Stop timer 1 or 2 counting to change its count source.
- Reading the count value
 - Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.
- Writing to the timer
 - Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.
- Writing to reload register R1
 - When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.




Fig. 23 Count timing diagram at CNTR input

- Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 24 Timer count start timing and count time when operation starts (T1, T2)

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF₁₆" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF₁₆," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1," the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0," the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.




Fig. 25 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 26).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 27)

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```

:
WRST      ; WDF1 flag cleared
:
DI
DWDT      ; Watchdog timer function enabled/disabled
WRST      ; WEF and WDF1 flags cleared
:

```

Fig. 26 Program example to start/stop watchdog timer

```

:
WRST      ; WDF1 flag cleared
NOP
DI         ; Interrupt disabled
EPOF      ; POF instruction enabled
POF
↓
Oscillation stop (RAM back-up mode)
:

```


Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer

A/D CONVERTER

The 4501 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

| Parameter | Characteristics |
|-------------------|---|
| Conversion format | Successive comparison method |
| Resolution | 10 bits |
| Relative accuracy | Linearity error: $\pm 2\text{LSB}$ |
| | Differential non-linearity error: $\pm 0.9\text{LSB}$ |
| Conversion speed | 46.5 μs (High-speed mode at 4.0 MHz oscillation frequency) |
| Analog input pin | 2 |



Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.
2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 28 A/D conversion circuit structure

Table 12 A/D control registers

| A/D control register Q1 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-------------------------|----------------------------------|------------------|--|---------------------------------|-----|
| Q13 | A/D operation mode selection bit | 0 | A/D conversion mode | | |
| | | 1 | Comparator mode | | |
| Q12 | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| | | 1 | | | |
| Q11 | Analog input pin selection bits | Q11 | Q10 | Selected pins | |
| | | 0 | 0 | AIN0 | |
| | | 0 | 1 | AIN1 | |
| Q10 | | 1 | 0 | Not available | |
| | | 1 | 1 | Not available | |

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(2) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n , the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage V_{DD} by the following formula:

Logic value of comparison voltage V_{ref}

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n : The value of register AD ($n = 0$ to 1023)

(3) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(4) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(5) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage V_{ref} is compared with the analog input voltage V_{IN} .
- ③ When the comparison result is $V_{ref} < V_{IN}$, the topmost bit of the register AD remains set to "1." When the comparison result is $V_{ref} > V_{IN}$, it is cleared to "0."

The 4501 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles ($46.5 \mu s$ when $f(X_{IN}) = 4.0$ MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 29).

Table 13 Change of successive comparison register AD during A/D conversion

| At starting conversion | Change of successive comparison register AD | Comparison voltage (Vref) value |
|---------------------------------|---|--|
| 1st comparison | 1 0 0 ---- 0 0 0 | $\frac{V_{DD}}{2}$ |
| 2nd comparison | *1 1 0 ---- 0 0 0 | $\frac{V_{DD}}{2} \pm \frac{V_{DD}}{4}$ |
| 3rd comparison | *1 *2 1 ---- 0 0 0 | $\frac{V_{DD}}{2} \pm \frac{V_{DD}}{4} \pm \frac{V_{DD}}{8}$ |
| After 10th comparison completes | A/D conversion result *1 *2 *3 ---- *8 *9 *A | $\frac{V_{DD}}{2} \pm \dots \pm \frac{V_{DD}}{1024}$ |

*1: 1st comparison result

*2: 2nd comparison result

*3: 3rd comparison result


*8: 8th comparison result

*9: 9th comparison result

*A: 10th comparison result

(7) A/D conversion timing chart


Figure 29 shows the A/D conversion timing chart.

**Fig. 29 A/D conversion timing chart**

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P21/AIN1 pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

- ① Select the AIN1 pin function and A/D conversion mode with the register Q1 (refer to Figure 30).
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M(Z, X, Y) = (0, 0, 2).
- ⑥ Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- ⑦ Transfer the contents of register A to M(Z, X, Y) = (0, 0, 1).
- ⑧ Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).

**Fig. 30 Setting registers**

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n , the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage V_{ref}

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n : The value of register AD ($n = 0$ to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started ($6 \mu\text{s}$ at $f(X_{IN}) = 4.0 \text{ MHz}$ in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for port P2 function:

- Selection of analog input pins
Even when P20/AIN0, P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.
- TALA instruction
When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

(14) Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following:

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 31 Comparator operation timing chart

(15) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 32).

- Relative accuracy

- ① Zero transition voltage (V_{0T})

- This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

- ② Full-scale transition voltage (V_{FST})

- This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

- ③ Linearity error

- This means a deviation from the line between V_{0T} and V_{FST} of a converted value between V_{0T} and V_{FST} .

- ④ Differential non-linearity error

- This means a deviation from the input potential difference required to change a converter value between V_{0T} and V_{FST} by 1 LSB at the relative accuracy.

- Absolute accuracy

- This means a deviation from the ideal characteristics between 0 to V_{DD} of actual A/D conversion characteristics.

V_n : Analog input voltage when the output data changes from "n" to "n+1" ($n = 0$ to 1022)

- 1LSB at relative accuracy $\rightarrow \frac{V_{FST}-V_{0T}}{1022}$ (V)

- 1LSB at absolute accuracy $\rightarrow \frac{V_{DD}}{1024}$ (V)




Fig. 32 Definition of A/D conversion accuracy

RESET FUNCTION

System reset is performed by applying “L” level to $\overline{\text{RESET}}$ pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions. Then when “H” level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 33 Reset release timing




Fig. 34 $\overline{\text{RESET}}$ pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising

time exceeds 100 μ s, connect a capacitor between the RESET pin and VSS at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation

Table 14 Port state at reset

| Name | Function | State |
|-----------------------------|----------|-----------------------------|
| D0, D1 | D0, D1 | High-impedance (Note 1) |
| D2/C, D3/K | D2, D3 | High-impedance (Notes 1, 2) |
| P00, P01, P02, P03 | P00–P03 | High-impedance (Notes 1, 2) |
| P10, P11, P12/CNTR, P13/INT | P10–P13 | High-impedance (Notes 1, 2) |
| P20/AIN0, P21/AIN1 | P20, P21 | High-impedance (Notes 1, 2) |

Notes 1: Output latch is set to "1."

2: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 36 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 36 are undefined, so set the initial value to them.

| | | |
|--|---------------------------------|---------------------------------|
| • Program counter (PC) | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| Address 0 in page 0 is set to program counter. | | |
| • Interrupt enable flag (INTE) | 0 | (Interrupt disabled) |
| • Power down flag (P) | 0 | |
| • External 0 interrupt request flag (EXF0) | 0 | |
| • Interrupt control register V1 | 0 0 0 0 | (Interrupt disabled) |
| • Interrupt control register V2 | 0 0 0 0 | (Interrupt disabled) |
| • Interrupt control register I1 | 0 0 0 0 | |
| • Timer 1 interrupt request flag (T1F) | 0 | |
| • Timer 2 interrupt request flag (T2F) | 0 | |
| • Watchdog timer flags (WDF1, WDF2) | 0 | |
| • Watchdog timer enable flag (WEF) | 1 | |
| • Timer control register W1 | 0 0 0 0 | (Prescaler and timer 1 stopped) |
| • Timer control register W2 | 0 0 0 0 | (Timer 2 stopped) |
| • Timer control register W6 | 0 0 0 0 | |
| • Clock control register MR | 1 1 0 0 | |
| • Key-on wakeup control register K0 | 0 0 0 0 | |
| • Key-on wakeup control register K1 | 0 0 0 0 | |
| • Key-on wakeup control register K2 | 0 0 0 0 | |
| • Pull-up control register PU0 | 0 0 0 0 | |
| • Pull-up control register PU1 | 0 0 0 0 | |
| • Pull-up control register PU2 | 0 0 0 0 | |
| • A/D conversion completion flag (ADF) | 0 | |
| • A/D control register Q1 | 0 0 0 0 | |
| • Carry flag (CY) | 0 | |
| • Register A | 0 0 0 0 | |
| • Register B | 0 0 0 0 | |
| • Register D | X X X | |
| • Register E | X X X X X X X X | |
| • Register X | 0 0 0 0 | |
| • Register Y | 0 0 0 0 | |
| • Register Z | X X | |
| • Stack pointer (SP) | 1 1 1 | |
| • Oscillation clock | On-chip oscillator (operating) | |
| • Ceramic resonator circuit | Operating | |
| • RC oscillation circuit | Stop | |

"X" represents undefined.

Fig. 36 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 37 Voltage drop detection circuit




Fig. 38 Voltage drop detection circuit operation waveform example

RAM BACK-UP MODE

The 4501 Group has the RAM back-up mode.

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF or POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF or POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

In the RAM back-up mode by the POF instruction, system enters the RAM back-up mode and the voltage drop detection circuit keeps operating.

In the RAM back-up mode by the POF2 instruction, all internal peripheral functions stop.

Table 15 shows the function and states retained at RAM back-up. Figure 39 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF or POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or
- voltage drop detection circuit is detected by the voltage drop

In this case, the P flag is "0."

Table 15 Functions and states retained at RAM back-up

| Function | RAM back-up | |
|--|-------------|------------|
| | POF | POF2 |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | X | X |
| Contents of RAM | O | O |
| Port level | (Note 6) | (Note 6) |
| Selected oscillation circuit | O | O |
| Timer control register W1 | X | X |
| Timer control registers W2, W6 | O | O |
| Clock control register MR | X | X |
| Interrupt control registers V1, V2 | X | X |
| Interrupt control register I1 | O | O |
| Timer 1 function | X | X |
| Timer 2 function | (Note 3) | (Note 3) |
| A/D conversion function | X | X |
| Voltage drop detection circuit | O (Note 5) | X |
| A/D control register Q1 | O | O |
| Pull-up control registers PU0 to PU2 | O | O |
| Key-on wakeup control registers K0 to K2 | O | O |
| External 0 interrupt request flag (EXF0) | X | X |
| Timer 1 interrupt request flag (T1F) | X | X |
| Timer 2 interrupt request flag (T2F) | (Note 3) | (Note 3) |
| Watchdog timer flags (WDF1) | X (Note 4) | X (Note 4) |
| Watchdog timer enable flag (WEF) | X | X |
| 16-bit timer (WDT) | X (Note 4) | X (Note 4) |
| A/D conversion completion flag (ADF) | X | X |
| Interrupt enable flag (INTE) | X | X |

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

3: The state of the timer is undefined.

4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then execute the POF or POF2 instruction.

5: This function is operating in the RAM back-up mode. When the voltage drop is detected, system reset occurs.

6: As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained. As for the other ports, their output levels are retained at the RAM back-up.

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 16 shows the return condition for each return source.

(5) Control registers

- Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K2

Register K2 controls the ports P2, D2/C and D3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction.

- Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P2, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.

- Interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 16 Return source and return condition

| | Return source | Return condition | Remarks |
|------------------------|--|---|--|
| External wakeup signal | Port P0 Port P1 (Note) Port P2 Ports D2/C, D3/K | Return by an external "L" level input. | The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state. |
| | Port P13/INT (Note) | Return by an external "H" level or "L" level input. The return level can be selected with the bit 2 (I12) of register I1. When the return level is input, the EXF0 flag is not set. | Select the return level ("L" level or "H" level) with the bit 2 of register I1 according to the external state before going into the RAM back-up state. |

Note: When the bit 3 (K13) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level). It is "1", the key-on wakeup of port P13 is valid ("L" level).




Fig. 39 State transition




Fig. 40 Set source and clear source of the P flag




Fig. 41 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register

| Key-on wakeup control register K0 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|------------------------------------|------------------|------------------------|---------------------------------|-----|
| K03 | Port P03 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K02 | Port P02 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K01 | Port P01 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K00 | Port P00 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |

| Key-on wakeup control register K1 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|---|------------------|---|---------------------------------|-----|
| K13 | Port P13/INT key-on wakeup control bit | 0 | P13 key-on wakeup not used/INT pin key-on wakeup used | | |
| | | 1 | P13 key-on wakeup used/INT pin key-on wakeup not used | | |
| K12 | Port P12/CNTR key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K11 | Port P11 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K10 | Port P10 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |

| Key-on wakeup control register K2 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|---|------------------|------------------------|---------------------------------|-----|
| K23 | Port D3/K key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K22 | Port D2/C key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K21 | Port P21/AIN1 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K20 | Port P20/AIN0 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |

Note: "R" represents read enabled, and "W" represents write enabled.

Table 18 Pull-up control register and interrupt control register

| Pull-up control register PU0 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|---|------------------|------------------------|---------------------------------|---|
| PU03 | Port P03 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU02 | Port P02 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU01 | Port P01 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU00 | Port P00 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |

| Pull-up control register PU1 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|--|------------------|------------------------|---------------------------------|---|
| PU13 | Port P13/INT pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU12 | Port P12/CNTR pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU11 | Port P11 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU10 | Port P10 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |

| Pull-up control register PU2 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|--|------------------|------------------------|---------------------------------|---|
| PU23 | Port D3/K pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU22 | Port D2/C pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU21 | Port P21/AIN1 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU20 | Port P20/AIN0 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |

| Interrupt control register I1 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-------------------------------|---|------------------|--|---------------------------------|-----|
| I13 | INT pin input control bit (Note 2) | 0 | INT pin input disabled | | |
| | | 1 | INT pin input enabled | | |
| I12 | Interrupt valid waveform for INT pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level | | |
| | | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level | | |
| I11 | INT pin edge detection circuit control bit | 0 | One-sided edge detected | | |
| | | 1 | Both edges detected | | |
| I10 | INT pin timer 1 control enable bit | 0 | Disabled | | |
| | | 1 | Enabled | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 42 shows the structure of the clock control circuit.

The 4501 Group operates by the on-chip oscillator clock ($f(\text{RING})$) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the source oscillation ($f(\text{XIN})$) of the 4501 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.




Fig. 42 Clock control circuit structure

(1) Selection of source oscillation (f(XIN))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to VSS and leave XOUT pin open (Figure 44).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 45).

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 46).

The frequency is affected by a capacitor, a resistor and a micro-computer. So, set the constants within the range of the frequency limits.




Fig. 43 Switch to ceramic resonance/RC oscillation




Fig. 44 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 45 Ceramic resonator external circuit




Fig. 46 External RC oscillation circuit

(5) External clock

When the external signal clock is used as the source oscillation ($f(X_{IN})$), connect the X_{IN} pin to the clock source and leave X_{OUT} pin open. Then, execute the CMCK instruction (Figure 47).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 47 External clock input circuit

Table 19 Clock control register MR

| Clock control register MR | | at reset : 11002 | | at RAM back-up : 11002 | R/W |
|---------------------------|-----------------------------|------------------|-----|--|-----|
| MR3 | System clock selection bits | MR3 | MR2 | System clock | |
| | | 0 | 0 | $f(X_{IN})$ (high-speed mode) | |
| | | 0 | 1 | $f(X_{IN})/2$ (middle-speed mode) | |
| MR2 | | 1 | 0 | $f(X_{IN})/4$ (low-speed mode) | |
| | | 1 | 1 | $f(X_{IN})/8$ (default mode) | |
| MR1 | Not used | 0 | | This bit has no function, but read/write is enabled. | |
| | | 1 | | | |
| MR0 | Not used | 0 | | This bit has no function, but read/write is enabled. | |
| | | 1 | | | |

Note : "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (1) Mask ROM Order Confirmation Form 1
- (2) Data to be written into mask ROM EPROM
(three sets containing the identical data)
- (3) Mark Specification Form 1

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (<http://www.renesas.com/en/rom>).

LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and VSS at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVSS pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to VSS through a resistor about 5 k Ω (connect this resistor to CNVSS/VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③ Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

⑥ Timer count source

Stop timer 1 or 2 counting to change its count source.

⑦ Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

⑧ Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

⑨ Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

⑩ Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 48 Timer count start timing and count time when operation starts (T1, T2)

⑪ Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

⑫ Multifunction

- The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when AIN0 and AIN1 are selected.

⑬ Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

⑭ POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state. Note that system cannot enter the RAM back-up state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

⑤ P13/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 49①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 49②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 49③).

| | | |
|------|---|---|
| ⋮ | | |
| LA | 4 | ; (XXX0 ₂) |
| TV1A | | ; The SNZ0 instruction is valid ① |
| LA | 8 | ; (1XXX ₂) |
| TI1A | | ; Control of INT pin input is changed |
| NOP | | ② |
| SNZ0 | | ; The SNZ0 instruction is executed (EXF0 flag cleared) |
| NOP | | ③ |
| ⋮ | | |
| | | X : these bits are not used here. |

Fig. 49 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 50①).

| | | |
|------|---|-----------------------------------|
| ⋮ | | |
| LA | 0 | ; (00XX ₂) |
| TI1A | | ; Input of INT disabled ① |
| DI | | |
| EPOF | | |
| POF | | ; RAM back-up |
| ⋮ | | |
| | | X : these bits are not used here. |

Fig. 50 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 51①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 51②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 51③).

| | | |
|------|----|---|
| ⋮ | | |
| LA | 4 | ; (XXX0 ₂) |
| TV1A | | ; The SNZ0 instruction is valid ① |
| LA | 12 | ; (X1XX ₂) |
| TI1A | | ; Interrupt valid waveform is changed |
| NOP | | ② |
| SNZ0 | | ; The SNZ0 instruction is executed (EXF0 flag cleared) |
| NOP | | ③ |
| ⋮ | | |
| | | X : these bits are not used here. |

Fig. 51 External 0 interrupt program example-3

⑥ Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs, connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

⑦ Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

⑧ On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

⑬ External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM back-up mode (POF and POF2 instructions) cannot be used.

⑳ Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for port P2 function:

• Selection of analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

• TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

㉑ Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" (refer to Figure 52①) to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.

| | | |
|-------|---|---|
| LA | 8 | ; (X0XX2) |
| TV2A | | ; The SNZAD instruction is valid ① |
| LA | 0 | ; (0XXX2) |
| TQ1A | | ; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode. |
| SNZAD | | |
| NOP | | |
| | | |
| | | X : these bits are not used here. |

Fig. 52 A/D conversion interrupt program example

㉒ Notes for the use of A/D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 53). When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 54. In addition, test the application products sufficiently.




Fig. 53 Analog input external circuit example-1




Fig. 54 Analog input external circuit example-2

㉓ Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

㉔ Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

CONTROL REGISTERS

| Interrupt control register V1 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|-------------------------------|---------------------------------|------------------------------|---|-----|
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT2 instruction is invalid) (Note 2) | |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT1 instruction is invalid) (Note 2) | |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZ0 instruction is invalid) (Note 2) | |

| Interrupt control register V2 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|-------------------------------|--------------------------|------------------------------|---|-----|
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) | |
| | | 1 | Interrupt enabled (SNZAD instruction is invalid) (Note 2) | |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V20 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |

| Interrupt control register I1 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-------------------------------|--|------------------------------|--|-----|
| I13 | INT pin input control bit (Note 3) | 0 | INT pin input disabled | |
| | | 1 | INT pin input enabled | |
| I12 | Interrupt valid waveform for INT pin/ return level selection bit (Note 3) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level | |
| | | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level | |
| I11 | INT pin edge detection circuit control bit | 0 | One-sided edge detected | |
| | | 1 | Both edges detected | |
| I10 | INT pin timer 1 control enable bit | 0 | Disabled | |
| | | 1 | Enabled | |

| Clock control register MR | | at reset : 1100 ₂ | at RAM back-up : 1100 ₂ | R/W |
|---------------------------|-----------------------------|------------------------------|------------------------------------|--|
| MR3 | System clock selection bits | MR3 | MR2 | System clock |
| | | 0 | 0 | f(XIN) (high-speed mode) |
| | | 0 | 1 | f(XIN)/2 (middle-speed mode) |
| | | 1 | 0 | f(XIN)/4 (low-speed mode) |
| MR2 | | 1 | 1 | f(XIN)/8 (default mode) |
| | | 0 | | This bit has no function, but read/write is enabled. |
| MR1 | Not used | 1 | | |
| MR0 | Not used | 0 | | This bit has no function, but read/write is enabled. |
| | | 1 | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

| Timer control register W1 | | at reset : 00002 | | at RAM back-up : 00002 | | R/W |
|---------------------------|---|------------------|--|------------------------|--|-----|
| W13 | Prescaler control bit | 0 | Stop (state initialized) | | | |
| | | 1 | Operating | | | |
| W12 | Prescaler dividing ratio selection bit | 0 | Instruction clock divided by 4 | | | |
| | | 1 | Instruction clock divided by 16 | | | |
| W11 | Timer 1 control bit | 0 | Stop (state retained) | | | |
| | | 1 | Operating | | | |
| W10 | Timer 1 count start synchronous circuit control bit | 0 | Count start synchronous circuit not selected | | | |
| | | 1 | Count start synchronous circuit selected | | | |

| Timer control register W2 | | at reset : 00002 | | at RAM back-up : state retained | | R/W |
|---------------------------|--|------------------|--------------------------------------|---------------------------------|--|-----|
| W23 | Timer 2 control bit | 0 | Stop (state retained) | | | |
| | | 1 | Operating | | | |
| W22 | Timer 1 count auto-stop circuit selection bit (Note 2) | 0 | Count auto-stop circuit not selected | | | |
| | | 1 | Count auto-stop circuit selected | | | |
| W21 | Timer 2 count source selection bits | W21 | W20 | Count source | | |
| | | 0 | 0 | Timer 1 underflow signal | | |
| 0 | | 1 | Prescaler output (ORCLK) | | | |
| 1 | | 0 | CNTR input | | | |
| W20 | | 1 | 1 | System clock | | |

| Timer control register W6 | | at reset : 00002 | | at RAM back-up : state retained | | R/W |
|---------------------------|---------------------------------|------------------|--|---------------------------------|--|-----|
| W63 | Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| | | 1 | | | | |
| W62 | Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| | | 1 | | | | |
| W61 | CNTR output selection bit | 0 | Timer 1 underflow signal divided by 2 output | | | |
| | | 1 | Timer 2 underflow signal divided by 2 output | | | |
| W60 | P12/CNTR function selection bit | 0 | P12(I/O)/CNTR input (Note 3) | | | |
| | | 1 | P12 (input)/CNTR input/output (Note 3) | | | |

| A/D control register Q1 | | at reset : 00002 | | at RAM back-up : state retained | | R/W |
|-------------------------|----------------------------------|------------------|--|---------------------------------|--|-----|
| Q13 | A/D operation mode selection bit | 0 | A/D conversion mode | | | |
| | | 1 | Comparator mode | | | |
| Q12 | Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| | | 1 | | | | |
| Q11 | Analog input pin selection bits | Q11 | Q10 | Selected pins | | |
| | | 0 | 0 | AIN0 | | |
| 0 | | 1 | AIN1 | | | |
| Q10 | | 1 | 0 | Not available | | |
| | 1 | 1 | Not available | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronization circuit is selected.

3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

| Key-on wakeup control register K0 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|------------------------------------|------------------|------------------------|---------------------------------|-----|
| K03 | Port P03 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K02 | Port P02 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K01 | Port P01 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K00 | Port P00 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |

| Key-on wakeup control register K1 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|---|------------------|---|---------------------------------|-----|
| K13 | Port P13/INT key-on wakeup control bit | 0 | P13 key-on wakeup not used/INT pin key-on wakeup used | | |
| | | 1 | P13 key-on wakeup used/INT pin key-on wakeup not used | | |
| K12 | Port P12/CNTR key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K11 | Port P11 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K10 | Port P10 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |

| Key-on wakeup control register K2 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|---|------------------|------------------------|---------------------------------|-----|
| K23 | Port D3/K key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K22 | Port D2/C key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K21 | Port P21/AIN1 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |
| K20 | Port P20/AIN0 key-on wakeup control bit | 0 | Key-on wakeup not used | | |
| | | 1 | Key-on wakeup used | | |

Note: "R" represents read enabled, and "W" represents write enabled.

| Pull-up control register PU0 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|---|------------------|------------------------|---------------------------------|---|
| PU03 | Port P03 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU02 | Port P02 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU01 | Port P01 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU00 | Port P00 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |

| Pull-up control register PU1 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|--|------------------|------------------------|---------------------------------|---|
| PU13 | Port P13/INT pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU12 | Port P12/CNTR pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU11 | Port P11 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU10 | Port P10 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |

| Pull-up control register PU2 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|--|------------------|------------------------|---------------------------------|---|
| PU23 | Port D3/K pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU22 | Port D2/C pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU21 | Port P21/AIN1 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |
| PU20 | Port P20/AIN0 pull-up transistor control bit | 0 | Pull-up transistor OFF | | |
| | | 1 | Pull-up transistor ON | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

The 4501 Group has the 111 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table


SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

| Symbol | Contents | Symbol | Contents |
|--------|--|----------|--|
| A | Register A (4 bits) | WDF1 | Watchdog timer flag |
| B | Register B (4 bits) | WEF | Watchdog timer enable flag |
| DR | Register D (3 bits) | INTE | Interrupt enable flag |
| E | Register E (8 bits) | EXF0 | External 0 interrupt request flag |
| Q1 | A/D control register Q1 (4 bits) | P | Power down flag |
| V1 | Interrupt control register V1 (4 bits) | ADF | A/D conversion completion flag |
| V2 | Interrupt control register V2 (4 bits) | | |
| I1 | Interrupt control register I1 (4 bits) | D | Port D (4 bits) |
| W1 | Timer control register W1 (4 bits) | P0 | Port P0 (4 bits) |
| W2 | Timer control register W2 (4 bits) | P1 | Port P1 (4 bits) |
| W6 | Timer control register W6 (4 bits) | P2 | Port P2 (2 bits) |
| MR | Clock control register MR (4 bits) | C | Port C (1 bit) |
| K0 | Key-on wakeup control register K0 (4 bits) | K | Port K (1 bit) |
| K1 | Key-on wakeup control register K1 (4 bits) | | |
| K2 | Key-on wakeup control register K2 (4 bits) | x | Hexadecimal variable |
| PU0 | Pull-up control register PU0 (4 bits) | y | Hexadecimal variable |
| PU1 | Pull-up control register PU1 (4 bits) | z | Hexadecimal variable |
| PU2 | Pull-up control register PU2 (4 bits) | p | Hexadecimal variable |
| X | Register X (4 bits) | n | Hexadecimal constant |
| Y | Register Y (4 bits) | i | Hexadecimal constant |
| Z | Register Z (2 bits) | j | Hexadecimal constant |
| DP | Data pointer (10 bits) (It consists of registers X, Y, and Z) | A3A2A1A0 | Binary notation of hexadecimal variable A (same for others) |
| PC | Program counter (14 bits) | ← | Direction of data movement |
| PCH | High-order 7 bits of program counter | ↔ | Data exchange between a register and memory |
| PCL | Low-order 7 bits of program counter | ? | Decision of state shown before “?” |
| SK | Stack register (14 bits X 8) | () | Contents of registers and memories |
| SP | Stack pointer (3 bits) | — | Negate, Flag unchanged after executing instruction |
| CY | Carry flag | M(DP) | RAM address pointed by the data pointer |
| R1 | Timer 1 reload register | a | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| R2 | Timer 2 reload register | p, a | Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0 |
| T1 | Timer 1 | C | Hex. C + Hex. number x (also same for others) |
| T2 | Timer 2 | | |
| T1F | Timer 1 interrupt request flag | + | |
| T2F | Timer 2 interrupt request flag | x | |

Note : Some instructions of the 4501 Group has the skip function to unexecute the next described instruction. The 4501 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes “1” if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

| Grouping | Mnemonic | Function | Page | Grouping | Mnemonic | Function | Page | |
|-------------------------------|---|--|--------|--------------------------|---|--|--|--------|
| Register to register transfer | TAB | $(A) \leftarrow (B)$ | 77, 90 | RAM to register transfer | XAMI j | $(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ j = 0 to 15 $(Y) \leftarrow (Y) + 1$ | 89, 90 | |
| | TBA | $(B) \leftarrow (A)$ | 83, 90 | | TMA j | $(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X) \text{EXOR}(j)$ j = 0 to 15 | 85, 90 | |
| | TAY | $(A) \leftarrow (Y)$ | 83, 90 | | Arithmetic operation | LA n | $(A) \leftarrow n$ n = 0 to 15 | 68, 92 |
| | TYA | $(Y) \leftarrow (A)$ | 88, 90 | | | TABP p | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ (Note) $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | 78, 92 |
| | TEAB | $(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$ | 84, 90 | | | AM | $(A) \leftarrow (A) + (M(DP))$ | 62, 92 |
| | TABE | $(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$ | 78, 90 | | | AMC | $(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow \text{Carry}$ | 62, 92 |
| | TDA | $(DR2-DR0) \leftarrow (A2-A0)$ | 84, 90 | | | A n | $(A) \leftarrow (A) + n$ n = 0 to 15 | 62, 92 |
| | TAD | $(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$ | 79, 90 | | | AND | $(A) \leftarrow (A) \text{ AND } (M(DP))$ | 63, 92 |
| | TAZ | $(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$ | 83, 90 | | | OR | $(A) \leftarrow (A) \text{ OR } (M(DP))$ | 70, 92 |
| | TAX | $(A) \leftarrow (X)$ | 83, 90 | | | SC | $(CY) \leftarrow 1$ | 73, 92 |
| TASP | $(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$ | 81, 90 | RC | $(CY) \leftarrow 0$ | | 71, 92 | | |
| RAM addresses | LXY x, y | $(X) \leftarrow x$ x = 0 to 15 $(Y) \leftarrow y$ y = 0 to 15 | 68, 90 | SZC | | $(CY) = 0 ?$ | 76, 92 | |
| | LZ z | $(Z) \leftarrow z$ z = 0 to 3 | 68, 90 | CMA | $(A) \leftarrow (\bar{A})$ | 65, 92 | | |
| | INY | $(Y) \leftarrow (Y) + 1$ | 68, 90 | RAR |  | 71, 92 | | |
| | DEY | $(Y) \leftarrow (Y) - 1$ | 65, 90 | | | | | |
| RAM to register transfer | TAM j | $(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ j = 0 to 15 | 80, 90 | | | | | |
| | XAM j | $(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ j = 0 to 15 | 89, 90 | | | | | |
| | XAMD j | $(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ j = 0 to 15 $(Y) \leftarrow (Y) - 1$ | 89, 90 | | | | | |

Note: p is 0 to 15 for M34501M2,
p is 0 to 31 for M34501M4/E4.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

| Grouping | Mnemonic | Function | Page | Grouping | Mnemonic | Function | Page |
|----------------------|----------|--|--------|---------------------|--|--|--------|
| Bit operation | SB j | $(M_j(DP)) \leftarrow 1$ j = 0 to 3 | 73, 92 | Interrupt operation | DI | $(INTE) \leftarrow 0$ | 66, 96 |
| | RB j | $(M_j(DP)) \leftarrow 0$ j = 0 to 3 | 71, 92 | | EI | $(INTE) \leftarrow 1$ | 66, 96 |
| | SZB j | $(M_j(DP)) = 0 ?$ j = 0 to 3 | 76, 92 | | SNZ0 | V10 = 0: $(EXF0) = 1 ?$ After skipping, $(EXF0) \leftarrow 0$ V10 = 1: SNZ0 = NOP | 74, 96 |
| Comparison operation | SEAM | $(A) = (M(DP)) ?$ | 74, 92 | | SNZI0 | I12 = 1 : $(INT) = "H" ?$ I12 = 0 : $(INT) = "L" ?$ | 75, 96 |
| | SEA n | $(A) = n ?$ n = 0 to 15 | 74, 92 | | TAV1 | $(A) \leftarrow (V1)$ | 81, 96 |
| Branch operation | B a | $(PCL) \leftarrow a6-a0$ | 63, 94 | | TV1A | $(V1) \leftarrow (A)$ | 87, 96 |
| | BL p, a | $(PCH) \leftarrow p$ (Note) $(PCL) \leftarrow a6-a0$ | 63, 94 | | TAV2 | $(A) \leftarrow (V2)$ | 82, 96 |
| | BLA p | $(PCH) \leftarrow p$ (Note) $(PCL) \leftarrow (DR2-DR0, A3-A0)$ | 63, 94 | | TV2A | $(V2) \leftarrow (A)$ | 87, 96 |
| Subroutine operation | BM a | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$ | 64, 94 | | TAI1 | $(A) \leftarrow (I1)$ | 79, 96 |
| | BML p, a | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ (Note) $(PCL) \leftarrow a6-a0$ | 64, 94 | | T11A | $(I1) \leftarrow (A)$ | 84, 96 |
| | BMLA p | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ (Note) $(PCL) \leftarrow (DR2-DR0, A3-A0)$ | 64, 94 | Timer operation | TAW1 | $(A) \leftarrow (W1)$ | 82, 96 |
| Return operation | RTI | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | 72, 94 | | TW1A | $(W1) \leftarrow (A)$ | 87, 96 |
| | RT | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | 72, 94 | | TAW2 | $(A) \leftarrow (W2)$ | 82, 96 |
| | RTS | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | 72, 94 | | TW2A | $(W2) \leftarrow (A)$ | 88, 96 |
| | | | | | TAW6 | $(A) \leftarrow (W6)$ | 82, 96 |
| | | | | | TW6A | $(W6) \leftarrow (A)$ | 88, 96 |
| | | | | | TAB1 | $(B) \leftarrow (T17-T14)$ $(A) \leftarrow (T13-T10)$ | 77, 96 |
| | | | | | T1AB | $(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$ | 77, 96 |
| | | | | TAB2 | $(B) \leftarrow (T27-T24)$ $(A) \leftarrow (T23-T20)$ | 78, 96 | |
| | | | | T2AB | $(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$ | 77, 96 | |

Note: p is 0 to 15 for M34501M2,
p is 0 to 31 for M34501M4/E4.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

| Grouping | Mnemonic | Function | Page | Grouping | Mnemonic | Function | Page |
|------------------------|----------|---|--------|--------------------------|---|--|---------|
| Timer operation | TR1AB | (R17–R14) ← (B) (R13–R10) ← (A) | 87, 96 | Input/Output operation | IAK | (A0) ← (K) (A3–A1) ← 0 | 67, 98 |
| | SNZT1 | V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP | 75, 96 | | OKA | (K) ← (A0) | 69, 98 |
| | SNZT2 | V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP | 76, 96 | | TK0A | (K0) ← (A) | 84, 98 |
| Input/Output operation | IAP0 | (A) ← (P0) | 67, 98 | | TAK0 | (A) ← (K0) | 79, 98 |
| | OP0A | (P0) ← (A) | 69, 98 | | TK1A | (K1) ← (A) | 85, 98 |
| | IAP1 | (A) ← (P1) | 67, 98 | | TAK1 | (A) ← (K1) | 80, 98 |
| | OP1A | (P1) ← (A) | 69, 98 | | TK2A | (K2) ← (A) | 85, 98 |
| | IAP2 | (A1, A0) ← (P21, P20) (A3, A2) ← 0 | 67, 98 | | TAK2 | (A) ← (K2) | 80, 98 |
| | OP2A | (P21, P20) ← (A1, A0) | 70, 98 | | TPU0A | (PU0) ← (A) | 86, 98 |
| | CLD | (D) ← 1 | 64, 98 | | TPU1A | (PU1) ← (A) | 86, 98 |
| | RD | (D(Y)) ← 0 (Y) = 0 to 3 | 72, 98 | TPU2A | (PU2) ← (A) | 86, 98 | |
| | SD | (D(Y)) ← 1 (Y) = 0 to 3 | 73, 98 | A/D conversion operation | TABAD | In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode (Q13 = 1), (B) ← (AD7–AD4) (A) ← (AD3–AD0) | 78, 100 |
| | SZD | (D(Y)) = 0 ? (Y) = 0 to 3 | 76, 98 | | TALA | (A3, A2) ← (AD1, AD0) (A1, A0) ← 0 | 80, 100 |
| | SCP | (C) ← 1 | 73, 98 | | TADAB | (AD7–AD4) ← (B) (AD3–AD0) ← (A) | 79, 100 |
| | RCP | (C) ← 0 | 71, 98 | | TAQ1 | (A) ← (Q1) | 81, 100 |
| | SNZCP | (C) = 1 ? | 75, 98 | | TQ1A | (Q1) ← (A) | 86, 100 |
| | | | ADST | | (ADF) ← 0 Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting | 62, 100 | |
| | | | SNZAD | | V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP | 74, 100 | |

INDEX LIST OF INSTRUCTION FUNCTION (continued)

| Group- ing | Mnemonic | Function | Page |
|-----------------|----------|---|---------|
| Other operation | NOP | $(PC) \leftarrow (PC) + 1$ | 69, 100 |
| | POF | RAM back-up (Voltage drop detection circuit valid) | 70, 100 |
| | POF2 | RAM back-up | 70, 100 |
| | EPOF | POF, POF2 instructions valid | 66, 100 |
| | SNZP | $(P) = 1 ?$ | 75, 100 |
| | DWDT | Stop of watchdog timer function enabled | 66, 100 |
| | WRST | $(WDF1) = 1 ?$ After skipping, $(WDF1) \leftarrow 0$ | 88, 100 |
| | CMCK | Ceramic resonance circuit selected | 65, 100 |
| | CRCK | RC oscillation circuit selected | 65, 100 |
| | TAMR | $(A) \leftarrow (MR)$ | 81, 100 |
| | TMRA | $(MR) \leftarrow (A)$ | 85, 100 |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n and accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|----|---|---|---|--------------|
| | 0 | 0 | 0 | 1 | 1 | 0 | n | n | n | n | 2 | 0 | 6 | n | 16 | 1 | 1 | – | Overflow = 0 |
| Operation: | $(A) \leftarrow (A) + n$ n = 0 to 15 | | | | | | | | | | Grouping: | Arithmetic operation | | | | | | | |
| | | | | | | | | | | | Description: | Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation. | | | | | | | |

ADST (A/D conversion SStart)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|----|---|---|---|---|
| | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 2 | 2 | 9 | F | 16 | 1 | 1 | – | – |
| Operation: | $(ADF) \leftarrow 0$ Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting (Q13 : bit 3 of A/D control register Q1) | | | | | | | | | | Grouping: | A/D conversion operation | | | | | | | |
| | | | | | | | | | | | Description: | Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. | | | | | | | |

AM (Add accumulator and Memory)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|--------------------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|---|---|---|----|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 2 | 0 | 0 | A | 16 | 1 | 1 | – | – |
| Operation: | $(A) \leftarrow (A) + (M(DP))$ | | | | | | | | | | Grouping: | Arithmetic operation | | | | | | | |
| | | | | | | | | | | | Description: | Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged. | | | | | | | |

AMC (Add accumulator, Memory and Carry)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|----|---|---|-----|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 2 | 0 | 0 | B | 16 | 1 | 1 | 0/1 | – |
| Operation: | $(A) \leftarrow (A) + (M(DP)) + (CY)$ (CY) ← Carry | | | | | | | | | | Grouping: | Arithmetic operation | | | | | | | |
| | | | | | | | | | | | Description: | Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY. | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

AND (logical AND between accumulator and memory)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|-----------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|--|---|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 8 |
| Operation: | (A) ← (A) AND (M(DP)) | | | | | | | | | | | Grouping: | Arithmetic operation | | | | | |
| | | | | | | | | | | | | Description: | Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A. | | | | | |

B a (Branch to address a)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---------------------|--|--|--|--|
| | 0 | 1 | 1 | a ₆ | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | a ₀ | 1 | 8 | a | | | |
| Operation: | (PCL) ← a ₆ to a ₀ | | | | | | | | | | | Grouping: | Branch operation | | | |
| | | | | | | | | | | | | Description: | Branch within a page : Branches to address a in the identical page. | | | |
| | | | | | | | | | | | | Note: | Specify the branch address within the page including this instruction. | | | |

BL p, a (Branch Long to address a in page p)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---------------------|--|--|--|--|
| | 0 | 0 | 1 | 1 | 1 | p ₄ | p ₃ | p ₂ | p ₁ | p ₀ | 0 | E | p | | | |
| | 1 | 0 | 0 | a ₆ | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | a ₀ | 2 | a | a | | | |
| Operation: | (PCH) ← p (PCL) ← a ₆ to a ₀ | | | | | | | | | | | Grouping: | Branch operation | | | |
| | | | | | | | | | | | | Description: | Branch out of a page : Branches to address a in page p. | | | |
| | | | | | | | | | | | | Note: | p is 0 to 15 for M34501M2, and p is 0 to 31 for M34501M4/E4. | | | |

BLA p (Branch Long to address (D) + (A) in page p)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|----------------|----------------|----------------|----------------|---|---------------------|--|---|--|--|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | | |
| | 1 | 0 | 0 | p ₄ | 0 | 0 | p ₃ | p ₂ | p ₁ | p ₀ | 2 | p | p | | | |
| Operation: | (PCH) ← p (PCL) ← (DR ₂ –DR ₀ , A ₃ –A ₀) | | | | | | | | | | | Grouping: | Branch operation | | | |
| | | | | | | | | | | | | Description: | Branch out of a page : Branches to address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers D and A in page p. | | | |
| | | | | | | | | | | | | Note: | p is 0 to 15 for M34501M2 and p is 0 to 31 for M34501M4/E4. | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

BM a (Branch and Mark to address a in page 2)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|---------------------|---|----|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|-----------------|------------------|---------|----------------|---|---|---|---|
| | 0 | 1 | 0 | a ₆ | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | a ₀ | 2 | 1 | a | a | 16 | 1 | 1 | – | – |
| Operation: | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a ₆ –a ₀ | | | | | | | | | | | | | | | | | | |
| Grouping: | Subroutine call operation | | | | | | | | | | | | | | | | | | |
| Description: | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. | | | | | | | | | | | | | | | | | | |
| Note: | Subroutine extending from page 2 to another page can also be called with the BM instruction when it starts on page 2. Be careful not to over the stack because the maximum level of subroutine nesting is 8. | | | | | | | | | | | | | | | | | | |

BML p, a (Branch and Mark Long to address a in page p)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|---------------------|---|----|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|-----------------|------------------|---------|----------------|----|---|---|---|---|
| | 0 | 0 | 1 | 1 | 0 | p ₄ | p ₃ | p ₂ | p ₁ | p ₀ | 2 | 0 | C | +p | p | 16 | 2 | 2 | – | – |
| | 1 | 0 | 0 | a ₆ | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | a ₀ | 2 | 2 | a | a | 16 | 2 | 2 | – | – | |
| Operation: | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← a ₆ –a ₀ | | | | | | | | | | | | | | | | | | | |
| Grouping: | Subroutine call operation | | | | | | | | | | | | | | | | | | | |
| Description: | Call the subroutine : Calls the subroutine at address a in page p. | | | | | | | | | | | | | | | | | | | |
| Note: | p is 0 to 15 for M34501M2 and p is 0 to 31 for M34501M4/E4. Be careful not to over the stack because the maximum level of subroutine nesting is 8. | | | | | | | | | | | | | | | | | | | |

BMLA p (Branch and Mark Long to address (D) + (A) in page p)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|---------------------|---|----|---|----------------|---|---|----------------|----------------|----------------|----------------|---|-----------------|------------------|---------|----------------|---|---|---|---|
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 0 | 3 | 0 | 16 | 2 | 2 | – | – |
| | 1 | 0 | 0 | p ₄ | 0 | 0 | p ₃ | p ₂ | p ₁ | p ₀ | 2 | 2 | p | p | 16 | 2 | 2 | – | – |
| Operation: | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR ₂ –DR ₀ , A ₃ –A ₀) | | | | | | | | | | | | | | | | | | |
| Grouping: | Subroutine call operation | | | | | | | | | | | | | | | | | | |
| Description: | Call the subroutine : Calls the subroutine at address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers D and A in page p. | | | | | | | | | | | | | | | | | | |
| Note: | p is 0 to 15 for M34501M2 and p is 0 to 31 for M34501M4/E4. Be careful not to over the stack because the maximum level of subroutine nesting is 8. | | | | | | | | | | | | | | | | | | |

CLD (CLear port D)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|---------------------|------------------------|----|---|---|---|---|---|---|---|---|---|-----------------|------------------|---------|----------------|----|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 2 | 0 | 1 | 1 | 16 | 1 | 1 | – | – |
| Operation: | (D) ← 1 | | | | | | | | | | | | | | | | | | | |
| Grouping: | Input/Output operation | | | | | | | | | | | | | | | | | | | |
| Description: | Sets (1) to port D. | | | | | | | | | | | | | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

CMA (CoMplement of Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
|-------------------|---------------------------------|----|----|----|----|----|----|----|----|----|---------------------|--|---------|----------------|--|
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | C | | |
| Operation: | $(A) \leftarrow \overline{(A)}$ | | | | | | | | | | Grouping: | Arithmetic operation | | | |
| | | | | | | | | | | | Description: | Stores the one's complement for register A's contents in register A. | | | |

CMCK (Clock select: ceraMic resonance Clock)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
|-------------------|------------------------------------|----|----|----|----|----|----|----|----|----|---------------------|---|---------|----------------|--|
| | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 2 | 9 | A | | |
| Operation: | Ceramic resonance circuit selected | | | | | | | | | | Grouping: | Other operation | | | |
| | | | | | | | | | | | Description: | Selects the ceramic resonance circuit and stops the on-chip oscillator. | | | |

CRCK (Clock select: Rc resonance Clock)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
|-------------------|-------------------------------|----|----|----|----|----|----|----|----|----|---------------------|--|---------|----------------|--|
| | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 2 | 9 | B | | |
| Operation: | RC resonance circuit selected | | | | | | | | | | Grouping: | Other operation | | | |
| | | | | | | | | | | | Description: | Selects the RC resonance circuit and stops the on-chip oscillator. | | | |

DEY (DEcrement register Y)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
|-------------------|--------------------------|----|----|----|----|----|----|----|----|----|---------------------|---|---------|----------------|--|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 7 | | |
| Operation: | $(Y) \leftarrow (Y) - 1$ | | | | | | | | | | Grouping: | RAM addresses | | | |
| | | | | | | | | | | | Description: | Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

DI (Disable Interrupt)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|--|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 | 1 | 1 | – | – |
| Operation: | (INTE) ← 0 | | | | | | | | | | | Grouping: | Interrupt control operation | | | | |
| | | | | | | | | | | | | Description: | Clears (0) to interrupt enable flag INTE, and disables the interrupt. | | | | |
| | | | | | | | | | | | | Note: | Interrupt is disabled by executing the DI instruction after executing 1 machine cycle. | | | | |

DWDT (Disable WatchDog Timer)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|---|---|---|---|---|---|
| | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 2 | 2 | 9 | C | 1 | 1 | – | – |
| Operation: | Stop of watchdog timer function enabled | | | | | | | | | | | Grouping: | Other operation | | | | | |
| | | | | | | | | | | | | Description: | Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction. | | | | | |

EI (Enable Interrupt)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|---|---|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 2 | 0 | 0 | 5 | 1 | 1 | – | – |
| Operation: | (INTE) ← 1 | | | | | | | | | | | Grouping: | Interrupt control operation | | | | | |
| | | | | | | | | | | | | Description: | Sets (1) to interrupt enable flag INTE, and enables the interrupt. | | | | | |
| | | | | | | | | | | | | Note: | Interrupt is enabled by executing the EI instruction after executing 1 machine cycle. | | | | | |

EPOF (Enable POF instruction)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|--|---|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 2 | 0 | 5 | B | 1 | 1 | – | – |
| Operation: | POF instruction, POF2 instruction valid | | | | | | | | | | | Grouping: | Other operation | | | | | |
| | | | | | | | | | | | | Description: | Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction. | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAK (Input Accumulator from port K)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|---------------------------|-------------------|--|------------------|---------|----------------|
| | 1 | 0 0 1 1 0 1 1 1 1 | 1 | 1 | – | – |
| | | 2 6 F | | | | |
| Operation: | (A0) ← (K) (A3–A1) ← 0 | | Grouping: Input/Output operation | | | |
| | | | Description: Transfers the contents of port K to the bit 0 (A0) of register A. | | | |
| | | | Note: After this instruction is executed, “0” is stored to the high-order 3 bits (A3–A1) of register A. | | | |

IAP0 (Input Accumulator from port P0)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|-------------------|---|------------------|---------|----------------|
| | 1 | 0 0 1 1 0 0 0 0 0 | 1 | 1 | – | – |
| | | 2 6 0 | | | | |
| Operation: | (A) ← (P0) | | Grouping: Input/Output operation | | | |
| | | | Description: Transfers the input of port P0 to register A. | | | |

IAP1 (Input Accumulator from port P1)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|-------------------|---|------------------|---------|----------------|
| | 1 | 0 0 1 1 0 0 0 0 1 | 1 | 1 | – | – |
| | | 2 6 1 | | | | |
| Operation: | (A) ← (P1) | | Grouping: Input/Output operation | | | |
| | | | Description: Transfers the input of port P1 to register A. | | | |

IAP2 (Input Accumulator from port P2)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|---------------------------------------|-------------------|---|------------------|---------|----------------|
| | 1 | 0 0 1 1 0 0 0 1 0 | 1 | 1 | – | – |
| | | 2 6 2 | | | | |
| Operation: | (A1, A0) ← (P21, P20) (A3, A2) ← 0 | | Grouping: Input/Output operation | | | |
| | | | Description: Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A. | | | |
| | | | Note: After this instruction is executed, “0” is stored to the high-order 2 bits (A3, A2) of register A. | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

INY (INcrement register Y)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--------------------------|----|-----------------|------------------|---------|----------------|---------------------|---|---|---|---|---|---|---|---|---|---------|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 3 | 1 | 1 | – | (Y) = 0 |
| Operation: | $(Y) \leftarrow (Y) + 1$ | | | | | | Grouping: | RAM addresses | | | | | | | | | |
| | | | | | | | Description: | Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed. | | | | | | | | | |

LA n (Load n in Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---------------------|--|---|---|---|---|---|---|---|---|------------------------|
| | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 0 | 7 | n | 1 | 1 | – | Continuous description |
| Operation: | $(A) \leftarrow n$ $n = 0 \text{ to } 15$ | | | | | | Grouping: | Arithmetic operation | | | | | | | | | |
| | | | | | | | Description: | Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. | | | | | | | | | |

LXY x, y (Load register X and Y with x and y)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|----------------|----------------|---------------------|--|----------------|----------------|---|---|---|---|---|---|------------------------|
| | 1 | 1 | x ₃ | x ₂ | x ₁ | x ₀ | y ₃ | y ₂ | y ₁ | y ₀ | 3 | x | y | 1 | 1 | – | Continuous description |
| Operation: | $(X) \leftarrow x \quad x = 0 \text{ to } 15$ $(Y) \leftarrow y \quad y = 0 \text{ to } 15$ | | | | | | Grouping: | RAM addresses | | | | | | | | | |
| | | | | | | | Description: | Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. | | | | | | | | | |

LZ z (Load register Z with z)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---------------------|---|----------------|----------------|---|---|----------------|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | z ₁ | z ₀ | 0 | 4 | $\frac{8}{+Z}$ | 1 | 1 | – | – |
| Operation: | $(Z) \leftarrow z \quad z = 0 \text{ to } 3$ | | | | | | Grouping: | RAM addresses | | | | | | | | | |
| | | | | | | | Description: | Loads the value z in the immediate field to register Z. | | | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

NOP (No OPERATION)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|------------------|----|----|----|----|----|----|----|----|----|----|-----------------|------------------|---------|----------------|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | - | - |

Operation: (PC) ← (PC) + 1

Grouping: Other operation

Description: No operation; Adds 1 to program counter value, and others remain unchanged.

OKA (Output port K from Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|------------------|----|----|----|----|----|----|----|----|----|----|-----------------|------------------|---------|----------------|
| | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | - | - |

Operation: (K) ← (A0)

Grouping: Input/Output operation

Description: Outputs the contents of bit 0 (A0) of register A to port K.

OP0A (Output port P0 from Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|------------------|----|----|----|----|----|----|----|----|----|----|-----------------|------------------|---------|----------------|
| | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | - | - |

Operation: (P0) ← (A)

Grouping: Input/Output operation

Description: Outputs the contents of register A to port P0.

OP1A (Output port P1 from Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|------------------|----|----|----|----|----|----|----|----|----|----|-----------------|------------------|---------|----------------|
| | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | - | - |

Operation: (P1) ← (A)

Grouping: Input/Output operation

Description: Outputs the contents of register A to port P1.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

OP2A (Output port P2 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|-----------------------|-------------------|---------------------|---|---------|----------------|
| | 1 | 0 0 0 1 0 0 0 1 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (P21, P20) ← (A1, A0) | | Grouping: | Input/Output operation | | |
| | | | Description: | Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2. | | |

OR (logical OR between accumulator and memory)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|----------------------|-------------------|---------------------|---|---------|----------------|
| | 0 | 0 0 0 0 1 1 0 0 1 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (A) ← (A) OR (M(DP)) | | Grouping: | Arithmetic operation | | |
| | | | Description: | Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A. | | |

POF (Power OFF1)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|--|-------------------|---------------------|--|---------|----------------|
| | 0 | 0 0 0 0 0 0 0 1 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | RAM back-up However, voltage drop detection circuit valid | | Grouping: | Other operation | | |
| | | | Description: | Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. However, the voltage drop detection circuit is valid. | | |
| | | | Note: | If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. | | |

POF2 (Power OFF2)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|-------------|-------------------|---------------------|---|---------|----------------|
| | 0 | 0 0 0 0 0 1 0 0 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | RAM back-up | | Grouping: | Other operation | | |
| | | | Description: | Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. | | |
| | | | Note: | If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RAR (Rotate Accumulator Right)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|---------------------|-----------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---|---|----------------------|---|-----|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | D | 1 | 1 | 0/1 | – |
| Operation: | → CY → $A_3A_2A_1A_0$ | | | | | | | | | | | | Grouping: | Arithmetic operation | | | |
| Description: | | | | | | | | | | | | | Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right. | | | | |

RB j (Reset Bit)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|---------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---|--|---------------|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | j | j | 0 | 4 | C+j | 1 | 1 | – | – |
| Operation: | $(M_j(DP)) \leftarrow 0$ j = 0 to 3 | | | | | | | | | | | | Grouping: | Bit operation | | | |
| Description: | | | | | | | | | | | | | Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP). | | | | |

RC (Reset Carry flag)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|---------------------|---------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---|------------------------------|----------------------|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 6 | 1 | 1 | 0 | – |
| Operation: | $(CY) \leftarrow 0$ | | | | | | | | | | | | Grouping: | Arithmetic operation | | | |
| Description: | | | | | | | | | | | | | Clears (0) to carry flag CY. | | | | |

RCP (Reset Port C)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|---------------------|--------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---|-----------------------|------------------------|---|---|---|
| | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 2 | 8 | C | 1 | 1 | – | – |
| Operation: | $(C) \leftarrow 0$ | | | | | | | | | | | | Grouping: | Input/Output operation | | | |
| Description: | | | | | | | | | | | | | Clears (0) to port C. | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RD (Reset port D specified by register Y)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 4 | 1 | 1 | – | – |
| Operation: | $(D(Y)) \leftarrow 0$ However, $(Y) = 0 \text{ to } 3$ | | | | | | | | | | Grouping: | Input/Output operation | | | | | |
| | | | | | | | | | | | Description: | Clears (0) to a bit of port D specified by register Y. | | | | | |
| | | | | | | | | | | | Note: | Set 0 to 3 to register Y because port D is four ports (D0–D3). When values except above are set to register Y, this instruction is equivalent to the NOP instruction. | | | | | |

RT (ReTurn from subroutine)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|---|---|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 4 | 4 | 1 | 2 | – | – |
| Operation: | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | | | | | | | | | | Grouping: | Return operation | | | | | |
| | | | | | | | | | | | Description: | Returns from subroutine to the routine called the subroutine. | | | | | |

RTI (ReTurn from Interrupt)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|---|---|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4 | 6 | 1 | 1 | – | – |
| Operation: | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | | | | | | | | | | Grouping: | Return operation | | | | | |
| | | | | | | | | | | | Description: | Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt. | | | | | |

RTS (ReTurn from subroutine and Skip)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|---|---|---------------------|
| | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 4 | 5 | 1 | 2 | – | Skip at uncondition |
| Operation: | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | | | | | | | | | | Grouping: | Return operation | | | | | |
| | | | | | | | | | | | Description: | Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SB j (Set Bit)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|--|----|----|----|----|----|----|----|----|----|----|---|------------------|---------|----------------|
| | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | j | j | 1 | 1 | – | – |
| Operation: $(M_j(DP)) \leftarrow 0$ $j = 0$ to 3 | | | | | | | | | | | Grouping: Bit operation Description: Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of $M(DP)$. | | | |

SC (Set Carry flag)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|---------------------------------------|----|----|----|----|----|----|----|----|----|----|--|------------------|---------|----------------|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | – |
| Operation: $(CY) \leftarrow 1$ | | | | | | | | | | | Grouping: Arithmetic operation Description: Sets (1) to carry flag CY . | | | |

SCP (Set Port C)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|--------------------------------------|----|----|----|----|----|----|----|----|----|----|---|------------------|---------|----------------|
| | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 2 | 8 | – | – |
| Operation: $(C) \leftarrow 1$ | | | | | | | | | | | Grouping: Input/Output operation Description: Sets (1) to port C . | | | |

SD (Set port D specified by register Y)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|---|----|----|----|----|----|----|----|----|----|----|--|------------------|---------|----------------|
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | – | – |
| Operation: $(D(Y)) \leftarrow 1$ $(Y) = 0$ to 3 | | | | | | | | | | | Grouping: Input/Output operation Description: Sets (1) to a bit of port D specified by register Y . Note: Set 0 to 3 to register Y because port D is four ports (D_0 – D_3). When values except above are set to register Y , this instruction is equivalent to the NOP instruction. | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

| SEA n (Skip Equal, Accumulator with immediate data n) | | | | | | | | | | | | | | | | | | | |
|--|--|----|---|---|---|---|---|---|---|-----------------|------------------|---------|----------------|---|----|---|--|--|--|
| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
| | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 2 | 0 | 2 | 5 | 16 | | | | |
| | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 2 | 0 | 7 | n | 16 | | | | |
| Operation: | (A) = n ? n = 0 to 15 | | | | | | | | | | | | | | | | | | |
| Grouping: | | | | | | | | | | | | | | | | Comparison operation | | | |
| Description: | | | | | | | | | | | | | | | | Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. | | | |
| SEAM (Skip Equal, Accumulator with Memory) | | | | | | | | | | | | | | | | | | | |
| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
| | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 2 | 0 | 2 | 6 | 16 | | | | |
| Operation: | (A) = (M(DP)) ? | | | | | | | | | | | | | | | | | | |
| Grouping: | | | | | | | | | | | | | | | | Comparison operation | | | |
| Description: | | | | | | | | | | | | | | | | Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP). | | | |
| SNZO (Skip if Non Zero condition of external 0 interrupt request flag) | | | | | | | | | | | | | | | | | | | |
| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 2 | 0 | 3 | 8 | 16 | | | | |
| Operation: | V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZO = NOP (V10 : bit 0 of the interrupt control register V1) | | | | | | | | | | | | | | | | | | |
| Grouping: | | | | | | | | | | | | | | | | Interrupt operation | | | |
| Description: | | | | | | | | | | | | | | | | When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. | | | |
| SNZAD (Skip if Non Zero condition of A/D conversion completion flag) | | | | | | | | | | | | | | | | | | | |
| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
| | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 2 | 2 | 8 | 7 | 16 | | | | |
| Operation: | V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP (V22 : bit 2 of the interrupt control register V2) | | | | | | | | | | | | | | | | | | |
| Grouping: | | | | | | | | | | | | | | | | A/D conversion operation | | | |
| Description: | | | | | | | | | | | | | | | | When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZCP (Skip if Non Zero condition of Port C)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|---------------------|-----------|----|----|----|----|----|----|----|----|----|---|------------------------|---------|----------------|----|---|---|---|---------|
| | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2 | 2 | 8 | 9 | 16 | 1 | 1 | - | (C) = 1 |
| Operation: | (C) = 1 ? | | | | | | | | | | Grouping: | Input/Output operation | | | | | | | |
| Description: | | | | | | | | | | | Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0." | | | | | | | | |

SNZIO (Skip if Non Zero condition of external 0 Interrupt input pin)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|---------------------|--|----|----|----|----|----|----|----|----|----|--|---------------------|---------|----------------|----|---|---|---|--|
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 2 | 0 | 3 | A | 16 | 1 | 1 | - | I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H" |
| Operation: | I12 = 0 : (INT) = "L" ? I12 = 1 : (INT) = "H" ? (I12 : bit 2 of the interrupt control register I1) | | | | | | | | | | Grouping: | Interrupt operation | | | | | | | |
| Description: | | | | | | | | | | | When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." When I12 = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." | | | | | | | | |

SNZP (Skip if Non Zero condition of Power down flag)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|---------------------|-----------|----|----|----|----|----|----|----|----|----|--|------------------|---------|----------------|----|---|---|---|---------|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 0 | 0 | 3 | 16 | 1 | 1 | - | (P) = 1 |
| Operation: | (P) = 1 ? | | | | | | | | | | Grouping: | Other operation | | | | | | | |
| Description: | | | | | | | | | | | Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0." | | | | | | | | |

SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|---------------------|---|----|----|----|----|----|----|----|----|----|--|------------------|---------|----------------|----|---|---|---|--------------------|
| | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 2 | 8 | 0 | 16 | 1 | 1 | - | V12 = 0: (T1F) = 1 |
| Operation: | V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1) | | | | | | | | | | Grouping: | Timer operation | | | | | | | |
| Description: | | | | | | | | | | | When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. | | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
|-------------------|---|----|---|---|---|---|---|---|---|---|---|---|------------------|---------|----------------|---|----|---|---|---|--------------------|
| | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 | 2 | 8 | 1 | 16 | 1 | 1 | – | V13 = 0: (T2F) = 1 |
| Operation: | V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1) | | | | | | | | | | | Grouping: Timer operation | | | | | | | | | |
| | | | | | | | | | | | | Description: When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. | | | | | | | | | |

SZB j (Skip if Zero, Bit)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|-------------------|------------------------------|----|---|---|---|---|---|---|---|---|---|---|------------------|---------|----------------|----|---|---|---|----------------------------|
| | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | j | j | 2 | 0 | 2 | j | 16 | 1 | 1 | – | (Mj(DP)) = 0 j = 0 to 3 |
| Operation: | (Mj(DP)) = 0 ? j = 0 to 3 | | | | | | | | | | | Grouping: Bit operation | | | | | | | | |
| | | | | | | | | | | | | Description: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1." | | | | | | | | |

SZC (Skip if Zero, Carry flag)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|-------------------|------------|----|---|---|---|---|---|---|---|---|---|---|------------------|---------|----------------|----|---|---|---|----------|
| | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 2 | 0 | 2 | F | 16 | 1 | 1 | – | (CY) = 0 |
| Operation: | (CY) = 0 ? | | | | | | | | | | | Grouping: Arithmetic operation | | | | | | | | |
| | | | | | | | | | | | | Description: Skips the next instruction when the contents of carry flag CY is "0." After skipping, the CY flag remains unchanged. Executes the next instruction when the contents of the CY flag is "1." | | | | | | | | |

SZD (Skip if Zero, port D specified by register Y)

| Instruction code | D9 | D0 | | | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|------------------------------|----|---|---|---|---|---|---|---|---|---|--|------------------|---------|----------------|---|---|---|----------------------------|
| | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 2 | 0 | 2 | 4 | 16 | 2 | 2 | – | (D(Y)) = 0 (Y) = 0 to 3 |
| | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 2 | 0 | 2 | B | 16 | | | | |
| Operation: | (D(Y)) = 0 ? (Y) = 0 to 3 | | | | | | | | | | | Grouping: Input/Output operation | | | | | | | |
| | | | | | | | | | | | | Description: Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when the bit is "1." Note: Set 0 to 3 to register Y because port D is four ports (D0–D3). When values except above are set to register Y, this instruction is equivalent to the NOP instruction. | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T1AB (Transfer data to timer 1 and register R1 from Accumulator and register B)

| Instruction code | D9 | D0 | | | | | | | | 2 | | | 16 | Number of words | Number of cycles | Flag CY | Skip condition | |
|---------------------|--|----|---|---|---|---|---|---|---|---|---|---|----|-----------------|------------------|---------|----------------|---|
| | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 2 | 3 | 0 | 1 | 1 | - | - |
| Operation: | (T17–T14) ← (B) (R17–R14) ← (B) (T13–T10) ← (A) (R13–R10) ← (A) | | | | | | | | | | | | | | | | | |
| Grouping: | Timer operation | | | | | | | | | | | | | | | | | |
| Description: | Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1. | | | | | | | | | | | | | | | | | |

T2AB (Transfer data to timer 2 and register R2 from Accumulator and register B)

| Instruction code | D9 | D0 | | | | | | | | 2 | | | 16 | Number of words | Number of cycles | Flag CY | Skip condition | |
|---------------------|--|----|---|---|---|---|---|---|---|---|---|---|----|-----------------|------------------|---------|----------------|---|
| | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 2 | 2 | 3 | 1 | 1 | 1 | - | - |
| Operation: | (T27–T24) ← (B) (R27–R24) ← (B) (T23–T20) ← (A) (R23–R20) ← (A) | | | | | | | | | | | | | | | | | |
| Grouping: | Timer operation | | | | | | | | | | | | | | | | | |
| Description: | Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2. | | | | | | | | | | | | | | | | | |

TAB (Transfer data to Accumulator from register B)

| Instruction code | D9 | D0 | | | | | | | | 2 | | | 16 | Number of words | Number of cycles | Flag CY | Skip condition | |
|---------------------|---|----|---|---|---|---|---|---|---|---|---|---|----|-----------------|------------------|---------|----------------|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 2 | 0 | 1 | E | 1 | 1 | - | - |
| Operation: | (A) ← (B) | | | | | | | | | | | | | | | | | |
| Grouping: | Other operation | | | | | | | | | | | | | | | | | |
| Description: | Transfers the contents of register B to register A. | | | | | | | | | | | | | | | | | |

TAB1 (Transfer data to Accumulator and register B from timer 1)

| Instruction code | D9 | D0 | | | | | | | | 2 | | | 16 | Number of words | Number of cycles | Flag CY | Skip condition | |
|---------------------|---|----|---|---|---|---|---|---|---|---|---|---|----|-----------------|------------------|---------|----------------|---|
| | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 2 | 7 | 0 | 1 | 1 | - | - |
| Operation: | (B) ← (T17–T14) (A) ← (T13–T10) | | | | | | | | | | | | | | | | | |
| Grouping: | Timer operation | | | | | | | | | | | | | | | | | |
| Description: | Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A. | | | | | | | | | | | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB2 (Transfer data to Accumulator and register B from timer 2)

| Instruction code | D9 | D0 | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|------------------------------------|----|---|---|---|-----------------|------------------|---------|----------------|---|----------------------------------|---|---|---|---|---|---|---|---|
| | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 2 | 2 | 7 | 1 | 16 | 1 | 1 | – | – |
| Operation: | (B) ← (T27–T24) (A) ← (T23–T20) | | | | | | | | | | Grouping: Timer operation | | | | Description: Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A. | | | | |

TABAD (Transfer data to Accumulator and register B from register AD)

| Instruction code | D9 | D0 | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|--|----|---|---|---|-----------------|------------------|---------|----------------|---|---|---|---|---|--|---|---|---|---|
| | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 2 | 2 | 7 | 9 | 16 | 1 | 1 | – | – |
| Operation: | In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode (Q13 = 1), (B) ← (AD7–AD4) (A) ← (AD3–AD0) (Q13 : bit 3 of A/D control register Q1) | | | | | | | | | | Grouping: A/D conversion operation | | | | Description: In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. | | | | |

TABE (Transfer data to Accumulator and register B from register E)

| Instruction code | D9 | D0 | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|--------------------------------|----|---|---|---|-----------------|------------------|---------|----------------|---|--|---|---|---|--|---|---|---|---|
| | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 2 | 0 | 2 | A | 16 | 1 | 1 | – | – |
| Operation: | (B) ← (E7–E4) (A) ← (E3–E0) | | | | | | | | | | Grouping: Register to register transfer | | | | Description: Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A. | | | | |

TABP p (Transfer data to Accumulator and register B from Program memory in page p)

| Instruction code | D9 | D0 | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | |
|-------------------|---|----|---|---|---|-----------------|------------------|----------------|----------------|----------------|---------------------------------------|---|----------------|---|--|---|---|---|---|
| | 0 | 0 | 1 | 0 | 0 | p ₄ | p ₃ | p ₂ | p ₁ | p ₀ | 2 | 0 | $\frac{8}{+p}$ | p | 16 | 1 | 3 | – | – |
| Operation: | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR2–DR0, A3–A0) (B) ← (ROM(PC)) _{7–4} (A) ← (ROM(PC)) _{3–0} (PC) ← (SK(SP)) (SP) ← (SP) – 1 | | | | | | | | | | Grouping: Arithmetic operation | | | | Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0) ₂ specified by registers A and D in page p. Note: p is 0 to 15 for M34501M2, and p is 0 to 31 for M34501M4/E4. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAD (Transfer data to Accumulator from register D)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|-------------------------------|---------------------|---|--------------|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 5 | 1 | 1 | 1 | – | – |
| Operation: | $(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$ | | | | | | | | | | | Grouping: | Register to register transfer | Description: | Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A. | Note: | When this instruction is executed, “0” is stored to the bit 3 (A3) of register A. |

TADAB (Transfer data to register AD from Accumulator from register B)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|--------------------------|---------------------|---|---|---|
| | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 2 | 3 | 9 | 1 | 1 | – | – |
| Operation: | $(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$ | | | | | | | | | | | Grouping: | A/D conversion operation | Description: | In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1) | | |

TAI1 (Transfer data to Accumulator from register I1)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|-----------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|---------------------|---------------------|--|---|---|
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 5 | 3 | 1 | 1 | – | – |
| Operation: | $(A) \leftarrow (I1)$ | | | | | | | | | | | Grouping: | Interrupt operation | Description: | Transfers the contents of interrupt control register I1 to register A. | | |

TAKO (Transfer data to Accumulator from register K0)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|-----------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|------------------------|---------------------|--|---|---|
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 2 | 5 | 6 | 1 | 1 | – | – |
| Operation: | $(A) \leftarrow (K0)$ | | | | | | | | | | | Grouping: | Input/Output operation | Description: | Transfers the contents of key-on wakeup control register K0 to register A. | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAK1 (Transfer data to Accumulator from register K1)

| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
|---------------------|--|----|---|---|---|---|---|---|---|-----------------|------------------|---------|----------------|---|----|---|---|---|---|
| | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 2 | 2 | 5 | 9 | 16 | 1 | 1 | – | – |
| Operation: | $(A) \leftarrow (K1)$ | | | | | | | | | | | | | | | | | | |
| Grouping: | Input/Output operation | | | | | | | | | | | | | | | | | | |
| Description: | Transfers the contents of key-on wakeup control register K1 to register A. | | | | | | | | | | | | | | | | | | |

TAK2 (Transfer data to Accumulator from register K2)

| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
|---------------------|--|----|---|---|---|---|---|---|---|-----------------|------------------|---------|----------------|---|----|---|---|---|---|
| | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 2 | 2 | 5 | A | 16 | 1 | 1 | – | – |
| Operation: | $(A) \leftarrow (K2)$ | | | | | | | | | | | | | | | | | | |
| Grouping: | Input/Output operation | | | | | | | | | | | | | | | | | | |
| Description: | Transfers the contents of key-on wakeup control register K2 to register A. | | | | | | | | | | | | | | | | | | |

TALA (Transfer data to Accumulator from register LA)

| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
|---------------------|---|----|---|---|---|---|---|---|---|-----------------|------------------|---------|----------------|---|----|---|---|---|---|
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 2 | 2 | 4 | 9 | 16 | 1 | 1 | – | – |
| Operation: | $(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$ | | | | | | | | | | | | | | | | | | |
| Grouping: | A/D conversion operation | | | | | | | | | | | | | | | | | | |
| Description: | Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (A3, A2) of register A. | | | | | | | | | | | | | | | | | | |
| Note: | After this instruction is executed, "0" is stored to the low-order 2 bits (A1, A0) of register A. | | | | | | | | | | | | | | | | | | |

TAM j (Transfer data to Accumulator from Memory)

| Instruction code | D9 | D0 | | | | | | | | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | |
|---------------------|--|----|---|---|---|---|---|---|---|-----------------|------------------|---------|----------------|---|----|---|---|---|---|
| | 1 | 0 | 1 | 1 | 0 | 0 | j | j | j | j | 2 | 2 | C | j | 16 | 1 | 1 | – | – |
| Operation: | $(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ | | | | | | | | | | | | | | | | | | |
| Grouping: | RAM to register transfer | | | | | | | | | | | | | | | | | | |
| Description: | After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. | | | | | | | | | | | | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAMR (Transfer data to Accumulator from register MR)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|-------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 1 0 1 0 0 1 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (A) ← (MR) | | Grouping: | Other operation | | |
| | | | Description: | Transfers the contents of clock control register MR to register A. | | |

TAQ1 (Transfer data to Accumulator from register Q1)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|-------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 1 0 0 0 1 0 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (A) ← (Q1) | | Grouping: | A/D conversion operation | | |
| | | | Description: | Transfers the contents of A/D control register Q1 to register A. | | |

TASP (Transfer data to Accumulator from Stack Pointer)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|--|-------------------|---------------------|---|---------|----------------|
| | 0 | 0 0 1 0 1 0 0 0 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (A ₂ –A ₀) ← (SP ₂ –SP ₀) (A ₃) ← 0 | | Grouping: | Register to register transfer | | |
| | | | Description: | Transfers the contents of stack pointer (SP) to the low-order 3 bits (A ₂ –A ₀) of register A. | | |
| | | | Note: | After this instruction is executed, “0” is stored to the bit 3 (A ₃) of register A. | | |

TAV1 (Transfer data to Accumulator from register V1)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|-------------------|---------------------|--|---------|----------------|
| | 0 | 0 0 1 0 1 0 1 0 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (A) ← (V1) | | Grouping: | Interrupt operation | | |
| | | | Description: | Transfers the contents of interrupt control register V1 to register A. | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAV2 (Transfer data to Accumulator from register V2)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 5 | 5 | 1 | 1 | – | – |
| Operation: | (A) ← (V2) | | | | | | | | | | Grouping: | Interrupt operation | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of interrupt control register V2 to register A. | | | | | |

TAW1 (Transfer data to Accumulator from register W1)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|---|---|---|---|
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 2 | 2 | 4 | B | 1 | 1 | – | – |
| Operation: | (A) ← (W1) | | | | | | | | | | Grouping: | Timer operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of timer control register W1 to register A. | | | | | | |

TAW2 (Transfer data to Accumulator from register W2)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|---|---|---|---|
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 2 | 2 | 4 | C | 1 | 1 | – | – |
| Operation: | (A) ← (W2) | | | | | | | | | | Grouping: | Timer operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of timer control register W2 to register A. | | | | | | |

TAW6 (Transfer data to Accumulator from register W6)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---------------------|--|---|---|---|---|---|---|
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 2 | 2 | 5 | 0 | 1 | 1 | – | – |
| Operation: | (A) ← (W6) | | | | | | | | | | Grouping: | Timer operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of timer control register W6 to register A. | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAX (Transfer data to Accumulator from register X)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|-----------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|---|---|----|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 2 | 0 | 5 | 2 | 16 | 1 | 1 | – | – |
| Operation: | (A) ← (X) | | | | | | | | | | | Grouping: | Register to register transfer | | | | | | |
| | | | | | | | | | | | | Description: | Transfers the contents of register X to register A. | | | | | | |

TAY (Transfer data to Accumulator from register Y)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|-----------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|---|---|----|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 2 | 0 | 1 | F | 16 | 1 | 1 | – | – |
| Operation: | (A) ← (Y) | | | | | | | | | | | Grouping: | Register to register transfer | | | | | | |
| | | | | | | | | | | | | Description: | Transfers the contents of register Y to register A. | | | | | | |

TAZ (Transfer data to Accumulator from register Z)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|-------------------------------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|--|---|----|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 0 | 5 | 3 | 16 | 1 | 1 | – | – |
| Operation: | (A1, A0) ← (Z1, Z0) (A3, A2) ← 0 | | | | | | | | | | | Grouping: | Register to register transfer | | | | | | |
| | | | | | | | | | | | | Description: | Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A. | | | | | | |
| | | | | | | | | | | | | Note: | After this instruction is executed, "0" is stored to the high-order 2 bits (A3, A2) of register A. | | | | | | |

TBA (Transfer data to register B from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|-----------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|---------------------|---|---|----|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 2 | 0 | 0 | E | 16 | 1 | 1 | – | – |
| Operation: | (B) ← (A) | | | | | | | | | | | Grouping: | Register to register transfer | | | | | | |
| | | | | | | | | | | | | Description: | Transfers the contents of register A to register B. | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TDA (Transfer data to register D from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|---|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|-------------------------------|---------------------|---|---|---|---|---|
| | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 2 | 0 | 2 | 9 | 16 | 1 | 1 | – | – |
| Operation: | (DR ₂ –DR ₀) ← (A ₂ –A ₀) | | | | | | | | | | | Grouping: | Register to register transfer | Description: | Transfers the contents of the low-order 3 bits (A ₂ –A ₀) of register A to register D. | | | | |

TEAB (Transfer data to register E from Accumulator and register B)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|--|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|-------------------------------|---------------------|--|---|---|---|---|
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 2 | 0 | 1 | A | 16 | 1 | 1 | – | – |
| Operation: | (E ₇ –E ₄) ← (B) (E ₃ –E ₀) ← (A) | | | | | | | | | | | Grouping: | Register to register transfer | Description: | Transfers the contents of register B to the high-order 4 bits (E ₃ –E ₀) of register E, and the contents of register A to the low-order 4 bits (E ₃ –E ₀) of register E. | | | | |

TI1A (Transfer data to register I1 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|---------------------|---------------------|--|---|---|---|---|
| | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2 | 2 | 1 | 7 | 16 | 1 | 1 | – | – |
| Operation: | (I1) ← (A) | | | | | | | | | | | Grouping: | Interrupt operation | Description: | Transfers the contents of register A to interrupt control register I1. | | | | |

TK0A (Transfer data to register K0 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | | | | | | | | | |
|-------------------|------------|----|-----------------|------------------|---------|----------------|---|---|---|---|---|------------------|------------------------|---------------------|--|---|---|---|---|
| | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 2 | 2 | 1 | B | 16 | 1 | 1 | – | – |
| Operation: | (K0) ← (A) | | | | | | | | | | | Grouping: | Input/Output operation | Description: | Transfers the contents of register A to key-on wakeup control register K0. | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TK1A (Transfer data to register K1 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|---------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 0 0 0 1 0 1 0 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (K1) ← (A) | | Grouping: | Input/Output operation | | |
| | | | Description: | Transfers the contents of register A to key-on wakeup control register K1. | | |

TK2A (Transfer data to register K2 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|---------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 0 0 0 1 0 1 0 1 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (K2) ← (A) | | Grouping: | Input/Output operation | | |
| | | | Description: | Transfers the contents of register A to key-on wakeup control register K2. | | |

TMA j (Transfer data to Memory from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------------|-------------------|---------------------|--|---------|----------------|
| | 1 | 0 1 0 1 1 j j j j | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (M(DP)) ← (A) | | Grouping: | RAM to register transfer | | |
| | (X) ← (X)EXOR(j) | | Description: | After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. | | |
| | j = 0 to 15 | | | | | |

TMRA (Transfer data to register MR from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|---------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 0 0 0 1 0 1 1 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (MR) ← (A) | | Grouping: | Other operation | | |
| | | | Description: | Transfers the contents of register A to clock control register MR. | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TPU0A (Transfer data to register PU0 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|-------------|-------------------|---------------------|---|---------|----------------|
| | 1 | 0 0 0 1 0 1 1 0 1 | 1 | 1 | – | – |
| | | 2 2 D | | | | |
| Operation: | (PU0) ← (A) | | Grouping: | Input/Output operation | | |
| | | | Description: | Transfers the contents of register A to pull-up control register PU0. | | |

TPU1A (Transfer data to register PU1 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|-------------|-------------------|---------------------|---|---------|----------------|
| | 1 | 0 0 0 1 0 1 1 1 0 | 1 | 1 | – | – |
| | | 2 2 E | | | | |
| Operation: | (PU1) ← (A) | | Grouping: | Input/Output operation | | |
| | | | Description: | Transfers the contents of register A to pull-up control register PU1. | | |

TPU2A (Transfer data to register PU2 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|-------------|-------------------|---------------------|---|---------|----------------|
| | 1 | 0 0 0 1 0 1 1 1 1 | 1 | 1 | – | – |
| | | 2 2 F | | | | |
| Operation: | (PU2) ← (A) | | Grouping: | Input/Output operation | | |
| | | | Description: | Transfers the contents of register A to pull-up control register PU2. | | |

TQ1A (Transfer data to register Q1 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|-------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 0 0 0 0 1 0 0 | 1 | 1 | – | – |
| | | 2 0 4 | | | | |
| Operation: | (Q1) ← (A) | | Grouping: | A/D conversion operation | | |
| | | | Description: | Transfers the contents of register A to A/D control register Q1. | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TR1AB (Transfer data to register R1 from Accumulator and register B)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|------------------------------------|----|----|----|----|----|----|----|----|----|-------------------------|--|--------------------------|----------------|-----------------|---|------------------------|---|
| | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 2 | 3 | F | 16 | | | |
| Operation: | (R17–R14) ← (B) (R13–R10) ← (A) | | | | | | | | | | Number of words: | 1 | Number of cycles: | 1 | Flag CY: | – | Skip condition: | – |
| | | | | | | | | | | | Grouping: | Timer operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1. | | | | | | |

TV1A (Transfer data to register V1 from Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|------------|----|----|----|----|----|----|----|----|----|-------------------------|--|--------------------------|----------------|-----------------|---|------------------------|---|
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 0 | 3 | F | 16 | | | |
| Operation: | (V1) ← (A) | | | | | | | | | | Number of words: | 1 | Number of cycles: | 1 | Flag CY: | – | Skip condition: | – |
| | | | | | | | | | | | Grouping: | Interrupt operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of register A to interrupt control register V1. | | | | | | |

TV2A (Transfer data to register V2 from Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|------------|----|----|----|----|----|----|----|----|----|-------------------------|--|--------------------------|----------------|-----------------|---|------------------------|---|
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 2 | 0 | 3 | E | 16 | | | |
| Operation: | (V2) ← (A) | | | | | | | | | | Number of words: | 1 | Number of cycles: | 1 | Flag CY: | – | Skip condition: | – |
| | | | | | | | | | | | Grouping: | Interrupt operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of register A to interrupt control register V2. | | | | | | |

TW1A (Transfer data to register W1 from Accumulator)

| Instruction code | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|------------|----|----|----|----|----|----|----|----|----|-------------------------|--|--------------------------|----------------|-----------------|---|------------------------|---|
| | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 2 | 2 | 0 | E | 16 | | | |
| Operation: | (W1) ← (A) | | | | | | | | | | Number of words: | 1 | Number of cycles: | 1 | Flag CY: | – | Skip condition: | – |
| | | | | | | | | | | | Grouping: | Timer operation | | | | | | |
| | | | | | | | | | | | Description: | Transfers the contents of register A to timer control register W1. | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW2A (Transfer data to register W2 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|---------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 0 0 0 0 1 1 1 1 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (W2) ← (A) | | Grouping: | Timer operation | | |
| | | | Description: | Transfers the contents of register A to timer control register W2. | | |

TW6A (Transfer data to register W6 from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|------------|---------------------|---------------------|--|---------|----------------|
| | 1 | 0 0 0 0 0 1 0 0 1 1 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (W6) ← (A) | | Grouping: | Timer operation | | |
| | | | Description: | Transfers the contents of register A to timer control register W6. | | |

TYA (Transfer data to register Y from Accumulator)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|-----------|---------------------|---------------------|---|---------|----------------|
| | 0 | 0 0 0 0 0 0 1 1 0 0 | 1 | 1 | – | – |
| | | | | | | |
| Operation: | (Y) ← (A) | | Grouping: | Register to register transfer | | |
| | | | Description: | Transfers the contents of register A to register Y. | | |

WRST (Watchdog timer ReSeT)

| Instruction code | D9 | D0 | Number of words | Number of cycles | Flag CY | Skip condition |
|-------------------|--|---------------------|---------------------|---|---------|----------------|
| | 1 | 0 1 0 1 0 0 0 0 0 0 | 1 | 1 | – | (WDF1) = 1 |
| | | | | | | |
| Operation: | (WDF1) = 1 ? After skipping, (WDF1) ← 0 | | Grouping: | Other operation | | |
| | | | Description: | Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction. | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

XAM j (eXchange Accumulator and Memory data)

| Instruction code | D9 | D0 | | | | 2 | | D | j | 16 | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|--|----|---|---|---|---|---|---|---|----|--|------------------|---------|----------------|---|---|---|---|
| | 1 | 0 | 1 | 1 | 0 | 1 | j | j | j | j | 2 | D | j | 16 | 1 | 1 | - | - |
| Operation: | $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ | | | | | | | | | | Grouping: RAM to register transfer | | | | | | | |
| | | | | | | | | | | | Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. | | | | | | | |

XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)

| Instruction code | D9 | D0 | | | | 2 | | F | j | 16 | Number of words | Number of cycles | Flag CY | Skip condition | | | | | |
|-------------------|--|----|---|---|---|---|---|---|---|----|--|------------------|---------|----------------|----|---|---|---|----------|
| | 1 | 0 | 1 | 1 | 1 | 1 | 1 | j | j | j | j | 2 | F | j | 16 | 1 | 1 | - | (Y) = 15 |
| Operation: | $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$ | | | | | | | | | | Grouping: RAM to register transfer | | | | | | | | |
| | | | | | | | | | | | Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. | | | | | | | | |

XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)

| Instruction code | D9 | D0 | | | | 2 | | E | j | 16 | Number of words | Number of cycles | Flag CY | Skip condition | | | | |
|-------------------|--|----|---|---|---|---|---|---|---|----|--|------------------|---------|----------------|---|---|---|---------|
| | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 | E | j | 16 | 1 | 1 | - | (Y) = 0 |
| Operation: | $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$ | | | | | | | | | | Grouping: RAM to register transfer | | | | | | | |
| | | | | | | | | | | | Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed. | | | | | | | |

MACHINE INSTRUCTIONS (INDEX BY TYPES)

| Parameter Type of instructions | Mnemonic | Instruction code | | | | | | | | | | | Number of words | Number of cycles | Function | | |
|-----------------------------------|----------|------------------|----|----|----|----|----|----|----|----|----|----------------------|-----------------|------------------|----------|---|-------------------------------------|
| | | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hexadecimal notation | | | | | |
| Register to register transfer | TAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E | 1 | 1 | (A) ← (B) |
| | TBA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | E | 1 | 1 | (B) ← (A) |
| | TAY | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | F | 1 | 1 | (A) ← (Y) |
| | TYA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | C | 1 | 1 | (Y) ← (A) |
| | TEAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | A | 1 | 1 | (E7–E4) ← (B) (E3–E0) ← (A) |
| | TABE | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 2 | A | 1 | 1 | (B) ← (E7–E4) (A) ← (E3–E0) |
| | TDA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 2 | 9 | 1 | 1 | (DR2–DR0) ← (A2–A0) |
| | TAD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 5 | 1 | 1 | 1 | (A2–A0) ← (DR2–DR0) (A3) ← 0 |
| | TAZ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 5 | 3 | 1 | 1 | (A1, A0) ← (Z1, Z0) (A3, A2) ← 0 |
| | TAX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5 | 2 | 1 | 1 | (A) ← (X) |
| | TASP | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 5 | 0 | 1 | 1 | (A2–A0) ← (SP2–SP0) (A3) ← 0 |
| RAM addresses | LXY x, y | 1 | 1 | x3 | x2 | x1 | x0 | y3 | y2 | y1 | y0 | 3 | x y | 1 | 1 | (X) ← x x = 0 to 15 (Y) ← y y = 0 to 15 | |
| | LZ z | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | z1 | z0 | 0 | 4 8 +z | 1 | 1 | (Z) ← z z = 0 to 3 | |
| | INY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 3 | 1 | 1 | (Y) ← (Y) + 1 | |
| | DEY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 7 | 1 | 1 | (Y) ← (Y) – 1 | |
| RAM to register transfer | TAM j | 1 | 0 | 1 | 1 | 0 | 0 | j | j | j | j | 2 | C j | 1 | 1 | (A) ← (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 | |
| | XAM j | 1 | 0 | 1 | 1 | 0 | 1 | j | j | j | j | 2 | D j | 1 | 1 | (A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 | |
| | XAMD j | 1 | 0 | 1 | 1 | 1 | 1 | j | j | j | j | 2 | F j | 1 | 1 | (A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) – 1 | |
| | XAMI j | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 | E j | 1 | 1 | (A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) + 1 | |
| | TMA j | 1 | 0 | 1 | 0 | 1 | 1 | j | j | j | j | 2 | B j | 1 | 1 | (M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15 | |

| Skip condition | Carry flag CY | Detailed description |
|------------------------|---------------|--|
| - | - | Transfers the contents of register B to register A. |
| - | - | Transfers the contents of register A to register B. |
| - | - | Transfers the contents of register Y to register A. |
| - | - | Transfers the contents of register A to register Y. |
| - | - | Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E. |
| - | - | Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A. |
| - | - | Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D. |
| - | - | Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A. |
| - | - | Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A. |
| - | - | Transfers the contents of register X to register A. |
| - | - | Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A. |
| Continuous description | - | Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. |
| - | - | Loads the value z in the immediate field to register Z. |
| (Y) = 0 | - | Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed. |
| (Y) = 15 | - | Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. |
| - | - | After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. |
| - | - | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. |
| (Y) = 15 | - | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. |
| (Y) = 0 | - | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed. |
| - | - | After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter Type of instructions | Mnemonic | Instruction code | | | | | | | | | | | Number of words | Number of cycles | Function |
|-----------------------------------|----------|------------------|----|----|----|----|----|----|----|----|-------|----------------------|-----------------|------------------|--|
| | | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hexadecimal notation | | | |
| Arithmetic operation | LA n | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 0 7 n | 1 | 1 | (A) ← n n = 0 to 15 |
| | TABP p | 0 | 0 | 1 | 0 | 0 | p4 | p3 | p2 | p1 | p0 | 0 8 p +p | 1 | 3 | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0) (B) ← (ROM(PC)) _{7–4} (A) ← (ROM(PC)) _{3–0} (PC) ← (SK(SP)) (SP) ← (SP) – 1 |
| | AM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 0 A | 1 | 1 | (A) ← (A) + (M(DP)) |
| | AMC | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 0 B | 1 | 1 | (A) ← (A) + (M(DP)) + (CY) (CY) ← Carry |
| | A n | 0 | 0 | 0 | 1 | 1 | 0 | n | n | n | n | 0 6 n | 1 | 1 | (A) ← (A) + n n = 0 to 15 |
| | AND | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 1 8 | 1 | 1 | (A) ← (A) AND (M(DP)) |
| | OR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 1 9 | 1 | 1 | (A) ← (A) OR (M(DP)) |
| | SC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 0 7 | 1 | 1 | (CY) ← 1 |
| | RC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 0 6 | 1 | 1 | (CY) ← 0 |
| | SZC | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 2 F | 1 | 1 | (CY) = 0 ? |
| | CMA | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 1 C | 1 | 1 | (A) ← \bar{A} |
| | RAR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 1 D | 1 | 1 | $\boxed{CY} \rightarrow \boxed{A3A2A1A0}$ |
| Bit operation | SB j | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | j | j | 0 5 C +j | 1 | 1 | (M _j (DP)) ← 1 j = 0 to 3 |
| | RB j | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | j | j | 0 4 C +j | 1 | 1 | (M _j (DP)) ← 0 j = 0 to 3 |
| | SZB j | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | j | j | 0 2 j | 1 | 1 | (M _j (DP)) = 0 ? j = 0 to 3 |
| Comparison operation | SEAM | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 2 6 | 1 | 1 | (A) = (M(DP)) ? |
| | SEA n | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 2 5 | 2 | 2 | (A) = n ? n = 0 to 15 |
| | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 0 7 n | | | | |

Note : p is 0 to 15 for M34501M2, p is 0 to 31 for M34501M4/E4.

| Skip condition | Carry flag CY | Detailed description |
|----------------------------|---------------|--|
| Continuous description | – | Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. |
| – | – | Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0) ₂ specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. |
| – | – | Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged. |
| – | 0/1 | Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY. |
| Overflow = 0 | – | Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation. |
| – | – | Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| – | – | Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| – | 1 | Sets (1) to carry flag CY. |
| – | 0 | Clears (0) to carry flag CY. |
| (CY) = 0 | – | Skips the next instruction when the contents of carry flag CY is "0." |
| – | – | Stores the one's complement for register A's contents in register A. |
| – | 0/1 | Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right. |
| – | – | Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP). |
| – | – | Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP). |
| (Mj(DP)) = 0 j = 0 to 3 | – | Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1." |
| (A) = (M(DP)) | – | Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP). |
| (A) = n | – | Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter Type of instructions | Mnemonic | Instruction code | | | | | | | | | | | Hexadecimal notation | Number of words | Number of cycles | Function |
|-----------------------------------|----------|------------------|----|----|----|----|----|----|----|----|----|----------|----------------------|-----------------|--|----------|
| | | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | | |
| Branch operation | B a | 0 | 1 | 1 | a6 | a5 | a4 | a3 | a2 | a1 | a0 | 1 8 a +a | 1 | 1 | (PCL) ← a6–a0 | |
| | BL p, a | 0 | 0 | 1 | 1 | 1 | p4 | p3 | p2 | p1 | p0 | 0 E p +p | 2 | 2 | (PCH) ← p (Note) (PCL) ← a6–a0 | |
| | | 1 | 0 | 0 | a6 | a5 | a4 | a3 | a2 | a1 | a0 | 2 a a | | | | |
| | BLA p | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 0 | 2 | 2 | (PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0) | |
| | | 1 | 0 | 0 | p4 | 0 | 0 | p3 | p2 | p1 | p0 | 2 p p | | | | |
| Subroutine operation | BM a | 0 | 1 | 0 | a6 | a5 | a4 | a3 | a2 | a1 | a0 | 1 a a | 1 | 1 | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0 | |
| | BML p, a | 0 | 0 | 1 | 1 | 0 | p4 | p3 | p2 | p1 | p0 | 0 C p +p | 2 | 2 | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← a6–a0 | |
| | | 1 | 0 | 0 | a6 | a5 | a4 | a3 | a2 | a1 | a0 | 2 a a | | | | |
| | BMLA p | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 3 0 | 2 | 2 | (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0) | |
| | | 1 | 0 | 0 | p4 | 0 | 0 | p3 | p2 | p1 | p0 | 2 p p | | | | |
| Return operation | RTI | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 4 6 | 1 | 1 | (PC) ← (SK(SP)) (SP) ← (SP) – 1 | |
| | RT | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 4 4 | 1 | 2 | (PC) ← (SK(SP)) (SP) ← (SP) – 1 | |
| | RTS | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 4 5 | 1 | 2 | (PC) ← (SK(SP)) (SP) ← (SP) – 1 | |

Note : p is 0 to 15 for M34501M2, p is 0 to 31 for M34501M4/E4.

| Skip condition | Carry flag CY | Detailed description |
|---|---|---|
| <ul style="list-style-type: none"> <li data-bbox="236 510 252 533">- <li data-bbox="236 584 252 607">- <li data-bbox="236 725 252 748">- | <ul style="list-style-type: none"> <li data-bbox="371 510 387 533">- <li data-bbox="371 584 387 607">- <li data-bbox="371 725 387 748">- | <ul style="list-style-type: none"> <li data-bbox="416 510 1066 533">Branch within a page : Branches to address a in the identical page. <li data-bbox="416 584 959 607">Branch out of a page : Branches to address a in page p. <li data-bbox="416 725 1457 779">Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)₂ specified by registers D and A in page p. |
| <ul style="list-style-type: none"> <li data-bbox="236 855 252 878">- <li data-bbox="236 974 252 996">- <li data-bbox="236 1115 252 1137">- | <ul style="list-style-type: none"> <li data-bbox="371 855 387 878">- <li data-bbox="371 974 387 996">- <li data-bbox="371 1115 387 1137">- | <ul style="list-style-type: none"> <li data-bbox="416 855 1134 878">Call the subroutine in page 2 : Calls the subroutine at address a in page 2. <li data-bbox="416 974 1034 996">Call the subroutine : Calls the subroutine at address a in page p. <li data-bbox="416 1115 1457 1169">Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)₂ specified by registers D and A in page p. |
| <ul style="list-style-type: none"> <li data-bbox="236 1270 252 1292">- <li data-bbox="236 1344 252 1366">- <li data-bbox="150 1440 336 1462">Skip at uncondition | <ul style="list-style-type: none"> <li data-bbox="371 1270 387 1292">- <li data-bbox="371 1344 387 1366">- <li data-bbox="371 1440 387 1462">- | <ul style="list-style-type: none"> <li data-bbox="416 1270 1457 1323">Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt. <li data-bbox="416 1344 995 1366">Returns from subroutine to the routine called the subroutine. <li data-bbox="416 1440 1433 1462">Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter Type of instructions | Mnemonic | Instruction code | | | | | | | | | | | Number of words | Number of cycles | Function |
|-----------------------------------|----------|------------------|----|----|----|----|----|----|----|----|-------|----------------------|-----------------|------------------|--|
| | | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hexadecimal notation | | | |
| Interrupt operation | DI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 0 4 | 1 | 1 | (INTE) ← 0 |
| | EI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 0 5 | 1 | 1 | (INTE) ← 1 |
| | SNZ0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 3 8 | 1 | 1 | V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP |
| | SNZI0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 3 A | 1 | 1 | I12 = 0 : (INT) = "L" ? I12 = 1 : (INT) = "H" ? |
| | TAV1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 5 4 | 1 | 1 | (A) ← (V1) |
| | TV1A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 3 F | 1 | 1 | (V1) ← (A) |
| | TAV2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 5 5 | 1 | 1 | (A) ← (V2) |
| | TV2A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 3 E | 1 | 1 | (V2) ← (A) |
| | TAI1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 2 5 3 | 1 | 1 | (A) ← (I1) |
| TI1A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2 1 7 | 1 | 1 | (I1) ← (A) | |
| Timer operation | TAW1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 2 4 B | 1 | 1 | (A) ← (W1) |
| | TW1A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 2 0 E | 1 | 1 | (W1) ← (A) |
| | TAW2 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 2 4 C | 1 | 1 | (A) ← (W2) |
| | TW2A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 2 0 F | 1 | 1 | (W2) ← (A) |
| | TAW6 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 2 5 0 | 1 | 1 | (A) ← (W6) |
| | TW6A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 1 3 | 1 | 1 | (W6) ← (A) |
| | TAB1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2 7 0 | 1 | 1 | (B) ← (T17–T14) (A) ← (T13–T10) |
| | T1AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 2 3 0 | 1 | 1 | (T17–T14) ← (B) (R17–R14) ← (B) (T13–T10) ← (A) (R13–R10) ← (A) |
| | TAB2 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 2 7 1 | 1 | 1 | (B) ← (T27–T24) (A) ← (T23–T20) |
| | T2AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 2 3 1 | 1 | 1 | (T27–T24) ← (B) (R27–R24) ← (B) (T23–T20) ← (A) (R23–R20) ← (A) |
| | TR1AB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 2 3 F | 1 | 1 | (R17–R14) ← (B) (R13–R10) ← (A) |
| | SNZT1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 8 0 | 1 | 1 | V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP |
| | SNZT2 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 8 1 | 1 | 1 | V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP |

| Skip condition | Carry flag CY | Detailed description |
|---------------------------------|---------------|---|
| – | – | Clears (0) to interrupt enable flag INTE, and disables the interrupt. |
| – | – | Sets (1) to interrupt enable flag INTE, and enables the interrupt. |
| V10 = 0: (EXF0) = 1 | – | When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1) |
| (INT) = "L" However, I12 = 0 | – | When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." |
| (INT) = "H" However, I12 = 1 | – | When I12 = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1) |
| – | – | Transfers the contents of interrupt control register V1 to register A. |
| – | – | Transfers the contents of register A to interrupt control register V1. |
| – | – | Transfers the contents of interrupt control register V2 to register A. |
| – | – | Transfers the contents of register A to interrupt control register V2. |
| – | – | Transfers the contents of interrupt control register I1 to register A. |
| – | – | Transfers the contents of register A to interrupt control register I1. |
| – | – | Transfers the contents of timer control register W1 to register A. |
| – | – | Transfers the contents of register A to timer control register W1. |
| – | – | Transfers the contents of timer control register W2 to register A. |
| – | – | Transfers the contents of register A to timer control register W2. |
| – | – | Transfers the contents of timer control register W6 to register A. |
| – | – | Transfers the contents of register A to timer control register W6. |
| – | – | Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A. |
| – | – | Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1. |
| – | – | Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A. |
| – | – | Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2. |
| – | – | Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1. |
| V12 = 0: (T1F) = 1 | – | When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1) |
| V13 = 0: (T2F) = 1 | – | When V13 = 0 : Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1) |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter Type of instructions | Mnemonic | Instruction code | | | | | | | | | | | Hexadecimal notation | Number of words | Number of cycles | Function |
|--------------------------------------|---------------------|---------------------|----|----|----|----|----|----|----|----|----|-------|-------------------------|--------------------|---------------------------------------|------------------------------|
| | | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | | |
| Input/Output operation | IAP0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 2 6 0 | 1 | 1 | (A) ← (P0) | |
| | OP0A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 2 0 | 1 | 1 | (P0) ← (A) | |
| | IAP1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 2 6 1 | 1 | 1 | (A) ← (P1) | |
| | OP1A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 2 2 1 | 1 | 1 | (P1) ← (A) | |
| | IAP2 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 2 6 2 | 1 | 1 | (A1, A0) ← (P21, P20) (A3, A2) ← 0 | |
| | OP2A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 2 2 2 | 1 | 1 | (P21, P20) ← (A1, A0) | |
| | CLD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 1 | 1 | 1 | (D) ← 1 | |
| | RD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 4 | 1 | 1 | (D(Y)) ← 0 (Y) = 0 to 3 | |
| | SD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 1 5 | 1 | 1 | (D(Y)) ← 1 (Y) = 0 to 3 | |
| | SZD | 0 0 0 0 1 0 0 1 0 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 2 4 | 2 | 2 | (D(Y)) = 0 ? (Y) = 0 to 3 |
| | | 0 0 0 0 1 0 1 0 1 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 2 B | | | |
| | SCP | 1 0 1 0 0 0 1 1 0 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 2 8 D | 1 | 1 | (C) ← 1 |
| | RCP | 1 0 1 0 0 0 1 1 0 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 2 8 C | 1 | 1 | (C) ← 0 |
| | SNZCP | 1 0 1 0 0 0 1 0 0 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 2 8 9 | 1 | 1 | (C) = 1? |
| | IAK | 1 0 0 1 1 0 1 1 1 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 2 6 F | 1 | 1 | (A0) ← (K) (A3-A1) ← 0 |
| | OKA | 1 0 0 0 0 1 1 1 1 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 2 1 F | 1 | 1 | (K) ← (A0) |
| | TK0A | 1 0 0 0 0 1 1 0 1 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 2 1 B | 1 | 1 | (K0) ← (A) |
| | TAK0 | 1 0 0 1 0 1 0 1 1 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 2 5 6 | 1 | 1 | (A) ← (K0) |
| | TK1A | 1 0 0 0 0 1 0 1 0 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 2 1 4 | 1 | 1 | (K1) ← (A) |
| | TAK1 | 1 0 0 1 0 1 1 0 0 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 2 5 9 | 1 | 1 | (A) ← (K1) |
| | TK2A | 1 0 0 0 0 1 0 1 0 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 2 1 5 | 1 | 1 | (K2) ← (A) |
| | TAK2 | 1 0 0 1 0 1 1 0 1 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 2 5 A | 1 | 1 | (A) ← (K2) |
| | TPU0A | 1 0 0 0 1 0 1 1 0 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 2 2 D | 1 | 1 | (PU0) ← (A) |
| TPU1A | 1 0 0 0 1 0 1 1 1 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 2 2 E | 1 | 1 | (PU1) ← (A) | |
| TPU2A | 1 0 0 0 1 0 1 1 1 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 2 2 F | 1 | 1 | (PU2) ← (A) | |

| Skip condition | Carry flag CY | Detailed description |
|------------------------------|---------------|--|
| – | – | Transfers the input of port P0 to register A. |
| – | – | Outputs the contents of register A to port P0. |
| – | – | Transfers the input of port P1 to register A. |
| – | – | Outputs the contents of register A to port P1. |
| – | – | Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A. |
| – | – | Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2. |
| – | – | Sets (1) to port D. |
| – | – | Clears (0) to a bit of port D specified by register Y. |
| – | – | Sets (1) to a bit of port D specified by register Y. |
| (D(Y)) = 0 ? (Y) = 0 to 3 | – | Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1." |
| – | – | Sets (1) to port C. |
| – | – | Clears (0) to port C. |
| (C) = 1 | – | Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0." |
| – | – | Transfers the contents of port K to the bit 0 (A0) of register A. |
| – | – | Outputs the contents of bit 0 (A0) of register A to port K. |
| – | – | Transfers the contents of register A to key-on wakeup control register K0. |
| – | – | Transfers the contents of key-on wakeup control register K0 to register A. |
| – | – | Transfers the contents of register A to key-on wakeup control register K1. |
| – | – | Transfers the contents of key-on wakeup control register K1 to register A. |
| – | – | Transfers the contents of register A to key-on wakeup control register K2. |
| – | – | Transfers the contents of key-on wakeup control register K2 to register A. |
| – | – | Transfers the contents of register A to pull-up control register PU0. |
| – | – | Transfers the contents of register A to pull-up control register PU1. |
| – | – | Transfers the contents of register A to pull-up control register PU2. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter Type of instructions | Mnemonic | Instruction code | | | | | | | | | | | Hexadecimal notation | Number of words | Number of cycles | Function |
|-----------------------------------|----------|------------------|----|----|----|----|----|----|----|----|-------|-------|----------------------|-----------------|--|----------|
| | | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | | |
| A/D conversion operation | TABAD | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 2 7 9 | 1 | 1 | In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode (Q13 = 1), (B) ← (AD7–AD4) (A) ← (AD3–AD0) | |
| | TALA | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 2 4 9 | 1 | 1 | (A3, A2) ← (AD1, AD0) (A1, A0) ← 0 | |
| | TADAB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 2 3 9 | 1 | 1 | (AD7–AD4) ← (B) (AD3–AD0) ← (A) | |
| | TAQ1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 2 4 4 | 1 | 1 | (A) ← (Q1) | |
| | TQ1A | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2 0 4 | 1 | 1 | (Q1) ← (A) | |
| | ADST | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 2 9 F | 1 | 1 | (ADF) ← 0 Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting | |
| | SNZAD | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 2 8 7 | 1 | 1 | V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP | |
| Other operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 0 0 | 1 | 1 | (PC) ← (PC) + 1 | |
| | POF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 0 2 | 1 | 1 | RAM back-up However, voltage drop detection circuit is valid | |
| | POF2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 0 8 | 1 | 1 | RAM back-up | |
| | EPOF | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 5 B | 1 | 1 | POF or POF2 instruction valid | |
| | SNZP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 0 3 | 1 | 1 | (P) = 1 ? | |
| | DWDT | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 2 9 C | 1 | 1 | Stop of watchdog timer function enabled | |
| | WRST | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 A 0 | 1 | 1 | (WDF1) = 1, after skipping, (WDF1) ← 0 | |
| | CMCK | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 2 9 A | 1 | 1 | Ceramic resonator selected | |
| | CRCK | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 2 9 B | 1 | 1 | RC oscillation selected | |
| | TAMR | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 2 5 2 | 1 | 1 | (A) ← (MR) | |
| TMRA | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 2 1 6 | 1 | 1 | (MR) ← (A) | | |

| Skip condition | Carry flag CY | Detailed description |
|--------------------|---------------|--|
| - | - | In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A/D control register Q1) |
| - | - | Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A. |
| - | - | In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1) |
| - | - | Transfers the contents of A/D control register Q1 to register A. |
| - | - | Transfers the contents of register A to A/D control register Q1. |
| - | - | Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1) |
| V22 = 0: (ADF) = 1 | - | When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2) |
| - | - | No operation; Adds 1 to program counter value, and others remain unchanged. |
| - | - | Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. However, the voltage drop detection circuit is valid. |
| - | - | Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. |
| - | - | Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction. |
| (P) = 1 | - | Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0." |
| - | - | Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction. |
| (WDF1) = 1 | - | Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction. |
| - | - | Selects the ceramic resonance circuit and stops the on-chip oscillator. |
| - | - | Selects the RC oscillation circuit and stops the on-chip oscillator. |
| - | - | Transfers the contents of clock control register MR to register A. |
| - | - | Transfers the contents of register A to clock control register MR. |

INSTRUCTION CODE TABLE

| D3-D0 | Hex. notation | D9-D4 | | | | | | D5-D0 | | | | | | 010000 | | 011000 | | | |
|-------|---------------|-------|------|----------|-------|---------|---------|---------|----------|------------|-------------|----|----|--------|------|--------|-----|-------|-------|
| | | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10-17 | 18-1F |
| 0000 | 0 | NOP | BLA | SZB 0 | BMLA | - | TASP | A 0 | LA 0 | TABP 0 | TABP 16* | - | - | BML | BML* | BL | BL* | BM | B |
| 0001 | 1 | - | CLD | SZB 1 | - | - | TAD | A 1 | LA 1 | TABP 1 | TABP 17* | - | - | BML | BML* | BL | BL* | BM | B |
| 0010 | 2 | POF | - | SZB 2 | - | - | TAX | A 2 | LA 2 | TABP 2 | TABP 18* | - | - | BML | BML* | BL | BL* | BM | B |
| 0011 | 3 | SNZP | INY | SZB 3 | - | - | TAZ | A 3 | LA 3 | TABP 3 | TABP 19* | - | - | BML | BML* | BL | BL* | BM | B |
| 0100 | 4 | DI | RD | SZD | - | RT | TAV1 | A 4 | LA 4 | TABP 4 | TABP 20* | - | - | BML | BML* | BL | BL* | BM | B |
| 0101 | 5 | EI | SD | SEAn | - | RTS | TAV2 | A 5 | LA 5 | TABP 5 | TABP 21* | - | - | BML | BML* | BL | BL* | BM | B |
| 0110 | 6 | RC | - | SEAM | - | RTI | - | A 6 | LA 6 | TABP 6 | TABP 22* | - | - | BML | BML* | BL | BL* | BM | B |
| 0111 | 7 | SC | DEY | - | - | - | - | A 7 | LA 7 | TABP 7 | TABP 23* | - | - | BML | BML* | BL | BL* | BM | B |
| 1000 | 8 | POF2 | AND | - | SNZ0 | LZ 0 | - | A 8 | LA 8 | TABP 8 | TABP 24* | - | - | BML | BML* | BL | BL* | BM | B |
| 1001 | 9 | - | OR | TDA | - | LZ 1 | - | A 9 | LA 9 | TABP 9 | TABP 25* | - | - | BML | BML* | BL | BL* | BM | B |
| 1010 | A | AM | TEAB | TABE | SNZ10 | LZ 2 | - | A 10 | LA 10 | TABP 10 | TABP 26* | - | - | BML | BML* | BL | BL* | BM | B |
| 1011 | B | AMC | - | - | - | LZ 3 | EPOF | A 11 | LA 11 | TABP 11 | TABP 27* | - | - | BML | BML* | BL | BL* | BM | B |
| 1100 | C | TYA | CMA | - | - | RB 0 | SB 0 | A 12 | LA 12 | TABP 12 | TABP 28* | - | - | BML | BML* | BL | BL* | BM | B |
| 1101 | D | - | RAR | - | - | RB 1 | SB 1 | A 13 | LA 13 | TABP 13 | TABP 29* | - | - | BML | BML* | BL | BL* | BM | B |
| 1110 | E | TBA | TAB | - | TV2A | RB 2 | SB 2 | A 14 | LA 14 | TABP 14 | TABP 30* | - | - | BML | BML* | BL | BL* | BM | B |
| 1111 | F | - | TAY | SZC | TV1A | RB 3 | SB 3 | A 15 | LA 15 | TABP 15 | TABP 31* | - | - | BML | BML* | BL | BL* | BM | B |

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

| | The second word |
|------|-----------------|
| BL | 10 0aaa aaaa |
| BML | 10 0aaa aaaa |
| BLA | 10 0p00 pppp |
| BMLA | 10 0p00 pppp |
| SEA | 00 0111 nnnn |
| SZD | 00 0010 1011 |

• * cannot be used in the M34501M2-XXXFP.

INSTRUCTION CODE TABLE (continued)

| D ₃ -D ₀ | Hex. notation | D ₉ -D ₄ | 100000 | 100001 | 100010 | 100011 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | 110000 | 110001 | 110010 | 110011 | 110100 | 110101 | 110110 | 110111 | 111000 | 111001 | 111010 | 111011 | 111100 | 111101 | 111110 | 111111 | 30-3F |
|--------------------------------|---------------|--------------------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| | | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30-3F | | | | | | | | | | | | | | | | | |
| 0000 | 0 | - | - | OP0A | T1AB | - | TAW6 | IAP0 | TAB1 | SNZT1 | - | WRST | TMA0 | TAM0 | XAM0 | XAMI0 | XAMD0 | LXY | | | | | | | | | | | | | | | | | |
| 0001 | 1 | - | - | OP1A | T2AB | - | - | IAP1 | TAB2 | SNZT2 | - | - | TMA1 | TAM1 | XAM1 | XAMI1 | XAMD1 | LXY | | | | | | | | | | | | | | | | | |
| 0010 | 2 | - | - | OP2A | - | - | TAMR | IAP2 | - | - | - | - | TMA2 | TAM2 | XAM2 | XAMI2 | XAMD2 | LXY | | | | | | | | | | | | | | | | | |
| 0011 | 3 | - | TW6A | - | - | - | TAI1 | - | - | - | - | - | TMA3 | TAM3 | XAM3 | XAMI3 | XAMD3 | LXY | | | | | | | | | | | | | | | | | |
| 0100 | 4 | TQ1A | TK1A | - | - | TAQ1 | - | - | - | - | - | - | TMA4 | TAM4 | XAM4 | XAMI4 | XAMD4 | LXY | | | | | | | | | | | | | | | | | |
| 0101 | 5 | - | TK2A | - | - | - | - | - | - | - | - | - | TMA5 | TAM5 | XAM5 | XAMI5 | XAMD5 | LXY | | | | | | | | | | | | | | | | | |
| 0110 | 6 | - | TMRA | - | - | - | TAK0 | - | - | - | - | - | TMA6 | TAM6 | XAM6 | XAMI6 | XAMD6 | LXY | | | | | | | | | | | | | | | | | |
| 0111 | 7 | - | TI1A | - | - | - | - | - | - | SNZAD | - | - | TMA7 | TAM7 | XAM7 | XAMI7 | XAMD7 | LXY | | | | | | | | | | | | | | | | | |
| 1000 | 8 | - | - | - | - | - | - | - | - | - | - | - | TMA8 | TAM8 | XAM8 | XAMI8 | XAMD8 | LXY | | | | | | | | | | | | | | | | | |
| 1001 | 9 | - | - | - | TADAB | TALA | TAK1 | - | TABAD | SNZCP | - | - | TMA9 | TAM9 | XAM9 | XAMI9 | XAMD9 | LXY | | | | | | | | | | | | | | | | | |
| 1010 | A | - | - | - | - | - | TAK2 | - | - | - | CMCK | - | TMA10 | TAM10 | XAM10 | XAMI10 | XAMD10 | LXY | | | | | | | | | | | | | | | | | |
| 1011 | B | - | TK0A | - | - | TAW1 | - | - | - | - | CRCK | - | TMA11 | TAM11 | XAM11 | XAMI11 | XAMD11 | LXY | | | | | | | | | | | | | | | | | |
| 1100 | C | - | - | - | - | TAW2 | - | - | - | RCP | DWDT | - | TMA12 | TAM12 | XAM12 | XAMI12 | XAMD12 | LXY | | | | | | | | | | | | | | | | | |
| 1101 | D | - | - | TPU0A | - | - | - | - | - | SCP | - | - | TMA13 | TAM13 | XAM13 | XAMI13 | XAMD13 | LXY | | | | | | | | | | | | | | | | | |
| 1110 | E | TW1A | - | TPU1A | - | - | - | - | - | - | - | - | TMA14 | TAM14 | XAM14 | XAMI14 | XAMD14 | LXY | | | | | | | | | | | | | | | | | |
| 1111 | F | TW2A | OKA | TPU2A | TR1AB | - | - | IAK | - | - | ADST | - | TMA15 | TAM15 | XAM15 | XAMI15 | XAMD15 | LXY | | | | | | | | | | | | | | | | | |

The above table shows the relationship between machine language codes and machine language instructions. D₃-D₀ show the low-order 4 bits of the machine language code, and D₉-D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

| | The second word |
|------|-----------------|
| BL | 10 0aaa aaaa |
| BML | 10 0aaa aaaa |
| BLA | 10 0p00 pppp |
| BMLA | 10 0p00 pppp |
| SEA | 00 0111 nnnn |
| SZD | 00 0010 1011 |

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4501 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 20 shows the product of built-in PROM version. Figure 56 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 20 Product of built-in PROM version

| Part number | PROM size (X 10 bits) | RAM size (X 4 bits) | Package | ROM type |
|-------------|--------------------------|------------------------|--------------|----------------------------------|
| M34501E4FP | 4096 words | 256 words | PRSP0020DA-A | One Time PROM [shipped in blank] |

(1) PROM mode

The 4501 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM to "H" after connecting wires as shown in Figure 56 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-purpose serial programmer when performing serial read/program.

As for the serial programmer for the single-chip microcomputer (serial programmer and control software), refer to the "Renesas Microcomputer Development Support Tools" Homepage (<http://www.renesas.com/en/tools>).

(2) Notes on handling

① A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.

② For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 55 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).




Fig. 55 Flow of writing and test of the product shipped in blank




Fig. 56 Pin configuration of built-in PROM version

CHAPTER 2

APPLICATION

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timers
- 2.4 A/D converter
- 2.5 Reset
- 2.6 Voltage drop detection circuit
- 2.7 RAM back-up
- 2.8 Oscillation circuit

2.1 I/O pins

The 4501 Group has the fourteen I/O pins. (Port P12 is also used as CNTR I/O pin, Port P13 is also used as INT input pin, Port P2 is also used as analog input pins AIN0 and AIN1, Port D2 is also used as Port C, and Port D3 is also used as Port K, respectively).

This section describes each port I/O function, related registers, application example using each port function and notes.

2.1.1 I/O ports

(1) Port P0

Port P0 is a 4-bit I/O port.

Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

■ Input/output of port P0

● Data input to port P0

Set the output latch of specified port P0i (i=0 to 3) to "1" with the **OP0A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P0 is transferred to register A when the **IAP0** instruction is executed.

● Data output from port P0

The contents of register A is output to port P0 with the **OP0A** instruction.

The output structure is an N-channel open-drain.

(2) Port P1

Port P1 is a 4-bit I/O port.

Port P1 has the key-on wakeup function which turns ON/OFF with register K1 and pull-up transistor which turns ON/OFF with register PU1.

■ Input/output of port P1

● Data input to port P1

Set the output latch of specified port P1i (i=0 to 3) to "1" with the **OP1A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P1 is transferred to register A when the **IAP1** instruction is executed.

● Data output from port P1

The contents of register A is output to port P1 with the **OP1A** instruction.

The output structure is an N-channel open-drain.

Note: Port P12 is also used as CNTR. Accordingly, when it is used as port P12, set "0" to the timer control register W60.

(3) Port P2

Port P2 is a 2-bit I/O port.

Also, its key-on wakeup function is switched to ON/OFF by the register K20 and K21, and its pull-up transistor function is switched to ON/OFF by the register PU20 and PU21.

■ Input/output of port P2

● Data input to port P2

Set the output latch of specified port P2i (i=0, 1) to "1" with the **OP2A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P2 is transferred to register A when the **IAP2** instruction is executed. However, port P2 is 2 bits and A2 and A3 are fixed to "0."

● Data output from port P2

The contents of register A is output to port P2 with the **OP2A** instruction. The output structure is an N-channel open-drain.

(4) Port D

D0–D3 are four independent I/O ports.

Also, as for ports D2 and D3, its key-on wakeup function is switched to ON/OFF by the register K22 and K23, and its pull-up transistor function is switched to ON/OFF by the register PU22 and PU23.

■ Input/output of port D

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D0–D3, select one of port D with the register Y of the data pointer first.

● Data input to port D

Set the output latch of specified port Di (i = 0 to 3) to "1" with the **SD** instruction. When the output latch is set to "0," "L" level is input.

When the **SZD** instruction is executed, if the port specified by register Y is "0," the next instruction is skipped. If it is "1," the next instruction is executed.

● Data output from port D

Set the output level to the output latch with the **SD** and **RD** instructions.

The state of pin enters the high-impedance state when the **SD** instruction is executed.

The states of all port D enter the high-impedance state when the **CLD** instruction is executed.

The state of pin becomes "L" level when the **RD** instruction is executed.

The output structure is an N-channel open-drain.

Notes 1: When the **SD** and **RD** instructions are used, do not set "01002" or more to register Y.

2: Port D2 is also used as Port C. Accordingly, when using port D2, set the output latch to "1" with the **SCP** instruction.

3: Port D3 is also used as Port K. Accordingly, when using port D3, set the output latch to "1" with the **OKA** instruction.

(5) Port C

Port C is a 1-bit I/O port.

■ Input/output of port C**● Data input to port C**

Set the output latch of specified port C to “1” with the **SCP** instruction. If the output latch is set to “0,” “L” level is input.

When the **SNZCP** instruction is executed, if the port C is “1,” the next instruction is skipped. If it is “0,” the next instruction is executed.

● Data output from port C

Set the output level to the output latch with the **SCP** and **RCP** instructions.

The state of pin enters the high-impedance state when the **SCP** instruction is executed.

The state of pin becomes “L” level when the **RCP** instruction is executed.

The output structure is an N-channel open-drain.

Note: Port C is also used as port D2. Accordingly, when using port C, set the output latch to “1” with the **SD** instruction.

(6) Port K

Port K is a 1-bit I/O port.

■ Input/output of port K**● Data input to port K**

Set the output latch of specified port K to “1” with the **OKA** instruction. If the output latch is set to “0,” “L” level is input.

The state of port K is transferred to register A when the **IAK** instruction is executed.

However, port K is 1 bit and A1, A2 and A3 are fixed to “0.”

● Data output from port K

The contents of register A is output to port K with the **OKA** instruction.

The output structure is an N-channel open-drain.

Note: Port K is also used as port D3. Accordingly, when using port K, set the output latch to “1” with the **SD** instruction.

2.1.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P00–P03.

Set the contents of this register through register A with the **TK0A** instruction.

The contents of register K0 is transferred to register A with the **TAK0** instruction.

Table 2.1.1 shows the key-on wakeup control register K0.

Table 2.1.1 Key-on wakeup control register K0

| Key-on wakeup control register K0 | | at reset : 0000z | at RAM back-up : state retained | R/W |
|-----------------------------------|---------------------------|------------------|---------------------------------|-----|
| K03 | Port P03 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K02 | Port P02 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K01 | Port P01 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K00 | Port P00 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |

Note: “R” represents read enabled, and “W” represents write enabled.

(2) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P00–P03 pull-up transistor.

Set the contents of this register through register A with the **TPU0A** instruction.

Table 2.1.2 shows the pull-up control register PU0.

Table 2.1.2 Pull-up control register PU0

| Pull-up control register PU0 | | at reset : 0000z | at RAM back-up : state retained | W |
|------------------------------|--------------------------------|------------------|---------------------------------|---|
| PU03 | Port P03 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU02 | Port P02 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU01 | Port P01 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU00 | Port P00 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |

Note: “W” represents write enabled.

(3) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P10–P13. Set the contents of this register through register A with the **TK1A** instruction. The contents of register K1 is transferred to register A with the **TAK1** instruction. Table 2.1.3 shows the key-on wakeup control register K1.

Table 2.1.3 Key-on wakeup control register K1

| Key-on wakeup control register K1 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-----------------------------------|---------------------------|------------------------------|---|-----|
| K13 | Port P13/INT | 0 | P13 key-on wakeup invalid/INT pin key-on wakeup valid | |
| | key-on wakeup control bit | 1 | P13 key-on wakeup valid/INT pin key-on wakeup invalid | |
| K12 | Port P12/CNTR | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K11 | Port P11 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K10 | Port P10 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |

Note: “R” represents read enabled, and “W” represents write enabled.

(4) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P10–P13 pull-up transistor. Set the contents of this register through register A with the **TPU1A** instruction. Table 2.1.4 shows the pull-up control register PU1.

Table 2.1.4 Pull-up control register PU1

| Pull-up control register PU1 | | at reset : 0000 ₂ | at RAM back-up : state retained | W |
|------------------------------|--------------------------------|------------------------------|---------------------------------|---|
| PU13 | Port P13/INT | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU12 | Port P12/CNTR | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU11 | Port P11 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU10 | Port P10 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |

Note: “W” represents write enabled.

(5) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P20, P21, D2/C and D3/K. Set the contents of this register through register A with the **TK2A** instruction.

The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.1.5 shows the key-on wakeup control register K2.

Table 2.1.5 Key-on wakeup control register K2

| Key-on wakeup control register K2 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-----------------------------------|--|------------------------------|---------------------------------|-----|
| K23 | Port D3/K key-on wakeup control bit | 0 | Key-on wakeup invalid | |
| | | 1 | Key-on wakeup valid | |
| K22 | Port D2/C key-on wakeup control bit | 0 | Key-on wakeup invalid | |
| | | 1 | Key-on wakeup valid | |
| K21 | Port P21/AIN1 key-on wakeup control bit | 0 | Key-on wakeup invalid | |
| | | 1 | Key-on wakeup valid | |
| K20 | Port P20/AIN0 key-on wakeup control bit | 0 | Key-on wakeup invalid | |
| | | 1 | Key-on wakeup valid | |

Note: "R" represents read enabled, and "W" represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P20, P21, D2/C and D3/K pull-up transistor.

Set the contents of this register through register A with the **TPU2A** instruction.

Table 2.1.6 shows the pull-up control register PU2.

Table 2.1.6 Pull-up control register PU2

| Pull-up control register PU2 | | at reset : 0000 ₂ | at RAM back-up : state retained | W |
|------------------------------|---|------------------------------|---------------------------------|---|
| PU23 | Port D3/K pull-up transistor control bit | 0 | Pull-up transistor OFF | |
| | | 1 | Pull-up transistor ON | |
| PU22 | Port D2/C pull-up transistor control bit | 0 | Pull-up transistor OFF | |
| | | 1 | Pull-up transistor ON | |
| PU21 | Port P21/AIN1 pull-up transistor control bit | 0 | Pull-up transistor OFF | |
| | | 1 | Pull-up transistor ON | |
| PU20 | Port P20/AIN0 pull-up transistor control bit | 0 | Pull-up transistor OFF | |
| | | 1 | Pull-up transistor ON | |

Note: "W" represents write enabled.

(7) Timer control register W6

Bit 0 of register W6 selects the P12/CNTR function, and bit 1 controls the CNTR output.

Set the contents of this register through register A with the **TW6A** instruction.

The contents of register W6 is transferred to register A with the **TAW6** instruction.

Table 2.1.7 shows the timer control register W6.

Table 2.1.7 Timer control register W6

| Timer control register W6 | | at reset : 00002 | at RAM back-up : state retained | R/W |
|---------------------------|---------------------------------|------------------|--|-----|
| W63 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| W62 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| W61 | CNTR output control bit | 0 | Timer 1 underflow signal divided by 2 output | |
| | | 1 | Timer 2 underflow signal divided by 2 output | |
| W60 | P12/CNTR function selection bit | 0 | P12 (I/O) / CNTR input | |
| | | 1 | P12 (input) / CNTR input/output | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, W63–W61 are not used.

2.1.3 Port application examples

(1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an N-channel open-drain and port P0 has the pull-up resistor.

Outline: The connecting required external part is just keys.

Specifications: Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.





Fig. 2.1.1 Key input by key scan



Note: "H" output of port D becomes high-impedance state.

Fig. 2.1.2 Key scan input timing

2.1.4 Notes on use

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the VSS line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNVSS pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVSS/VPP pin to VSS through an approximate 5 k Ω resistor which is connected to the CNVSS/VPP pin at the shortest distance.

(3) Note on multifunction

- The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when AIN0, and AIN1 are selected.

(4) Connection of unused pins

Table 2.1.8 shows the connections of unused pins.

(5) SD, RD instructions

When the **SD** and **RD** instructions are used, do not set "01002" or more to register Y.

(6) Analog input pins

When both analog input AIN0, AIN1 and I/O port P2 function are used, note the following;

- Selection of analog input pins

Even when P20/AIN0, P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."

Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P13/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

Table 2.1.8 Connections of unused pins

| Pin | Connection | Usage condition |
|----------------------|-------------------------------------|---|
| XIN | Connect to Vss. | System operates by the on-chip oscillator. (Note 1) |
| XOUT | Open. | System operates by the external clock. (The ceramic resonator is selected with the CMCK instruction.) |
| | | System operates by the RC oscillator. (The RC oscillation is selected with the CRCK instruction.) |
| | | System operates by the on-chip oscillator. (Note 1) |
| D0, D1 | Open. (Output latch is set to "1.") | _____ |
| | Open. (Output latch is set to "0.") | _____ |
| | Connect to Vss. | _____ |
| D2/C D3/K | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P00–P03 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P10, P11 P12/CNTR | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P13/INT | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P20/AIN0 P21/AIN1 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state.

Do not select the key-on wakeup function.

4: When selecting the key-on wakeup function, select also the pull-up function.

5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")

(Note when connecting to Vss)

● Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

2.2 Interrupts

The 4501 Group has four interrupt sources : external (INT), timer 1, timer 2, and A/D.

This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

2.2.1 Interrupt functions

(1) External 0 interrupt (INT)

The interrupt request occurs by the change of input level of INT pin.

The interrupt valid waveform can be selected by the bits 1 and 2, and the INT pin input is controlled by the bit 3 of the interrupt control register I1.

■ External 0 interrupt INT processing

- When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

- When the interrupt is not used

The interrupt is disabled and the **SNZ0** instruction is valid when the bit 0 of register V1 is set to "0."

(2) Timer 1 interrupt

The interrupt request occurs by the timer 1 underflow.

■ Timer 1 interrupt processing

- When the interrupt is used

The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.

- When the interrupt is not used

The interrupt is disabled and the **SNZT1** instruction is valid when the bit 2 of register V1 is set to "0."

(3) Timer 2 interrupt

The interrupt request occurs by the timer 2 underflow.

■ Timer 2 interrupt processing

- When the interrupt is used

The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.

- When the interrupt is not used

The interrupt is disabled and the **SNZT2** instruction is valid when the bit 3 of register V1 is set to "0."

(4) A/D interrupt

The interrupt request occurs by the end of the A/D conversion.

■ A/D interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to “1.” When the A/D interrupt occurs, the interrupt processing is executed from address C in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZAD** instruction is valid when the bit 2 of register V2 is set to “0.”

2.2.2 Related registers**(1) Interrupt enable flag (INTE)**

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to “1” with the **EI** instruction and disabled when INTE flag is cleared to “0” with the **DI** instruction. When any interrupt occurs, the INTE flag is automatically cleared to “0,” so that other interrupts are disabled until the **EI** instruction is executed.

Note: The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

(2) Interrupt control register V1

Interrupt enable bit of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the **TV1A** instruction. In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A. Table 2.2.1 shows the interrupt control register V1.

Table 2.2.1 Interrupt control register V1

| Interrupt control register V1 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|-------------------------------|---------------------------------|------------------------------|--|-----|
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT2 instruction is invalid) (Note 2) | |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT1 instruction is invalid) (Note 2) | |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZ0 instruction is invalid) (Note 2) | |

Notes 1: “R” represents read enabled, and “W” represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

3: When the interrupt is set, V11 is not used.

(3) Interrupt control register V2

Interrupt enable bit of A/D is assigned to register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A. Table 2.2.2 shows the interrupt control register V2.

Table 2.2.2 Interrupt control register V2

| Interrupt control register V2 | | at reset : 00002 | at RAM back-up : 00002 | R/W |
|-------------------------------|--------------------------|------------------|--|-----|
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V22 | A/D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) | |
| | | 1 | Interrupt enabled (SNZAD instruction is invalid) (Note 2) | |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V20 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This instruction is equivalent to the **NOP** instruction.

3: When the interrupt is set, V23, V21 and V20 are not used.

(4) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit.

Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

(5) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the **T11A** instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A. Table 2.2.3 shows the interrupt control register I1.

Table 2.2.3 Interrupt control register I1

| Interrupt control register I1 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-------------------------------|---|------------------------------|---|-----|
| I13 | INT pin input control bit (Note 2) | 0 | INT pin input disabled | |
| | | 1 | INT pin input enabled | |
| I12 | Interrupt valid waveform for INT pin/return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level | |
| | | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level | |
| I11 | INT pin edge detection circuit control bit | 0 | One-sided edge detected | |
| | | 1 | Both edges detected | |
| I10 | INT pin timer 1 control enable bit | 0 | Disabled | |
| | | 1 | Enabled | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the **SNZO** instruction when the bit 0 (V10) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZO** instruction, for the case when a skip is performed with the **SNZO** instruction.

2.2.3 Interrupt application examples

(1) INT interrupt

The INT pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of both edges (“H”→“L” or “L”→“H”).

Outline: An external 0 interrupt can be used by dealing with the change of edge (“H”→“L” or “L”→“H”) in both directions as a trigger.

Specifications: An interrupt occurs by the change of an external signals edge (“H”→“L” or “L”→“H”).

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

(2) Timer 1 interrupt

Constant period interrupts by a setting value to timer 1 can be used.

Outline: The constant period interrupts by the timer 1 underflow signal can be used.

Specifications: Prescaler and timer 1 divide the system clock frequency $f(XIN) = 4.0$ MHz, and the timer 1 interrupt occurs every 1 ms.

Figure 2.2.3 shows a setting example of the timer 1 constant period interrupt.

(3) Timer 2 interrupt

Constant period interrupts by a setting value to timer 2 can be used.

Outline: The constant period interrupts by the timer 2 underflow signal can be used.

Specifications: Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every about 1 ms.

Figure 2.2.4 shows a setting example of the timer 2 constant period interrupt.




Fig. 2.2.1 INT interrupt operation example




Fig. 2.2.2 INT interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.




Fig. 2.2.3 Timer 1 constant period interrupt setting example




Fig. 2.2.4 Timer 2 constant period interrupt setting example

2.2.4 Notes on use

(1) Setting of INT interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZO** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P13/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control

Set a value to the bit 3 of register I1, and execute the **SNZO** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P13/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts

Multiple interrupts cannot be used in the 4501 Group.

(4) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P13/INT pin

The P13/INT pin need not be selected the external interrupt input INT function or the normal output port P13 function. However, the EXF0 flag is set to "1" when a valid waveform is input to INT pin even if it is used as an I/O port P13.

(6) Power down instruction

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

2.3 Timers

The 4501 Group has two 8-bit timers (each has a reload register) and a 16-bit fixed dividing frequency timer which has the watchdog timer function.

This section describes individual types of timers, related registers, application examples using timers and notes.

2.3.1 Timer functions

(1) Timer 1

■ Timer operation

(Timer 1 has the timer 1 count start trigger function from P13/INT pin input)

(2) Timer 2

■ Timer operation

(3) 16-bit timer

■ Watchdog function

Watchdog timer provides a method to reset the system when a program run-away occurs.

System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the **WRST** instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The **WRST** instruction has the skip function. When the **WRST** instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

2.3.2 Related registers

(1) Interrupt control register V1

The external 0 interrupt enable bit is assigned to bit 0, timer 1 interrupt enable bit is assigned to bit 2, and the timer 2 interrupt enable bit is assigned to bit 3.

Set the contents of this register through register A with the **TV1A** instruction. The **TAV1** instruction can be used to transfer the contents of register V1 to register A.

Table 2.3.1 shows the interrupt control register V1.

Table 2.3.1 Interrupt control register V1

| Interrupt control register V1 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|-------------------------------|---------------------------------|------------------------------|--|-----|
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT2 instruction is invalid) (Note 2) | |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZT1 instruction is invalid) (Note 2) | |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. | |
| | | 1 | | |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) | |
| | | 1 | Interrupt enabled (SNZ0 instruction is invalid) (Note 2) | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

3: When timer is used, V11 and V10 are not used.

(2) Timer control register W1

The timer 1 count start synchronous circuit control bit is assigned to bit 0, the timer 1 control bit is assigned to bit 1, the prescaler dividing ratio selection bit is assigned to bit 2, and the prescaler control bit is assigned to bit 3.

Set the contents of this register through register A with the **TW1A** instruction. The **TAW1** instruction can be used to transfer the contents of register W1 to register A.

Table 2.3.2 shows the timer control register W1.

Table 2.3.2 Timer control register W1

| Timer control register W1 | | at reset : 0000 ₂ | at RAM back-up : 0000 ₂ | R/W |
|---------------------------|---|------------------------------|--|-----|
| W13 | Prescaler control bit | 0 | Stop (state initialized) | |
| | | 1 | Operating | |
| W12 | Prescaler dividing ratio selection bit | 0 | Instruction clock divided by 4 | |
| | | 1 | Instruction clock divided by 16 | |
| W11 | Timer 1 control bit | 0 | Stop (state retained) | |
| | | 1 | Operating | |
| W10 | Timer 1 count start synchronous circuit control bit | 0 | Count start synchronous circuit not selected | |
| | | 1 | Count start synchronous circuit selected | |

Note: "R" represents read enabled, and "W" represents write enabled.

(3) Timer control register W2

The timer 2 count source selection bits are assigned to bits 0 and 1, the timer 1 count auto-stop circuit control bit is assigned to bit 2 and the timer 2 control bit is assigned to bit 3.

Set the contents of this register through register A with the **TW2A** instruction. The **TAW2** instruction can be used to transfer the contents of register W2 to register A.

Table 2.3.3 shows the timer control register W2.

Table 2.3.3 Timer control register W2

| Timer control register W2 | | at reset : 0000 ₂ | | at RAM back-up : state retained | R/W |
|---------------------------|---|------------------------------|--------------------------------------|---------------------------------|-----|
| W23 | Timer 2 control bit | 0 | Stop (state retained) | | |
| | | 1 | Operating | | |
| W22 | Timer 1 count auto-stop circuit control bit (Note 2) | 0 | Count auto-stop circuit not selected | | |
| | | 1 | Count auto-stop circuit selected | | |
| W21 | Timer 2 count source selection bits | W21 | W20 | Count source | |
| | | 0 | 0 | Timer 1 underflow signal | |
| 0 | | 1 | Prescaler output (ORCLK) | | |
| 1 | | 0 | CNTR input | | |
| W20 | | 1 | 1 | System clock | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected.

(4) Timer control register W6

The P12/CNTR function selection bit is assigned to bit 0 and the CNTR output control bit is assigned to bit 1.

Set the contents of this register through register A with the **TW6A** instruction. The **TAW6** instruction can be used to transfer the contents of register W6 to register A.

Table 2.3.4 shows the timer control register W6.

Table 2.3.4 Timer control register W6

| Timer control register W6 | | at reset : 0000 ₂ | | at RAM back-up : state retained | R/W |
|---------------------------|---------------------------------|------------------------------|--|---------------------------------|-----|
| W63 | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| | | 1 | | | |
| W62 | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| | | 1 | | | |
| W61 | CNTR output control bit | 0 | Timer 1 underflow signal divided by 2 output | | |
| | | 1 | Timer 2 underflow signal divided by 2 output | | |
| W60 | P12/CNTR function selection bit | 0 | P12 (I/O) / CNTR input (Note 2) | | |
| | | 1 | P12 (input) / CNTR I/O (Note 2) | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The CNTR input is valid only when the CNTR input is selected for the timer 2 count source.

3: When timer is used, W63 and W62 are not used.

2.3.3 Timer application examples

(1) Timer operation: measurement of constant period

The constant period by the setting timer count value can be measured.

Outline: The constant period by the timer 1 underflow signal can be measured.

Specifications: Timer 1 and prescaler divides the system clock frequency $f(XIN) = 4.0$ MHz, and the timer 1 interrupt request occurs every 3 ms.

Figure 2.3.3 shows the setting example of the constant period measurement.

(2) CNTR output operation: piezoelectric buzzer output

Outline: Square wave output from timer 1 can be used for piezoelectric buzzer output.

Specifications: 4 kHz square wave is output from the CNTR pin at system clock frequency $f(XIN) = 4.0$ MHz. Also, timer 1 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.4 shows the setting example of CNTR output.




Fig. 2.3.1 Peripheral circuit example

(3) CNTR input operation: event count

Outline: Count operation can be performed by using the signal (falling waveform) input from CNTR pin as the event.

Specifications: The low-frequency pulse from external as the timer 2 count source is input to CNTR pin, and the timer 2 interrupt request occurs every 100 counts.

Figure 2.3.5 shows the setting example of CNTR input.

(4) Timer operation: timer start by external input

Outline: The constant period can be measured by external input.

Specifications: System clock frequency $f(XIN) = 4$ MHz and timer 1 operates by INT input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.6 shows the setting example of timer start.

(5) Watchdog timer

Watchdog timer provides a method to reset the system when a program run-away occurs.

Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of timer 16-bit timers' 65534 counts or less (execute **WRST** instruction at a cycle of 65534 machine cycles or less).

Outline: Execute the **WRST** instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the **WRST** instruction is not executed and system reset occurs.

Specifications: System clock frequency $f(XIN) = 4.0$ MHz is used, and program run-away is detected by executing the **WRST** instruction in 49 ms.

Figure 2.3.2 shows the watchdog timer function, and Figure 2.3.7 shows the example of watchdog timer.




Fig. 2.3.2 Watchdog timer function




Fig. 2.3.3 Constant period measurement setting example




Fig. 2.3.4 CNTR output setting example




Fig. 2.3.5 CNTR input setting example

However, specify the pulse width input to CNTR pin. Refer to section “2.3.4 Notes on use” for the timer external input period condition.




Fig. 2.3.6 Timer start by external input setting example (1)




Fig. 2.3.7 Timer start by external input setting example (2)




Fig. 2.3.8 Watchdog timer setting example

2.3.4 Notes on use

(1) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

(2) Count source

Stop timer 1 or 2 counting to change its count source.

(3) Reading the count values

Stop timer 1 or 2 counting and then execute the **TAB1** or **TAB2** instruction to read its data.

(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the **T1AB** or **T2AB** instruction to write its data.

(5) Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 2.3.9 Timer count start timing and count time when operation starts (T1, T2)

(7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(8) Pulse width input to CNTR pin

Table 2.3.5 shows the recommended operating condition of pulse width input to CNTR pin.

Table 2.3.5 Recommended operating condition of pulse width input to CNTR pin

| Parameter | Condition | Rating value | | | Unit |
|--|-------------------|--------------|------|------|------|
| | | Min. | Typ. | Max. | |
| Timer external input period ("H" and "L" pulse width) | High-speed mode | $3/f(XIN)$ | | | s |
| | Middle-speed mode | $6/f(XIN)$ | | | |
| | Low-speed mode | $12/f(XIN)$ | | | |
| | Default mode | $24/f(XIN)$ | | | |

2.4.1 Related registers

(1) A/D control register Q1

A/D operation mode control bit and analog input pin selection bits are assigned to register Q1.

Set the contents of this register through register A with the **TQ1A** instruction. The **TAQ1** instruction can be used to transfer the contents of register Q1 to register A.

Table 2.4.1 shows the A/D control register Q1.

Table 2.4.1 A/D control register Q1

| A/D control register Q1 | | at reset : 0000 ₂ | | at RAM back-up : state retained | R/W |
|-------------------------|---------------------------------|------------------------------|--|---------------------------------|-----|
| Q13 | A/D operation mode control bit | 0 | A/D conversion mode | | |
| | | 1 | Comparator mode | | |
| Q12 | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| | | 1 | | | |
| Q11 | Analog input pin selection bits | Q11 | Q10 | Selected pins | |
| | | 0 | 0 | AIN ₀ | |
| 0 | | 1 | AIN ₁ | | |
| Q10 | | 1 | 0 | Not available | |
| | 1 | 1 | Not available | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When A/D converter is used, Q1₂ is not used.

2.4.2 A/D converter application examples

(1) A/D conversion mode

Outline: Analog input signal from a sensor can be converted into digital values.

Specifications: Analog voltage values from a sensor is converted into digital values by using a 10-bit successive comparison method. Use the AIN₀ pin for this analog input.

Figure 2.4.2 shows the A/D conversion mode setting example.




Fig. 2.4.2 A/D conversion mode setting example

2.4.3 Notes on use

(1) Note when the A/D conversion starts again

When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins.

Figure 2.4.3 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.




Fig. 2.4.3 Analog input external circuit example-1




Fig. 2.4.4 Analog input external circuit example-2

(3) Notes for the use of A/D conversion 2

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode with bit 3 of register Q1 (refer to Figure 2.4.5①).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag.

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with bit 3 of register Q1 during operating the A/D converter.




Fig. 2.4.5 A/D converter operating mode program example

(4) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as P2 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 2.4.2 shows the recommended operating conditions when using A/D converter.

Table 2.4.2 Recommended operating conditions (when using A/D converter)

| Parameter | Condition | Limits | | | Unit | |
|---|---|----------------------|------|------|------|-----|
| | | Min. | Typ. | Max. | | |
| System clock frequency (at ceramic resonance or RC oscillation) (Note 2) | VDD = VRST to 5.5 V (high-speed mode) | 0.1 | | 4.4 | MHz | |
| | VDD = VRST to 5.5 V (middle-speed mode) | 0.1 | | 2.2 | | |
| | VDD = VRST to 5.5 V (low-speed mode) | 0.1 | | 1.1 | | |
| | VDD = VRST to 5.5 V (default mode) | 0.1 | | 0.5 | | |
| System clock frequency (ceramic resonance selected, at external clock input) | VDD = VRST to 5.5 V (high-speed mode) | Duty 40 % to 60 % | 0.1 | | | 3.2 |
| | VDD = VRST to 5.5 V (middle-speed mode) | | 0.1 | | | 1.6 |
| | VDD = VRST to 5.5 V (low-speed mode) | | 0.1 | | | 0.8 |
| | VDD = VRST to 5.5 V (default mode) | | 0.1 | | | 0.4 |

Notes 1: VRST: Detection voltage of voltage drop detection circuit.

2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

2.5 Reset

System reset is performed by applying “L” level to the $\overline{\text{RESET}}$ pin for 1 machine cycle or more when the following conditions are satisfied:

- the value of supply voltage is the minimum value or more of the recommended operating conditions
- oscillation is stabilized.

Then when “H” level is applied to $\overline{\text{RESET}}$ pin, the software starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (On-chip oscillator (internal oscillator) clock is counted for 5359 times). Figure 2.5.2 shows the oscillation stabilizing time.

2.5.1 Reset circuit

The 4501 Group has the voltage drop detection circuit.

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and VSS at the shortest distance, and input “L” level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 2.5.1 Structure of reset pin and its peripherals, and power-on reset operation




Fig. 2.5.2 Oscillation stabilizing time after system is released from reset

2.5.2 Internal state at reset

Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.5.3 are undefined, so that set them to initial values.

| | | |
|--|--------------------------------------|------------------------------|
| • Program counter (PC) | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| Address 0 in page 0 is set to program counter. | | |
| • Interrupt enable flag (INTE) | 0 | (Interrupt disabled) |
| • Power down flag (P) | 0 | |
| • External 0 interrupt request flag (EXF0) | 0 | |
| • Interrupt control register V1 | 0 0 0 0 | (Interrupt disabled) |
| • Interrupt control register V2 | 0 0 0 0 | (Interrupt disabled) |
| • Interrupt control register I1 | 0 0 0 0 | |
| • Timer 1 interrupt request flag (T1F) | 0 | |
| • Timer 2 interrupt request flag (T2F) | 0 | |
| • A/D conversion completion flag ADF | 0 | |
| • Watchdog timer flags (WDF1, WDF2) | 0 | |
| • Watchdog timer enable flag (WEF) | 1 | |
| • Timer control register W1 | 0 0 0 0 | (Prescaler, timer 1 stopped) |
| • Timer control register W2 | 0 0 0 0 | (Timer 2 stopped) |
| • Timer control register W6 | 0 0 0 0 | |
| • Clock control register MR | 1 1 0 0 | |
| • Key-on wakeup control register K0 | 0 0 0 0 | |
| • Key-on wakeup control register K1 | 0 0 0 0 | |
| • Key-on wakeup control register K2 | 0 0 0 0 | |
| • Pull-up control register PU0 | 0 0 0 0 | |
| • Pull-up control register PU1 | 0 0 0 0 | |
| • Pull-up control register PU2 | 0 0 0 0 | |
| • A/D control register Q1 | 0 0 0 0 | |
| • Carry flag (CY) | 0 | |
| • Register A | 0 0 0 0 | |
| • Register B | 0 0 0 0 | |
| • Register D | X X X | |
| • Register E | X X X X X X X X X | |
| • Register X | 0 0 0 0 | |
| • Register Y | 0 0 0 0 | |
| • Register Z | X X | |
| • Stack pointer (SP) | 1 1 1 | |
| • Operation source clock | On-chip oscillator (operation state) | |
| • Ceramic resonator | Operation state | |
| • RC oscillation circuit | Stop state | |

"X" represents undefined.

Fig. 2.5.3 Internal state at reset

2.5.3 Notes on use

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

2.6 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.6.1 shows the voltage drop detection circuit, and Figure 2.6.2 shows the operation waveform example of the voltage drop detection circuit.




Fig. 2.6.1 Voltage drop detection circuit




Fig. 2.6.2 Voltage drop detection circuit operation waveform example

Note: Refer to section “3.1 Electrical characteristics” for the reset voltage of the voltage drop detection circuit.

2.7 RAM back-up

2.7.1 RAM back-up mode

The system enters RAM back-up mode when the **POF** or **POF2** instruction is executed after the **EPOF** instruction is executed. Table 2.7.1 shows the function and state retained at RAM back-up mode. Also, Table 2.7.2 shows the return source from this state.

(1) RAM back-up mode

As oscillation stops with RAM, the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

Table 2.7.1 Functions and states retained at RAM back-up mode

| Function | RAM back-up | |
|--|-------------|------------|
| | POF | POF2 |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | X | X |
| Contents of RAM | O | O |
| Port level | (Note 6) | (Note 6) |
| Selected oscillation circuit | O | O |
| Timer control register W1 | X | X |
| Timer control registers W2, W6 | O | O |
| Clock control register MR | X | X |
| Interrupt control registers V1, V2 | X | X |
| Interrupt control register I1 | O | O |
| Timer 1 function | X | X |
| Timer 2 function | (Note 3) | (Note 3) |
| A/D function | X | X |
| Voltage drop detection circuit | O (Note 5) | X |
| Pull-up control registers PU0–PU2 | O | O |
| Key-on wakeup control registers K0–K2 | O | O |
| A/D control register Q1 | O | O |
| External 0 interrupt request flag (EXF0) | X | X |
| Timer 1 interrupt request flag (T1F) | X | X |
| Timer 2 interrupt request flag (T2F) | (Note 3) | (Note 3) |
| A/D conversion completion flag (ADF) | X | X |
| Watchdog timer flag (WDF1) | X (Note 4) | X (Note 4) |
| Watchdog timer enable flag (WEF) | X | X |
| 16-bit timer (WDT) | X (Note 4) | X (Note 4) |
| Interrupt enable flag (INTE) | X | X |

Notes 1: “O” represents that the function can be retained, and “X” represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to “7” at RAM back-up.

3: The state of the timer is undefined.

4: Initialize the watchdog timer flag WDF1 with the **WRST** instruction, and then execute the **POF** or **POF2** instruction.

5: The voltage drop detection circuit is operating at the RAM back-up state and system reset occurs when the voltage drop is detected.

6: As for the D2/C pin, the output latch of port C is set to “1” at the RAM back-up. However, the output latch of port D2 is retained. As for the other ports, their output levels are retained at the RAM back-up.

Table 2.7.2 Return source and return condition

| Return source | | Return condition | Remarks |
|------------------------|---|---|---|
| External wakeup signal | Port P0 Port P1 (Note) Port P2 Port D2/C Port D3/K | Return by an external "L" level input. | Key-on wakeup function can be selected with every one port. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state. |
| | Port P13/INT (Note) | Return by an external "H" level or "L" level input. The return level can be selected by register I12. When the return level is input, the EXF0 flag is not set. | Select the return level ("L" level or "H" level) with the bit 2 of register I1 according to the external state before going into the RAM back-up state. |

Note: When the bit 3 (K13) of the key-on wakeup control register K1 is "0", the key-on wakeup ("H" level or "L" level) of INT pin is set. When the K13 is "1", the key-on wakeup ("L" level) of port P13 is set.


(2) Start condition identification

When system returns from both RAM back-up mode and reset, software is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

Table 2.7.3 Start condition identification

| Return condition | P flag |
|------------------------------|--------|
| External wakeup signal input | 1 |
| Reset | 0 |

**Fig. 2.7.1 Start condition identified example**

2.7.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P00–P03.

Set the contents of this register through register A with the **TK0A** instruction.

The contents of register K0 is transferred to register A with the **TAK0** instruction.

Table 2.7.4 shows the key-on wakeup control register K0.

Table 2.7.4 Key-on wakeup control register K0

| Key-on wakeup control register K0 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-----------------------------------|---------------------------|------------------------------|---------------------------------|-----|
| K03 | Port P03 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K02 | Port P02 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K01 | Port P01 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K00 | Port P00 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |

Note: “R” represents read enabled, and “W” represents write enabled.

(2) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P10–P13.

Set the contents of this register through register A with the **TK1A** instruction.

The contents of register K1 is transferred to register A with the **TAK1** instruction.

Table 2.7.5 shows the key-on wakeup control register K1.

Table 2.7.5 Key-on wakeup control register K1

| Key-on wakeup control register K1 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-----------------------------------|---------------------------|------------------------------|---|-----|
| K13 | Port P13/INT | 0 | P13 key-on wakeup invalid/INT pin key-on wakeup valid | |
| | key-on wakeup control bit | 1 | P13 key-on wakeup valid/INT pin key-on wakeup invalid | |
| K12 | Port P12/CNTR | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K11 | Port P11 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K10 | Port P10 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |

Note: “R” represents read enabled, and “W” represents write enabled.

(3) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P20, P21, D2/C and D3/K. Set the contents of this register through register A with the **TK2A** instruction.

The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.7.6 shows the key-on wakeup control register K2.

Table 2.7.6 Key-on wakeup control register K2

| Key-on wakeup control register K2 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-----------------------------------|---------------------------|------------------------------|---------------------------------|-----|
| K23 | Port D3/K | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K22 | Port D2/C | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K21 | Port P21/AIN1 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |
| K20 | Port P20/AIN0 | 0 | Key-on wakeup invalid | |
| | key-on wakeup control bit | 1 | Key-on wakeup valid | |

Note: “R” represents read enabled, and “W” represents write enabled.

(4) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P00–P03 pull-up transistor.

Set the contents of this register through register A with the **TPU0A** instruction.

Table 2.7.7 shows the pull-up control register PU0.

Table 2.7.7 Pull-up control register PU0

| Pull-up control register PU0 | | at reset : 0000 ₂ | at RAM back-up : state retained | W |
|------------------------------|--------------------------------|------------------------------|---------------------------------|---|
| PU03 | Port P03 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU02 | Port P02 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU01 | Port P01 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU00 | Port P00 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |

Note: “W” represents write enabled.

(5) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P10–P13 pull-up transistor.
Set the contents of this register through register A with the **TPU1A** instruction.
Table 2.7.8 shows the pull-up control register PU1.

Table 2.7.8 Pull-up control register PU1

| Pull-up control register PU1 | | at reset : 0000 ₂ | at RAM back-up : state retained | W |
|------------------------------|--------------------------------|------------------------------|---------------------------------|---|
| PU ₁₃ | Port P13/INT | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU ₁₂ | Port P12/CNTR | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU ₁₁ | Port P11 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU ₁₀ | Port P10 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |

Note: “W” represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P20, P21, D2/C and D3/K pull-up transistor.
Set the contents of this register through register A with the **TPU2A** instruction.
Table 2.7.9 shows the pull-up control register PU2.

Table 2.7.9 Pull-up control register PU2

| Pull-up control register PU2 | | at reset : 0000 ₂ | at RAM back-up : state retained | W |
|------------------------------|--------------------------------|------------------------------|---------------------------------|---|
| PU ₂₃ | Port D3/K | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU ₂₂ | Port D2/C | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU ₂₁ | Port P21/AIN1 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |
| PU ₂₀ | Port P20/AIN0 | 0 | Pull-up transistor OFF | |
| | pull-up transistor control bit | 1 | Pull-up transistor ON | |

Note: “W” represents write enabled.

(7) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the **T11A** instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A.

Table 2.7.10 shows the interrupt control register I1.

Table 2.7.10 Interrupt control register I1

| Interrupt control register I1 | | at reset : 0000 ₂ | at RAM back-up : state retained | R/W |
|-------------------------------|---|------------------------------|---|-----|
| I13 | INT pin input control bit (Note 2) | 0 | INT pin input disabled | |
| | | 1 | INT pin input enabled | |
| I12 | Interrupt valid waveform for INT pin/return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level | |
| | | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level | |
| I11 | INT pin edge detection circuit control bit | 0 | One-sided edge detected | |
| | | 1 | Both edges detected | |
| I10 | INT pin timer 1 control enable bit | 0 | Disabled | |
| | | 1 | Enabled | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, after the one instruction is executed, clear EXF0 flag with the **SNZO** instruction while the bit 0 (V10) of register V1 is "0". In this time, set the **NOP** instruction after the **SNZO** instruction, for the case when a skip is performed with the **SNZO** instruction.

2.7.3 Notes on use

(1) Key-on wakeup function

After setting ports (P0, P1, D2/C, D3/K, P20/AIN0 and P21/AIN1 specified with register K0–K2) which key-on wakeup function is valid to “H,” execute the **POF** or **POF2** instruction.

If one of ports which key-on wakeup function is valid is in the “L” level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up

After system returns from RAM back-up, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P13/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P13 is not used (register K13 = “0”), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) External clock

When the external signal clock is used as the source oscillation ($f(XIN)$), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

2.8 Oscillation circuit

The 4501 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The ceramic resonance and the RC oscillation can be used for the source clock.

After system is released from reset, the 4501 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

2.8.1 Oscillation circuit

(1) f(XIN) clock generating circuit

The ceramic resonator or RC oscillation can be used for the source oscillation (f(XIN)) of the MCU.

After system is released from reset, the 4501 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the **CMCK** instruction. When the RC oscillation is used, execute the **CRCK** instruction. The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the **CMCK** or the **CRCK** instruction is not executed in program, the 4501 Group operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to VSS and leave XOUT pin open (Figure 2.8.2).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.




Fig. 2.8.1 Switch to ceramic resonance/RC oscillation




Fig. 2.8.2 Handling of XIN and XOUT when operating on-chip oscillator

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation ($f(X_{IN})$), connect the ceramic resonator and the external circuit to pins X_{IN} and X_{OUT} at the shortest distance. Then, execute the **CMCK** instruction. A feedback resistor is built in between pins X_{IN} and X_{OUT} (Figure 2.8.3).

As for the oscillation frequency, do not exceed the values shown in the Table 2.8.1.




Fig. 2.8.3 Ceramic resonator external circuit

Table 2.8.1 Maximum value of oscillation frequency and supply voltage

| Supply voltage | (System clock) | Oscillation frequency |
|--------------------------------|-----------------------------------|-----------------------|
| 2.7 V (Note) to 5.5 V | $f(X_{IN})$ High-speed mode | 4.4 MHz |
| | $(f(X_{IN})/2)$ Middle-speed mode | |
| | $(f(X_{IN})/4)$ Low-speed mode | |
| | $(f(X_{IN})/8)$ Default mode | |

Note: System is in the reset state when the value is under the detection voltage.

(4) RC oscillation

When the RC oscillation is used as the source oscillation ($f(X_{IN})$), connect the X_{IN} pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave X_{OUT} pin open. Then, execute the **CRCK** instruction (Figure 2.8.4).

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.




Fig. 2.8.4 External RC oscillation circuit

2.8.2 Oscillation operation

System clock is supplied to CPU and peripheral device as the standard clock for the microcomputer operation. For the 4501 Group, the clock supplied from the on-chip oscillator (internal oscillator) or the ceramic resonance circuit, RC oscillation circuit, RC oscillation circuit is selected from the high-speed mode ($f(XIN)$), middle-speed mode ($f(XIN)/2$), low-speed mode ($f(XIN)/4$) or default mode ($f(XIN)/8$) with the register MR.

Figure 2.8.5 shows the structure of the clock control circuit.




Fig. 2.8.5 Structure of clock control circuit

2.8.3 Notes on use

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(3) External clock

When the external signal clock is used as the source oscillation ($f(X_{IN})$), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

CHAPTER 3

APPENDIX

- 3.1 Electrical characteristics**
- 3.2 Typical characteristics**
- 3.3 List of precautions**
- 3.4 Notes on noise**
- 3.5 Package outline**

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|--|-------------------------------------|------------------------------|------|
| V _{DD} | Supply voltage | | -0.3 to 6.5 | V |
| V _I | Input voltage P0, P1, P2, D2/C, D3/K, RESET, X _{IN} | | -0.3 to V _{DD} +0.3 | V |
| V _I | Input voltage D0, D1 | | -0.3 to 13.0 | V |
| V _I | Input voltage A _{IN0} -A _{IN1} | | -0.3 to V _{DD} +0.3 | V |
| V _O | Output voltage P0, P1, P2, D2/C, D3/K, RESET | Output transistors in cut-off state | -0.3 to V _{DD} +0.3 | V |
| V _O | Output voltage D0, D1 | | -0.3 to 13.0 | V |
| V _O | Output voltage X _{OUT} | | -0.3 to V _{DD} +0.3 | V |
| P _d | Power dissipation | T _a = 25 °C | 300 | mW |
| T _{opr} | Operating temperature range | | -20 to 85 | °C |
| T _{stg} | Storage temperature range | | -40 to 125 | °C |

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions 1 (Ta = -20 °C to 85 °C, VDD = 2.7 to 5.5 V, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | | | Unit |
|-------------------------|----------------------------------|--|--|--------|---------|------|
| | | | Min. | Typ. | Max. | |
| VDD | Supply voltage | High-speed mode Middle-speed mode Low-speed mode Default mode | f(XIN) ≤ 4.4 MHz (Note 1) | | | V |
| VRAM | RAM back-up voltage | (at RAM back-up mode with the POF2 instruction) | 1.8 (Note 2) | | | V |
| VSS | Supply voltage | | | 0 | | V |
| VIH | "H" level input voltage | P0, P1, P2, D2, D3, XIN | 0.8VDD | | VDD | V |
| VIH | "H" level input voltage | D0, D1 | 0.8VDD | | 12 | V |
| VIH | "H" level input voltage | $\overline{\text{RESET}}$ | 0.85VDD | | VDD | V |
| VIH | "H" level input voltage | C, K | VDD = 4.0 to 5.5 V | 0.5VDD | VDD | V |
| | | | VDD = 2.7 to 5.5 V | 0.7VDD | VDD | V |
| VIH | "H" level input voltage | CNTR, INT | 0.85VDD | | VDD | V |
| VIL | "L" level input voltage | P0, P1, P2, D0-D3, XIN | 0 | | 0.2VDD | V |
| VIL | "L" level input voltage | C, K | 0 | | 0.16VDD | V |
| VIL | "L" level input voltage | $\overline{\text{RESET}}$ | 0 | | 0.3VDD | V |
| VIL | "L" level input voltage | CNTR, INT | 0 | | 0.15VDD | V |
| IOL(peak) | "L" level peak output current | P2, $\overline{\text{RESET}}$ | VDD = 5.0 V | | 10 | mA |
| IOL(peak) | "L" level peak output current | D0, D1 | VDD = 5.0 V | | 40 | mA |
| IOL(peak) | "L" level peak output current | D2/C, D3/K | VDD = 5.0 V | | 24 | mA |
| IOL(peak) | "L" level peak output current | P0, P1 | VDD = 5.0 V | | 24 | mA |
| IOL(avg) | "L" level average output current | P2, $\overline{\text{RESET}}$ (Note 3) | VDD = 5.0 V | | 5.0 | mA |
| IOL(avg) | "L" level average output current | D0, D1 (Note 3) | VDD = 5.0 V | | 30 | mA |
| IOL(avg) | "L" level average output current | D2/C, D3/K (Note 3) | VDD = 5.0 V | | 15 | mA |
| IOL(avg) | "L" level average output current | P0, P1 (Note 3) | VDD = 5.0 V | | 12 | mA |
| $\Sigma\text{IOL(avg)}$ | "L" level total average current | P2, D, $\overline{\text{RESET}}$ | | | 80 | mA |
| | | P0, P1 | | | 80 | mA |

Notes 1: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (system enters into the reset state when the value is VRST or less). In the RAM back-up mode with the POF2 instruction, the voltage drop detection circuit stops.

3: The average output current (IOH, IOL) is the average value during 100 ms.




Table 3.1.3 Recommended operating conditions 2

(Ta = -20 °C to 85 °C, VDD = 2.7 to 5.5 V, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | | | Unit |
|-----------------|---|--|-----------|------|-----------|---------|
| | | | Min. | Typ. | Max. | |
| f(XIN) | Oscillation frequency (with a ceramic resonator/ RC oscillation) (Note) | High-speed mode Middle-speed mode Low-speed mode Default mode | | | 4.4 | MHz |
| f(XIN) | Oscillation frequency (with a ceramic resonator selected, external clock input) | High-speed mode Middle-speed mode Low-speed mode Default mode | | | 3.2 | MHz |
| $\Delta f(XIN)$ | Oscillation frequency error (at RC oscillation, error value of external R, C not included) Note: use 30 pF capacitor and vary external R | VDD = 5.0 V \pm 10 %, Ta = 25 °C, -20 to 85 °C | | | \pm 17 | % |
| f(CNTR) | Timer external input frequency | High-speed mode | | | f(XIN)/6 | Hz |
| | | Middle-speed mode | | | f(XIN)/12 | |
| | | Low-speed mode | | | f(XIN)/24 | |
| | | Default mode | | | f(XIN)/48 | |
| tw(CNTR) | Timer external input period ("H" and "L" pulse width) | High-speed mode | 3/f(XIN) | | | s |
| | | Middle-speed mode | 6/f(XIN) | | | |
| | | Low-speed mode | 12/f(XIN) | | | |
| | | Default mode | 24/f(XIN) | | | |
| TPON | Valid supply voltage rising time for power-on reset circuit | VDD = 0 \rightarrow 2.0 V | | | 100 | μ s |

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics ($T_a = -20\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, $V_{DD} = 2.7$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Test conditions | | Limits | | | Unit | | |
|-------------------|--|---|---|-------------------|------|------|------------------|-----|---------------|
| | | | | Min. | Typ. | Max. | | | |
| VOL | “L” level output voltage P0, P1 | $V_{DD} = 5.0\text{ V}$ | IOL = 12 mA | | | 2.0 | V | | |
| | | | IOL = 4.0 mA | | | 0.9 | | | |
| VOL | “L” level output voltage P2, $\overline{\text{RESET}}$ | $V_{DD} = 5.0\text{ V}$ | IOL = 5.0 mA | | | 2.0 | V | | |
| | | | IOL = 1.0 mA | | | 0.6 | | | |
| VOL | “L” level output voltage D0, D1 | $V_{DD} = 5.0\text{ V}$ | IOL = 30 mA | | | 2.0 | V | | |
| | | | IOL = 10 mA | | | 0.9 | | | |
| VOL | “L” level output voltage D2/C, D3/K | $V_{DD} = 5.0\text{ V}$ | IOL = 15 mA | | | 2.0 | V | | |
| | | | IOL = 5.0 mA | | | 0.9 | | | |
| I _{IH} | “H” level input current P0, P1, P2, D2/C, D3/K, $\overline{\text{RESET}}$ | $V_I = V_{DD}$ | | | | 1.0 | μA | | |
| I _{IH} | “H” level input current D0, D1 | $V_I = 12\text{ V}$ | | | | 1.0 | μA | | |
| I _{IL} | “L” level input current P0, P1, P2 | $V_I = 0\text{ V}$ P0, P1, P2 No pull-up | | -1.0 | | | μA | | |
| I _{IL} | “L” level input current D0, D1, D2/C, D3/K | $V_I = 0\text{ V}$, D2/C, D3/K, No pull-up | | -1.0 | | | μA | | |
| IDD | Supply current | at active mode (Notes 1, 2) | $V_{DD} = 5.0\text{ V}$ $f(X_{IN}) = 4.0\text{ MHz}$ | High-speed mode | | 1.7 | 5.0 | mA | |
| | | | | Middle-speed mode | | 1.3 | 3.9 | | |
| | | | | Low-speed mode | | 1.1 | 3.3 | | |
| | | | | Default mode | | 1.0 | 3.0 | | |
| | | at RAM back-up mode (POF instruction execution) | $V_{DD} = 5.0\text{ V}$ | | | | 50 | 100 | μA |
| | | at RAM back-up mode (POF2 instruction execution) | $T_a = 25\text{ }^\circ\text{C}$ | | | | 0.1 | 1.0 | μA |
| | | $V_{DD} = 5.0\text{ V}$ | | | | | 10 | | |
| | | $V_{DD} = 3.0\text{ V}$ | | | | | 6.0 | | |
| RPU | Pull-up resistor value P0, P1, P2, D2/C, D3/K, $\overline{\text{RESET}}$ | $V_I = 0\text{ V}$, $V_{DD} = 5.0\text{ V}$ | | 30 | 60 | 150 | $\text{k}\Omega$ | | |
| $V_{T+} - V_{T-}$ | Hysteresis INT, CNTR | $V_{DD} = 5.0\text{ V}$ | | | 0.25 | | V | | |
| $V_{T+} - V_{T-}$ | Hysteresis $\overline{\text{RESET}}$ | $V_{DD} = 5.0\text{ V}$ | | | 1.2 | | V | | |
| f(RING) | On-chip oscillator clock frequency (Note 3) | $V_{DD} = 5.0\text{ V}$ | | 1.0 | 2.0 | 3.0 | MHz | | |

Notes 1: The operation current of the voltage drop detection circuit is included.

2: When the A/D converter is used, the A/D operation current (I_{ADD}) is included.

3: When system operates by the on-chip oscillator, the system clock frequency is the on-chip oscillator clock divided by the dividing ratio selected with register MR.

3.1.4 A/D converter recommended operating conditions

Table 3.1.5 A/D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | | | Unit | |
|--------|-----------------------|----------------------|-------------------|------|----------|------|-----|
| | | | Min. | Typ. | Max. | | |
| VDD | Supply voltage | Ta = 25 °C | 2.7 (Note) | | 5.5 | V | |
| | | Ta = -20 °C to 85 °C | 3.0 | | 5.5 | V | |
| VIA | Analog input voltage | | 0 | | VDD+2LSB | V | |
| f(XIN) | Oscillation frequency | VDD = 2.7 to 5.5 V | High-speed mode | 0.1 | | | MHz |
| | | | Middle-speed mode | 0.2 | | | MHz |
| | | | Low-speed mode | 0.4 | | | MHz |
| | | | Default mode | 0.8 | | | MHz |

Note: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

Table 3.1.6 A/D converter characteristics

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit | |
|--------|----------------------------------|--|-------------------|-----------------------------|------|------|----|
| | | | Min. | Typ. | Max. | | |
| - | Resolution | | | | 10 | bits | |
| - | Linearity error | Ta = 25 °C, VDD = 2.7 to 5.5 V | | | ±2.0 | LSB | |
| | | Ta = -25 °C to 85 °C, VDD = 3.0 V to 5.5 V | | | | | |
| - | Differential non-linearity error | Ta = 25 °C, VDD = 2.7 to 5.5 V | | | ±0.9 | LSB | |
| | | Ta = -25 °C to 85 °C, VDD = 3.0 V to 5.5 V | | | | | |
| V0T | Zero transition voltage | VDD = 5.12 V | 10 | 20 | 30 | mV | |
| VFST | Full-scale transition voltage | VDD = 5.12 V | 5115 | 5125 | 5135 | mV | |
| IADD | A/D operating current (Note 1) | VDD = 5.0 V | | f(XIN) = 0.4 MHz to 4.0 MHz | 0.3 | 0.9 | mA |
| TCONV | A/D conversion time | f(XIN) = 4.0 MHz | High-speed mode | | | 46.5 | μs |
| | | | Middle-speed mode | | | 93.0 | |
| | | | Low-speed mode | | | 186 | |
| | | | Default mode | | | 372 | |
| - | Comparator resolution | Comparator mode | | | 8 | bits | |
| - | Comparator error (Note 2) | VDD = 5.12 V | | | ±20 | mV | |
| - | Comparator comparison time | f(XIN) = 4.0 MHz | High-speed mode | | | 6.0 | μs |
| | | | Middle-speed mode | | | 12 | |
| | | | Low-speed mode | | | 24 | |
| | | | Default mode | | | 48 | |

Notes 1: When the A/D converter is used, the IADD is included to IDD.

2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

| |
|--|
| <p>Logic value of comparison voltage Vref</p> $V_{ref} = \frac{V_{DD}}{256} \times n$ <p>n = Value of register AD (n = 0 to 255)</p> |
|--|

3.1.5 Voltage drop detection circuit characteristics

Table 3.1.7 Voltage drop detection circuit characteristics


(Ta = -20 °C to 85 °C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit | |
|--------|---|--|-------------|------|------|------|----|
| | | | Min. | Typ. | Max. | | |
| VRST | Detection voltage (Note 1) | | 2.7 | | 4.2 | V | |
| | | Ta = 25 °C | 3.3 | 3.5 | 3.7 | | |
| IRST | Operation current of voltage drop detection circuit | RAM back-up mode (POF instruction execution) (Note 2) | VDD = 5.0 V | | 50 | 100 | μA |

Notes 1: The detected voltage (VRST) is defined as the voltage when reset occurs while the supply voltage (VDD) is falling.

2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (It stops in the RAM back-up with the POF2 instruction).

3.1.6 Basic timing diagram



3.2 Typical characteristics


The data described below are characteristic examples for the 4501 Group. Unless otherwise noted, the characteristics for Mask ROM version are shown here. The data shown here are just characteristic examples and are not guaranteed. For rated values, refer to "3.1 Electrical characteristics".

Standard characteristics are different between Mask ROM version and One Time PROM version, due to the difference in the manufacturing processes.


Even in the MCUs which have the same memory type, standard characteristics are different in each sample, too.

3.2.1 V_{DD}-I_{DD} characteristics


(1) V_{DD}-I_{DD} characteristics (T_a = 25 °C, f(X_{IN}) = 4 MHz, at ceramic resonance)




(2) V_{DD}-I_{DD} characteristics (T_a = 25 °C, f(X_{IN}) = 2 MHz, at ceramic resonance)




(3) V_{DD} - I_{DD} characteristics ($T_a = 25\text{ }^\circ\text{C}$, $f(X_{IN}) = 1\text{ MHz}$, at ceramic resonance)




(4) V_{DD} - I_{DD} characteristics ($T_a = 25\text{ }^\circ\text{C}$, $f(X_{IN}) = 400\text{ kHz}$, at ceramic resonance)




(5) R-I_{DD} characteristics (T_a = 25 °C, at RC oscillation, V_{DD} = 5 V, C = 33 pF)



(6) V_{DD}-I_{DD} characteristics (T_a = 25 °C, on-chip oscillator)




(7) V_{DD} - I_{DD} characteristics ($T_a = 25\text{ }^\circ\text{C}$, at RAM back-up)




3.2.2 Frequency characteristics


(1) On-chip oscillator frequency V_{DD} - $f(\text{RING})$ characteristics




(2) On-chip oscillator frequency T_a - $f(\text{RING})$ characteristics ($V_{DD} = 5.0\text{ V}$)



(3) RC oscillation frequency (R-f(X_{IN})) characteristics (V_{DD} = 5.0 V, Ta = 25 °C, C = 33pF)




(4) RC oscillation frequency (Ta-f(X_{IN})) characteristics (V_{DD} = 5.0 V, C = 33pF)




3.2.3 VOL–IOL characteristics (V_{DD} = 5 V)


(1) Ports P0, P1




(2) Ports P2, RESET pin



(3) Ports D0, D1




(4) Ports D2/C, D3/K




3.2.4 Input threshold (V_{IH} – V_{IL}) characteristics ($T_a = 25\text{ }^\circ\text{C}$)


(1) Ports P0–P2, D2, D3




(2) Ports D0, D1




(3) XIN pin




(4) Ports C, K




(5) $\overline{\text{RESET}}$ pin





(6) INT pin, CNTR pin




3.2.5 VDD-RPU characteristics (Ports P0-P2, D2/C, D3/K, RESET)




3.2.6 Analog input current characteristics pins VAIN-IAIN (VDD = 5 V, high-speed mode, Ta = 25 °C)**(1) $f(X_{IN}) = 4 \text{ MHz}$** **(2) $f(X_{IN}) = 2 \text{ MHz}$** 


(3) $f(X_{IN}) = 1 \text{ MHz}$



(4) $f(X_{IN}) = 400 \text{ kHz}$




3.2.7 A/D converter operation current ($V_{DD}-I_{DD}$) characteristics ($T_a = 25\text{ }^\circ\text{C}$)




3.2.8 Voltage drop detection circuit characteristics


(1) Detection voltage (Mask ROM version)



(2) Detection voltage (One Tim PROM version)



(3) Operation voltage ($V_{DD-IRST}$) characteristics $T_a = 25\text{ °C}$



3.2.9 A/D converter typical characteristics








Fig. 3.2.1 A/D conversion characteristics data

Figure 3.2.1 shows the A/D accuracy measurement data.

- (1) Non-linearity error This means a deviation from the ideal characteristics between V_0 to V_{1022} of actual A/D conversion characteristics. In Figure 3.2.1, it is $(④-①)/1\text{LSB}$.
- (2) Differential non-linearity error This means a deviation from the ideal characteristics between the input voltages V_0 to V_{1022} necessary to change the output data to "1." In Figure 3.2.1, this is $②/1\text{LSB}$.
- (3) Zero transition error This means a deviation from the ideal characteristics between the input voltages 0 to V_{DD} when the output data changes from "0" to "1." In Figure 3.2.1, this is the value of ①.
- (4) Full-scale transition error..... This means a deviation from the ideal characteristics between the input voltages 0 to V_{DD} when the output data changes from "1022" to "1023." In Figure 3.2.1, this is the value of ④.
- (5) Absolute accuracy This means a deviation from the ideal characteristics between 0 to V_{DD} of actual A/D conversion characteristics. In Figure 3.2.1, this is the value of ERROR in each of ①, ③ and ④.

For the A/D converter characteristics, refer to the section 3.1 Electrical characteristics.

(1) $V_{DD} = 5.12\text{ V}$, $X_{IN} = 4\text{ MHz}$ (high-speed mode), $T_a = 25\text{ }^\circ\text{C}$



3.3 List of precautions

3.3.1 Program counter

Make sure that the PC_H does not specify after the last page of the built-in ROM.

3.3.2 Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

3.3.3 Notes on I/O port

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the V_{SS} line and the V_{DD} line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNV_{SS} pin is also used as the V_{PP} pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNV_{SS}/V_{PP} pin to V_{SS} through an approximate 5 k Ω resistor which is connected to the CNV_{SS}/V_{PP} pin at the shortest distance.

(3) Note on multifunction

- The input/output of D₂, D₃, P1₂ and P1₃ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P1₂ can be used even when CNTR (output) is selected.
- The input/output of P2₀ and P2₁ can be used even when A_{IN0} and A_{IN1} are selected.

(4) Connection of unused pins

Table 3.3.1 shows the connections of unused pins.

(5) SD, RD instructions

When the **SD** and **RD** instructions are used, do not set "0100₂" or more to register Y.

(6) Analog input pins

When both analog input A_{IN0} and A_{IN1} and I/O port P2 function are used, note the following;

- Selection of analog input pins

Even when P2₀/A_{IN0} and P2₁/A_{IN1} are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."

Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P1₃/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

Table 3.3.1 Connections of unused pins

| Pin | Connection | Usage condition |
|--|-------------------------------------|--|
| X _{IN} | Connect to V _{SS} . | System operates by the on-chip oscillator. (Note 1) |
| X _{OUT} | Open. | System operates by the external clock. (The ceramic resonator is selected with the CMCK instruction.) |
| | | System operates by the RC oscillator. (The RC oscillation is selected with the CRCK instruction.) |
| | | System operates by the on-chip oscillator. (Note 1) |
| D ₀ , D ₁ | Open. (Output latch is set to "1.") | _____ |
| | Open. (Output latch is set to "0.") | _____ |
| | Connect to V _{SS} . | _____ |
| D ₂ /C D ₃ /K | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to V _{SS} . | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P0 ₀ –P0 ₃ | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to V _{SS} . | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P1 ₀ , P1 ₁ P1 ₂ /CNTR | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to V _{SS} . | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P1 ₃ /INT | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to V _{SS} . | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P2 ₀ /A _{IN0} P2 ₁ /A _{IN1} | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to V _{SS} . | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state.

Do not select the key-on wakeup function.

4: When selecting the key-on wakeup function, select also the pull-up function.

5: Clear the bit 3 (I1₃) of register I1 to "0" to disable to input to INT pin (after reset: I1₃ = "0")

(Note when connecting to V_{SS})

- Connect the unused pins to V_{SS} using the thickest wire at the shortest distance against noise.

3.3.4 Notes on interrupt

(1) Setting of INT interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZO** instruction to clear the EXF0 flag to “0” after executing at least one instruction.

Depending on the input state of P1₃/INT pin, the external interrupt request flag (EXF0) may be set to “1” when the interrupt valid waveform is changed.

(2) Setting of INT pin input control

Set a value to the bit 3 of register I1, and execute the **SNZO** instruction to clear the EXF0 flag to “0” after executing at least one instruction.

Depending on the input state of P1₃/INT pin, the external interrupt request flag (EXF0) may be set to “1” when the interrupt valid waveform is changed.

(3) Multiple interrupts

Multiple interrupts cannot be used in the 4501 Group.

(4) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to “0” (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P1₃/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to “0” (refer to Figure 3.3.1 ①) and then, change the bit 3 of register I1.

In addition, execute the **SNZO** instruction to clear the EXF0 flag to “0” after executing at least one instruction (refer to Figure 3.3.1 ②).

Also, set the **NOP** instruction for the case when a skip is performed with the **SNZO** instruction (refer to Figure 3.3.1 ③).

| | |
|------|---|
| | ⋮ |
| LA | 4 ; (XXX0 ₂) |
| TV1A | ; The SNZO instruction is valid ① |
| LA | 8 ; (1XXX ₂) |
| TI1A | ; Control of INT pin input is changed |
| NOP | ; ② |
| SNZO | ; The SNZO instruction is executed (EXF0 flag cleared) |
| NOP | ; ③ |
| | ⋮ |
| | X : these bits are not used here. |

Fig. 3.3.1 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to “0”, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P1₃ is not used (register K1₃ = “0”), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 3.3.2 ①).

| | |
|------|-----------------------------------|
| ⋮ | |
| LA | 0 ; (00XX ₂) |
| TI1A | ; Input of INT disabled ① |
| DI | |
| EPOF | |
| POF | ; RAM back-up |
| ⋮ | |
| | X : these bits are not used here. |

Fig. 3.3.2 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P1₃/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to “0” (refer to Figure 3.3.3 ①) and then, change the bit 2 of register I1.

In addition, execute the **SNZ0** instruction to clear the EXF0 flag to “0” after executing at least one instruction (refer to Figure 3.3.3 ②).

Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.3 ③).

| | |
|------|---|
| ⋮ | |
| LA | 4 ; (XXX0 ₂) |
| TV1A | ; The SNZ0 instruction is valid ① |
| LA | 12 ; (X1XX ₂) |
| TI1A | ; Interrupt valid waveform is changed |
| NOP | ② |
| SNZ0 | ; The SNZ0 instruction is executed (EXF0 flag cleared) |
| NOP | ③ |
| ⋮ | |
| | X : these bits are not used here. |

Fig. 3.3.3 External 0 interrupt program example-3

(6) Power down instruction

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

3.3.5 Notes on timer

(1) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

(2) Count source

Stop timer 1 or 2 counting to change its count source.

(3) Reading the count values

Stop timer 1 or 2 counting and then execute the **TAB1** or **TAB2** instruction to read its data.

(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the **T1AB** or **T2AB** instruction to write its data.

(5) Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 3.3.4 Timer count start timing and count time when operation starts (T1, T2)

(7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(8) Pulse width input to CNTR pin

Table 3.3.2 shows the recommended operating condition of pulse width input to CNTR pin.

Table 3.3.2 Recommended operating condition of pulse width input to CNTR pin

| Parameter | Condition | Rating value | | | Unit |
|--|-------------------|----------------|------|------|------|
| | | Min. | Typ. | Max. | |
| Timer external input period ("H" and "L" pulse width) | High-speed mode | $3/f(X_{IN})$ | | | s |
| | Middle-speed mode | $6/f(X_{IN})$ | | | |
| | Low-speed mode | $12/f(X_{IN})$ | | | |
| | Default mode | $24/f(X_{IN})$ | | | |

3.3.6 Notes on A/D conversion

(1) Note when the A/D conversion starts again

When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 3.3.5 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.6 In addition, test the application products sufficiently.




Fig. 3.3.5 Analog input external circuit example-1




Fig. 3.3.6 Analog input external circuit example-2

(3) Notes for the use of A/D conversion 2

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode with bit 3 of register Q1 (refer to Figure 3.3.7①).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag.

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with bit 3 of register Q1 during operating the A/D converter.




Fig. 3.3.7 A/D converter operating mode program example

(4) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as P2 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 3.3.3 shows the recommended operating conditions when using A/D converter.

Table 3.3.3 Recommended operating conditions (when using A/D converter)

| Parameter | Condition | Limits | | | Unit |
|---|---|----------------------|------|------|------|
| | | Min. | Typ. | Max. | |
| System clock frequency (at ceramic resonance or RC oscillation) (Note 2) | VDD = VRST to 5.5 V (high-speed mode) | 0.1 | | 4.4 | MHz |
| | VDD = VRST to 5.5 V (middle-speed mode) | 0.1 | | 2.2 | |
| | VDD = VRST to 5.5 V (low-speed mode) | 0.1 | | 1.1 | |
| | VDD = VRST to 5.5 V (default mode) | 0.1 | | 0.5 | |
| System clock frequency (ceramic resonance selected, at external clock input) | VDD = VRST to 5.5 V (high-speed mode) | Duty 40 % to 60 % | | 3.2 | |
| | VDD = VRST to 5.5 V (middle-speed mode) | | 0.1 | 1.6 | |
| | VDD = VRST to 5.5 V (low-speed mode) | | 0.1 | 0.8 | |
| | VDD = VRST to 5.5 V (default mode) | | 0.1 | 0.4 | |

Notes 1: VRST: Detection voltage of voltage drop detection circuit.

2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.3.7 Notes on reset**(1) Register initial value**

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the $\overline{\text{RESET}}$ pin and V_{SS} at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

3.3.8 Notes on RAM back-up

(1) Key-on wakeup function

After setting ports (P0, P1, D₂/C, D₃/K, P2₀/A_{IN0} and P2₁/A_{IN1} specified with register K0–K2) which key-on wakeup function is valid to “H,” execute the **POF** or **POF2** instruction.

If one of ports which key-on wakeup function is valid is in the “L” level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up

After system returns from RAM back-up, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P1₃/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of port P1₃ is not used (register K1₃ = “0”), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) External clock

When the external signal clock is used as the source oscillation (f(X_{IN})), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

3.3.9 Notes on oscillation control

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(3) External clock

When the external signal clock is used as the source oscillation ($f(X_{IN})$), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

3.3.11 Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

● Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

(2) Wiring for $\overline{\text{RESET}}$ input pin

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ input pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ input pin and the V_{SS} pin with the shortest possible wiring.

● Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overline{\text{RESET}}$ pin is required. If noise having a shorter pulse width than this is input to the $\overline{\text{RESET}}$ input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the $\overline{\text{RESET}}$ input pin

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.4.3 Wiring for clock I/O pins

● Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

● Reason

The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 3.4.4 Wiring for CNVss pin

(5) Wiring to VPP pin of built-in PROM version

In the built-in PROM version of the 4501 Group, the CNVSS pin is also used as the built-in PROM power supply input pin VPP.

● **When the VPP pin is also used as the CNVSS pin**

Connect an approximately 5 kΩ resistor to the VPP pin the shortest possible in series and also to the VSS pin. When not connecting the resistor, make the length of wiring between the VPP pin and the VSS pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 kΩ resistor is used in the Mask ROM version, the microcomputer operates correctly.

● **Reason**

The VPP pin of the built-in PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

3.4.2 Connection of bypass capacitor across VSS line and VDD line

Connect an approximately 0.1 μF bypass capacitor across the VSS line and the VDD line as follows:

- Connect a bypass capacitor across the VSS pin and the VDD pin at equal length.
- Connect a bypass capacitor across the VSS pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for VSS line and VDD line.
- Connect the power source wiring via a bypass capacitor to the VSS pin and the VDD pin.




Fig. 3.4.6 Bypass capacitor across the VSS line and the VDD line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

● Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 3.4.7 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

● Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.8 Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

● Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.10 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$N+1 \geq$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.





Fig. 3.4.11 Watchdog timer by software

3.5 Package outline



**RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER
USER'S MANUAL
4501 Group**

**Publication Data : Rev.1.00 Nov 29, 2002
Rev.2.01 Feb 07, 2005**

**Published by : Sales Strategic Planning Div.
Renesas Technology Corp.**

4501 Group User's Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0192-0201