Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



The revision list can be viewed directly by clicking the title page. The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

H8S/2112 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2100 Series H8S/2112 R4F2112

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics

Rev.2.00 2009.09

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions may occur due to the false recognition of the pin state as an input signal. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.



How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the H8S/2112 Group. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

Document Type	Contents	Document Title	Document No.
Data Sheet	Overview of hardware and electrical characteristics	_	_
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	H8S/2112 Group Hardware Manual	This manual
Software Manual	Detailed descriptions of the CPU and instruction set	H8S/2600 Series H8S/2000 Series Software Manual	REJ09B0139
Application Note	Examples of applications and sample programs	The latest versions are ava web site.	ilable from our
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	-	


2. Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

(1)	Overall notation In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name"."register name"."bit name" or "register name"."bit name".
(2)	Register notation The style "register name"_"instance number" is used in cases where there is more than one instance of the same function or similar functions. [Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.
(3)	Number notation Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary), hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn. [Examples] Binary: B'11 or 11 Hexadecimal: H'EFA0 or 0xEFA0 Decimal: 1234
(4)	Notation for active-low An overbar on the name indicates that a signal or pin is active-low. [Example] WDTOVF
	(4) (2)
	14.2.2 Compare Match Control/Status Register_0, _1 (CMCSR_0, CMCSR_1)
L	CMCSR indicates compare match generation, enables or disables interrupts, and selects the counter out clock. Generation of a WDTOVF gignal or interrupt initializes the TCNT value to 0.
	14.3 Орстини
	14.3.1 Interval Count Operation
	When an internal clock is selected with the CKS1 and CKS0 bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and the compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CKS1 and CKS0 bits are set to B'01 at this time, a f/4 clock is selected.
	Rev. 0.50, 10/04, page 416 of 914
I	l (3) Note: The bit names and sentences in the above figure are examples and have nothing to do with the contents of this manual.

3. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.





4. Description of Abbreviations

The abbreviations used in this manual are listed below.

• Abbreviations specific to this product

Abbreviation	Description
BSC	Bus controller
CPG	Clock pulse generator
INT	Interrupt controller
SCI	Serial communication interface
TMR	8-bit timer
TPU	16-bit timer pulse unit
WDT	Watchdog timer

• Abbreviations other than those listed above

Abbreviation	Description
ACIA	Asynchronous communication interface adapter
bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
DMAC	Direct memory access controller
GSM	Global System for Mobile Communications
Hi-Z	High impedance
IEBus	Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corporation.)
I/O	Input/output
IrDA	Infrared Data Association
LSB	Least significant bit
MSB	Most significant bit
NC	No connection
PLL	Phase-locked loop
PWM	Pulse width modulation
SFR	Special function register
SIM	Subscriber Identity Module
UART	Universal asynchronous receiver/transmitter
VCO	Voltage-controlled oscillator


Main Revisions for This Edition


Item	Page	Revisio	n (See I	Manual for Deta	ails)
2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU	29	Table ar	mended		
		I	nstruct	ion	Mnemonic
		Ν	MULXU		MULXU.B Rs, Rd
					MULXU.W Rs, ERd
		Ν	MULXS		MULXS.B Rs, Rd
		_			MULXS.W Rs, ERd
2.6.1 Table of Instructions Classified by	49	Table ar			
Function		Instruction BXOR	Size*1 B	Function C ⊕ (<bit-no.> of <eac< td=""><td>(<)</td></eac<></bit-no.>	(<)
Table 2.7 Bit	Віх		-		h a specified bit in a general register or memory
Manipulation Instructions (2)		BIXOR	В	register or memory ope	$[Ad>)] \rightarrow C$ th the inverse of a specified bit in a general erand and stores the result in the carry flag. iffed by 3-bit immediate data.
		BLD	В	(<bit-no.> of <ead>) – Transfers a specified b carry flag.</ead></bit-no.>	\rightarrow C it in a general register or memory operand to the
		BILD	В	operand to the carry fla	f a specified bit in a general register or memory
4.5 Power-on Reset	84	power-o reset. W reset is a power-o stabiliza the power and the generate Vpor, the power-o PORF b register	in intern n with tl /hen VC cancele n reset tion time er suppl VCC gc ed. Thei e power n reset it in RS that car	al reset generat the RES pin held C exceeds the I d after the elaps time). The powe e for the externa ly voltage falls d bes below the leven in when the VCC r-on reset is can- time. If a power- TSR is set to 1.	ted by the power-on reset. A I high generates the power-on evel of Vpor, the power-on se of the specified time (the er-on reset time is the al power supply and LSI. When lown with RES pin held high vel of Vpor, a power-on reset is crises to exceed the level of celed after the elapse of the -on reset is generated, the The PORF bit is a read-only hly by resetting the pin. Figure power-on reset.

Item	Page	Revision (See Manual for Details)	
4.5 Power-on Reset	85	Description amended	
		After the VCC is turned on with the $\overline{\text{RES}}$ pin held low, namely in the state of pin reset, if the $\overline{\text{RES}}$ pin is driven high in the state that the VCC stays higher than the level of Vpor, the power-on reset function is disabled and a reset exception handling starts before entering the power-on reset time. In this case, the PORF bit is cleared to 0. When the VCC is below the level of Vpor and the $\overline{\text{RES}}$ pin is driven high, the power-on reset is enabled. In this case, when the VCC reaches or exceeds the level of Vpor and stays at the level after the elapse of the power-on reset time, the power-on reset is canceled and a reset exception handling starts. At this time, the PORF bit is set to 1.	
8.2.4 Port 4	167	Description replaced	
(2) P46/PWMU4B		The pin function is switched according to the combination of the settings of the PWM4E bit in the PWMOUTCR register of PWMU_B, the CNTMD45A bit in PWMPCR, and the P46DDR bit, as shown below. PWM4OE in the table is represented by the following logical expression.	
		$PWM4OE = PWM4E \bullet \overline{CNTMD45A}.$	
		Table amended	
		P46DDR	
		PWM40E	
		Pin function	
(4) P44/TMO1/	168	Description replaced	
PWMU2B/TCMCYI2		The pin function is switched according to the combination of the settings of the OS3 to OS0 bits in the TCR register of TMR_1, the PWM2E bit in the PWMOUTCR register of PWMU_B, the CNTMD23A bit in PWMPCR, and the P44DDR bit, as shown below. PWM2OE in the table is represented by the following logical expression.	
		PWM2OE = PWM2E • CNTMD23A.	
		Table amended	
		OS3 to OS0	
		P44DDR	
		PWM2OE	

Item	Page	Revision (See Manu	al for Details)
8.2.11 Port B	178	Description replaced	
(6) PB2/RI/PWMU0B		the settings of the PV PWMU_B, the CNTM PB2DDR bit, as show	vitched according to the combination of VM0E bit in the PWMOUTCR register of ID01A bit in PWMMDCR, and the vn below. PWM0OE in the table is Illowing logical expression.
		PWM00E = PWM0E	• CNTMD01A.
		Table amended	
			PB2DDR
			PWM0OE
			Pin function
8.2.15 Port F	186	Description amended	1
(1) PF7/PWMU5A, PF5/PWMU3A		(n = 7, 5, m = 5, 3)	
(2) PF6/PWMU4A, PF4/PWMU2A		(2) added	
(6) PF0/IRQ8/PWMU0A	187	Description replaced	
		the settings of the PV	vitched according to the combination of VM0E bit in the PWMOUTCR register of ID01A bit in PWMMDCR, and the vn below.
		in the IER16 register pin can be used as th	ISSR16 is cleared to 0 and the IRQ8E bit of the interrupt controller is set to 1, this the IRQ8 input pin. PWM0OE in the table is ollowing logical expression.
		PWM0OE = PWM0E	• CNTMD01A.
		Table amended	
			PF0DDR
			PWM0OE
			Pin function
9.3.1 PWM Clock Control Register (PWMCKCR)	202	Title amended	<u></u> ;

Item	Page	Revision (See Manual for Details)
9.3.3 PWM Mode Control Register (PWMMDCR)	205	Title amended
9.4.2 Pulse Division Mode	219	Figure amended
Figure 9.8 Example of Additional Pulse Timing (Upper 4 Bits in PWMREG = B'1000)		No pulse added
Figure 9.9 Example of	220	Figure amended
WMU Setting		PWMREG setting example 1 conversion period Duty cycle H77F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 H77F Duty cycle H77F 1 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
10.3.3 Timer I/O Control Register (TIOR)	239	Table amended
Table 10.13 TIORL_0 (channel 0)		Bit 3 Bit 2 Bit 1 Bit 0 IOC3 IOC2 IOC1 IOC0
12.3 Register Descriptions	319	Table amended
Table 12.2 Register		Initial Channel Register Name Abbreviation R/W Value
Configuration		Channel Y Timer control/status register_Y TCSR_Y R/W H'00
14.3.9 Bit Rate Registe	r 380	Note added
(BRR)	f	Note: Make the settings so that the error does not exceed 1%.
Table 14.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	6	





Item	Page	Revision (See Manual for Details)
14.6.4 Serial Data Reception (Clocked Synchronous Mode)	406	Figure amended
Figure 14.19 Sample		All data received [5]
Serial Reception Flowchart		Yes
Flowchart		Clear RE bit in SCR to 0 [6]
		End reception
		[3] Error processing
		Overrun error processing
		Clear ORER flag in SSR to 0
		<end></end>
14.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)	408	Figure amended
Figure 14.20 Sample Flowchart of		Yes
Simultaneous Serial Transmission and		Clear TE and RE bits in SCR to 0 [6]
Reception		End transmission/reception
15.3.8 FIFO Control	438	Table amended
Register (FFCR)		Bit Bit Name Initial Value R/W Description
		2 XMITFRST 0 W Transmit FIFO Reset The transmit FIFO data is cleared when 1 is written. However, FTSR data is not cleared. This bit is automatically cleared.
		1 RCVRFRST 0 W Receive FIFO Reset
		The receive FIFO data is cleared when 1 is written. However, FRSR data is not cleared.
		This bit is automatically cleared.



Item	Page	Revision (See Manual for Details)
15.4.4 Data Transmission/Reception with Flow Control 15.6 Example of Initialization Flowchart	455	 Figure amended [5] Select parity with the EPS and PEN bits in FLCR, and set the stop bit with the STOP bit in FLCR. Then, set the data length with the CLS1 and CLS0 bits in FLCR. [6] Set the FIFOE bit in FFCR to 1 to enable the FIFO. Set the receive FIFO trigger level with the RCVRTRIG1 and RCVRTRIG0 bits in FFCR. Select the best trigger level to prevent an overflow of the receive FIFO.
Figure 15.10 Example of Data Reception Flowchart	459	Figure amended Receive data ready interrupt [1] Read FLSR [2] BI = 1, FE = 1, Yes PE = 1, or OE = 1 No Firror processing Read FLSR [3] Read FL
15.6.2 FLCR Access During Serial Transmission and Reception	464	Section 15.6.2 added
16.4.5 Slave Receive Operation Figure 16.15 Example of Slave Receive Mode Operation Timing (2) (MLS = 0)	508	Figure amended
		[a] per vovr=1

Item	Page	Revision (See Manual for Details)
18.3 Register Descriptions	530	Table amended
Table 18.2 Register		Initial Channel Register Name Abbreviation R/W Value
Configuration		Channel 0 Keyboard control register 1_0 KBCR1_0 R/W H'00
		Keyboard control register 2_0 KBCR2_0 R/W H'F0
		Channel 1 Keyboard control register 1_1 KBCR1_1 R/W H'00
		Keyboard control register 2_1 KBCR2_1 R/W H'F0
18.3.2 Keyboard Buffer Control Register 2 (KBCR2)	533	Table amended Initial Bit Bit Name Value R/W Description
		7 to 4 — All 1 R/W Reserved These bits are always read as 1. The initial value should not be changed.
18.3.6 Keyboard Buffer Transmit Data Register (KBTR)	538	Table amended Description Keyboard Buffer Transmit Data Register 7 to 0 Initialized to H'FF at reset.
18.4.1 Receive Operation Figure 18.3 Sample Receive Processing Flowchart	539	Figure amended KCLKI No and KDI bits both 1? Yes Set KBE bit Receive enabled state [3] Keyboard side in data transmission state. Execute receive abort processing.
18.4.8 Operation during Data ReceptionFigure 18.13 Receive Timing and KCLK18.5.4 Medium-Speed Mode	547	Figure amended KCLK for other PS2 Description amended In medium-speed mode, the PS2 operates with the medium-speed clock. For normal operation of the PS2, set the medium-speed clock to a frequency of 300 kHz or higher.

Item	Page	Revision (See Manual for Details)
19.1 Features	557	Figure amended
Figure 19.1 Block Diagram of LPC		IDR4 TWR0MW IDR3 TWR1 to IDR2 TWR15 IDR1
19.3 Register Descriptions	560	Table amended
Table 19.2 Register		Register Name Abbreviation Slave Host
Configuration		Bidirectional data register 0MW TWR0MW R W
		Bidirectional data register 0SW TWR0SW W R
19.3.1 Host Interface Control Registers 0 and1 (HICR0 and HICR1)HICR1	567	Table amended Bit Bit Name Initial R/W Description 0 LSCIB 0 R/W LSCI output Bit Controls LSCI output in combination with the LSCIE bit
19.3.2 Host Interface Control Registers 2 and 3 (HICR2 and HICR3)	568	Table amended Initial R/W Bit Bit Name Value Slave Host Description
• HICR2		3 IBFIE3 0 R/W IDR3 and TWR Receive Complete interrupt Enable Enables or disables IBFI3 interrupt to the slave (this LSI). 0: Input data register IDR3 and TWR receive complete interrupt requests disabled 1: [When TWRE = 0 in LADR3] Input data register (IDR3) receive complete interrupt requests enabled [When TWRE = 1 in LADR3] Input data register (IDR3) and TWR receive complete interrupt requests enabled



Description added					
e respective n for e status flags host has t he state of SW. valid. When t in TWR0 ave reads MW are ccording to 13 Address					
in I/O read cycle					
ne OBF4 bit					
R4					


ltem		Page	Revision (See Manual for Details)
22.1 Fea	atures 641	641	Description added
			 Two flash-memory MATs according to LSI initiation mode.
			The on-chip flash memory has two memory spaces in the same address space (hereafter referred to as memory MATs). The mode setting at initiation determines which memory MAT is initiated first.
	The MAT can be switched by using the method after initiation.	The MAT can be switched by using the bank-switching method after initiation.	
			 The user memory MAT is initiated at a power-on reset in user mode: 96K bytes
			 The user boot memory MAT is initiated at a power-on reset in user boot mode: 8K bytes
			 Programming/erasing interface by the download of on-chip program
			Description amended
			Three on-board programming modes
			Description added
			User program mode: Using a desired interface, the user MAT can be programmed/erased.
			User boot mode: The User boot program of The optional interface can be made and The User MAT can be programmed.



Item	Page	Revision (See Manual for Details)
22.2 Mode Transition	644	Notes replaced
Diagram Table 22.1 Differences		Notes: 1. All-erasure is performed. After that, the specified block can be erased.
between Boot Mode, User Program Mode, and Programmer Mode		2. First, the reset vector is fetched from the embedded program storage MAT. After the flash memory related registers are checked, the reset vector is fetched from the user boot MAT.
	-	Description added
		 The user boot MAT can be programmed or erased only in boot mode and programmer mode.
		 In boot mode, the user MAT and user boot MAT are totally erased. Then, the user MAT or user boot MAT can be programmed by means of commands. Note that the contents of the MAT cannot be read until this state.
		Boot mode can be used for programming only the boot MAT and then programming the user MAT in user boot mode. Another way is to program only the user MAT since user boot mode is not used.
		 In user boot mode, boot operation of the optional interface can be performed with mode pin settings different from those in user program mode.
22.5	647	Description amended
Programming/Erasing Interface		The procedure program for user program mode/user boot mode is made by the user. Figure 22.5 shows the procedure for creating the procedure program. For details, see section 22.8.2, User Program Mode, section 22.8.3, User Boot Mode.



Item	Page	Revis	sion (S	See Mar	nual for I	Details)		
22.7.1 Programming/ Erasing Interface	656	Table	e amer	ded					1
Registers (5) Flash MAT Select			E	Bit	Bit Nar	Init ne Va		R/W	1 1 1
Register (FMATS)			7	,	MS7	0/1	*1	R/W*2	1
			6	5	MS6	0		R/W*2	1 1 1
			5	;	MS5	0/1	*1	R/W^{*^2}	
			4	ļ	MS4	0		R/W* ²	
			3	}	MS3	0/1	*1	R/W^{*^2}	
			2	2	MS2	0		R/W^{*^2}	1
			1		MS1	0/1	*1	R/W*2	1 1 1
			C)	MS0	0		R/W^{*^2}	1 1 1
			_						1
		Notes	s amer	nded					
		Notes	s: 1. T	The valu	ie is 1 in	user bo	oot moo	le and 0 ot	herwise.
			2. V	Vhen sta	arting up	in user	mode,	the initial v	value
					-			ing up in a	
								can be set t v writing the	
	_			s possib		•	,	0	
(6) Flash Transfer	657	Table	e amer	ded					
Destination Address Register (FTDAR)			Dit Norm	Initial	D.044 D				
riegister (FTDATt)		Bit 6	TDA6	e Value 0		Description Transfer Des		Idress	
		5	TDA5	0	R/W S	Specifies the	on-chip R	AM start address	
		4	TDA4	0				value between H be specified as th	
		3 2	TDA3 TDA2	0 0	R/W o	f the on-chi	p RAM. H'F	FD080 to H'FFE	07F is set as a
		1	TDA1	0		torage area 1'00:		I programs in RA 0 is specified as t	
		0	TDA0	0	R/W H	ł'01:	address.	0 is specified as t	
							address.		
					н	1'02 to H'7F	(Specifyir the TDEF	rohibited ng a value from H } bit to 1 and stop ip program.)	



Item	Page	Revision (See Manua	I for Details)			
22.8.4 Storable Areas	685, 686	Description amended					
for On-Chip Program and Program Data		 In an operating mod not accessible, such procedure programs RAM before program determined). 	n as single-cl s should b	nip mode e transfe	e, the req rred to th	uired ne on-chip	
		• The flash memory is not accessible during programming/erasing. Programming/erasing is executed by the program downloaded to the on-chip RAM. Therefore, the procedure program that initiates operation should be stored in the on-chip RAM other than the flash memory.					
		 Switching of the MATs by FMATS should be required whe programming/erasing of the user MAT is operated in user boot mode. The program that switches the MATs should be executed from the on-chip RAM. (For details, see section 22.10, Switching between User MAT and User Boot MAT. Make sure you know which MAT is currently selected whe switching them. 					
		 When the program of memory area, an er is normal program d 	ror will occur				
Table 22.9 Executable	686	Table amended					
Memory MAT		c	Operating Mode				
		Processing Contents	Jser Program Mod	e U	lser Boot Mo	de*	
			See table 22.10.	S	ee table 22.1	2.	
		Erasing S	See table 22.11.	S	ee table 22.1	3.	
		Note added					
		Note: * Programming	/Erasing is p	ossible t	o the Us	er Mat.	
Table 22.10 Usable Area for Programming in	687	Table amended	Storable/Exe	cutable Area	Sele	ected MAT	
User Program Mode		Item Operation for initialization error	On-Chip RAM	User MAT O	User MAT O	Embedded Program Storage MAT	
		Operation for disabling interrupts	0	0	0		

Item	Page	Revision (See Manual	for Details))		
22.8.4 Storable Areas for On-Chip Program and Program Data	688	Table amended	Storable/Exec	cutable Area	Sele	cted MAT
Table 22.11 Usable Area for Erasure in User Program Mode		Item Operation for initialization error Operation for disabling interrupts	On-Chip RAM	User MAT O	User MAT O	Embedded Program Storage MAT
Table 22.12 Usable Area for Programming in User Boot Mode	689	Table amended				
Table 22.13 Usable Area for Erasure in User Boot Mode	690	Table amended				
22.12 Standard Serial Communication Interface Specifications for Boot Mode 2. Inquiry/selection	695	Description amended The program transfers the on-chip RAM and er MATs before the transiti	ases the us	-		
state 3. Programming/ erasing state Figure 22.18 Boot Program States	696	Figure amended	tions for erasir and user boot		ſs	
(3) Inquiry andSelection States(f) Operating ClockFrequency Inquiry	704	 Description amended Minimum value of ope The minimum value of Maximum value (two divided clock frequentiation) 	of the divi	ded clock	c frequer	ncy.
(8) Programming/ Erasing State(c) 128-ByteProgramming	717	H'2A: Addre	ksum Error ess error ddress is no	ot within t	he speci	fied MAT

Item	Page	Revision	(See Manual fo	r Detail	s)				
22.12 Standard Serial Communication Interface	720	Description added							
Specifications for Boot			one byte)						
Mode		H'00:	User boot MAT						
(8) Programming/ Erasing State									
(f) Memory Read									
(g) User Boot MAT Sum Check	721	Description added							
(i) User Boot MAT Blank Check	722	Descriptio	n added						
25.3 Register States in	786	Table ame	ended						
Each Operating Mode		Register							
			Abbrevi	iation	Reset				
			RSTSR		Initializ	ed*			
	797	Note adde	ed						
		Note: *	The PORF bit in	NRSTSF	R is onl	y initializ	zed by	/ a pin	
			reset.						
26.2 DC Characteristics	832	Table ame	ended						
Table 26.2 DC		Item			Symbol	Min.	Тур.	Max.	
Characteristics (1)		Input high voltage	RES, NMI, MD2, MD and ETRST	01, (2)	V _{IH}	$V_{cc} imes 0.9$	—	V _{cc} + 0.3	
			EXTAL					$V_{cc} + 0.3$	
			Port 7			$AV_{cc} \times 0.7$		$AV_{cc} + 0.3$	
26.3.1 Clock Timing	841	Figure am	nended						
Figure 26.6 Oscillation Stabilization Timing (Returning from Software Standby Mode)			(i W (i	Ni = 0 to 15 /UEi = 0 to 15 S2AC to P)				

Item	Page	Revision (See Manual for Details)					
26.6 Power-on Reset Characteristics	855	Table amended					
Table 26.14 Electrical	Item			Min.	Тур.	Max.	
Characteristics of the		Power-on reset detect voltage	V_{por}	2.65	2.80	2.95	
Power-on Reset Circuit		Power-on reset time	T _{por}	20		60	
C. Package	859	Description added					
Dimensions	mensions The package dimension that is sh Semiconductor Package Data Bo						



All trademarks and registered trademarks are the property of their respective owners.



Contents

Secti	on 1 O	verview	1
1.1	Feature	S	1
	1.1.1	Applications	1
	1.1.2	Overview of Functions	2
1.2	List of	Products	7
1.3	Block I	Diagram	8
1.4	Pin Des	scriptions	9
	1.4.1	Pin Assignments	9
	1.4.2	Pin Assignment in Each Operating Mode	. 12
	1.4.3	Pin Functions	. 19
Secti	on 2 C	PU	29
2.1		s	
2.1	2.1.1	Differences between H8S/2600 CPU and H8S/2000 CPU	
2.2	CPU O	perating Modes	. 31
2.3		s Space	
2.4		rs	
	2.4.1	General Registers	. 35
	2.4.2	Program Counter (PC)	. 36
	2.4.3	Extended Control Register (EXR)	. 36
	2.4.4	Condition-Code Register (CCR)	. 37
	2.4.5	Initial Values of CPU Registers	. 38
2.5	Data Fo	ormats	. 39
	2.5.1	General Register Data Formats	. 39
	2.5.2	Memory Data Formats	. 41
2.6	Instruct	ion Set	. 42
	2.6.1	Table of Instructions Classified by Function	. 43
	2.6.2	Basic Instruction Formats	. 53
2.7	Addres	sing Modes and Effective Address Calculation	. 54
	2.7.1	Register Direct—Rn	. 54
	2.7.2	Register Indirect—@ERn	. 54
	2.7.3	Register Indirect with Displacement-@(d:16, ERn) or @(d:32, ERn)	. 55
	2.7.4	Register Indirect with Post-Increment or Pre-Decrement-@ERn+ or @-ERn	. 55
	2.7.5	Absolute Address-@aa:8, @aa:16, @aa:24, or @aa:32	
	2.7.6	Immediate—#xx:8, #xx:16, or #xx:32	
	2.7.7	Program-Counter Relative—@(d:8, PC) or @(d:16, PC)	. 56

	2.7.8	Memory Indirect—@@aa:8	57
	2.7.9	Effective Address Calculation	58
2.8	Process	ing States	60
2.9	Usage	Note	62
	2.9.1	TAS Instruction	62
	2.9.2	STM/LDM Instruction	62
	2.9.3	Notes on Using the Bit Operation Instruction	62
	2.9.4	EEPMOV Instruction	63
Secti	on $3 N$	ICU Operating Modes	65
3.1		ng Mode Selection	
3.2	-	r Descriptions	
5.2	3.2.1	Mode Control Register (MDCR)	
	3.2.1	System Control Register (MDCR)	
	3.2.2	Serial/Timer Control Register (STCR)	
	3.2.3	System Control Register 3 (SYSCR3)	
	3.2.4	Port Control Register 2 (PTCNT2)	
3.3		ng Mode Descriptions	
5.5	3.3.1	Mode 2	
3.4		s Map	
5.4	7 Iuures	5 1 /1 <i>ap</i>	
Secti	on 4 R	esets	.75
Secti 4.1		esets of Resets	
	Types of		75
4.1	Types of Input/C	of Resets	75 76
4.1 4.2	Types of Input/C	of Resets Dutput Pin	75 76 77
4.1 4.2	Types o Input/C Registe	of Resets Output Pin r Descriptions	75 76 77 77
4.1 4.2	Types o Input/C Registe 4.3.1	of Resets Dutput Pin r Descriptions Reset Status Register (RSTSR)	75 76 77 77 78
4.1 4.2	Types of Input/C Register 4.3.1 4.3.2 4.3.3	of Resets Dutput Pin r Descriptions Reset Status Register (RSTSR) System Control Register (SYSCR)	75 76 77 77 78 80
4.1 4.2 4.3	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res	of Resets Output Pin r Descriptions Reset Status Register (RSTSR) System Control Register (SYSCR) Timer Control/Status Register (TCSR)	75 76 77 77 78 80 83
4.14.24.34.4	Types of Input/O Register 4.3.1 4.3.2 4.3.3 Pin Res Power-	of Resets Dutput Pin r Descriptions Reset Status Register (RSTSR) System Control Register (SYSCR) Timer Control/Status Register (TCSR) set	75 76 77 77 78 80 83 84
 4.1 4.2 4.3 4.4 4.5 	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcho	of Resets Dutput Pin r Descriptions Reset Status Register (RSTSR) System Control Register (SYSCR) Timer Control/Status Register (TCSR) set on Reset	75 76 77 77 78 80 83 84 85
 4.1 4.2 4.3 4.4 4.5 4.6 4.7 	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcher Determ	of Resets Dutput Pin r Descriptions Reset Status Register (RSTSR) System Control Register (SYSCR) Timer Control/Status Register (TCSR) Set on Reset log Timer Reset ination of Reset Generation Source	75 76 77 77 78 80 83 83 84 85 85
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Secti	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcho Determ	of Resets Dutput Pin r Descriptions Reset Status Register (RSTSR) System Control Register (SYSCR) Timer Control/Status Register (TCSR) set log Timer Reset ination of Reset Generation Source xception Handling	75 76 77 77 78 80 83 83 84 85 85 87
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Secti 5.1	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcher Determ	of Resets Dutput Pin	75 76 77 77 78 80 83 84 85 85 85
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Secti 5.1 5.2	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcho Determ on 5 E Except Except	of Resets Dutput Pin	75 76 77 77 78 80 83 84 85 85 85 87 87 88
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Secti 5.1	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcho Determ con 5 E Except Except Reset	of Resets	75 76 77 77 78 80 83 83 84 85 85 85 87 88 91
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Secti 5.1 5.2	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcho Determ con 5 E Except Except Reset 5.3.1	of Resets	75 76 77 77 78 80 83 84 85 85 85 87 88 91 91
4.1 4.2 4.3 4.4 4.5 4.6 4.7 Secti 5.1 5.2	Types of Input/C Register 4.3.1 4.3.2 4.3.3 Pin Res Power- Watcho Determ con 5 E Except Except Reset	of Resets	75 76 77 77 78 80 83 84 85 85 85 87 88 91 91 92

5.4	Interrupt Exception Handling						
5.5	Trap Instruction Exception Handling						
5.6	Stack Status after Exception Handling						
5.7	Usage 1	Note	95				
а . [.]	(]		07				
		nterrupt Controller					
6.1		28					
6.2	-	Dutput Pins					
6.3	U	er Descriptions					
	6.3.1	Interrupt Control Registers A to D (ICRA to ICRD)					
	6.3.2	Address Break Control Register (ABRKCR)					
	6.3.3	Break Address Registers A to C (BARA to BARC)					
	6.3.4	IRQ Sense Control Registers (ISCR16H, ISCR16L, ISCRH, ISCRL)					
	6.3.5	IRQ Enable Registers (IER16, IER)					
	6.3.6	IRQ Status Registers (ISR16, ISR)	109				
	6.3.7	IRQ Sense Port Select Registers (ISSR16) IRQ Sense Port Select Registers					
		(ISSR)	111				
	6.3.8	Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMRB)					
		Wake-up Event Interrupt Mask Registers (WUEMRA, WUEMRB)					
	6.3.9	Wake-Up Sense Control Register (WUESCRA, WUESCRB) Wake-Up Input					
		Interrupt Status Register (WUESRA, WUESRB) Wake-Up Enable Register					
		(WUEER)					
6.4	Interrup	pt Sources					
	6.4.1	External Interrupt Sources	119				
	6.4.2	Internal Interrupt Sources	122				
6.5	Interrup	pt Exception Handling Vector Tables	123				
6.6	Interrup	pt Control Modes and Interrupt Operation	131				
	6.6.1	Interrupt Control Mode 0	133				
	6.6.2	Interrupt Control Mode 1	135				
	6.6.3	Interrupt Exception Handling Sequence	138				
	6.6.4	Interrupt Response Times	139				
6.7	Addres	s Breaks	140				
	6.7.1	Features	140				
	6.7.2	Block Diagram	140				
	6.7.3	Operation	141				
	6.7.4	Usage Notes	141				
6.8	Usage 1	Notes	143				
	6.8.1	Conflict between Interrupt Generation and Disabling					
	6.8.2	Instructions for Disabling Interrupts	144				
	6.8.3	Interrupts during Execution of EEPMOV Instruction					



	6.8.4	Vector Address Switching	144
	6.8.5	External Interrupt Pin in Software Standby Mode and Watch Mode	145
	6.8.6	Noise Canceller Switching	145
	6.8.7	IRQ Status Register (ISR)	145
Sect	ion 7 B	us Controller (BSC)	147
7.1		r Descriptions	
,.1	7.1.1	Bus Control Register (BCR)	
	7.1.2	Wait State Control Register (WSCR)	
Sect	ion 8 I/	O Ports	140
8.1		r Descriptions	
0.1	8.1.1	Data Direction Register (PnDDR) (n = 1 to 6, 8, 9, A to D, and F to H)	
	8.1.2	Data Register (PnDR) ($n = 1$ to 6, 8, and 9)	
	8.1.3	Input Data Register (PnPIN) ($n = 1$ to 9, and 7).	
	8.1.4	Pull-Up MOS Control Register (PnPCR) (n = 1 to 3, 6, 9, B to D, F, and H)	
	8.1.5	Output Data Register (PnODR) ($n = A$ to D and F to H)	
	8.1.6	Noise Canceller Enable Register (PnNCE) $(n = 4, 6, C, and G)$	
	8.1.7	Noise Canceller Decision Control Register (PnNCMC) ($n = 4, 6, C, and G$)	
	8.1.8	Noise Cancel Cycle Setting Register (PnNCCS) (n = 4, 6, C, and G)	
	8.1.9	Port Nch-OD Control Register (PnNOCR) (n = C, D, F, G, and H)	
	8.1.10	MOS State of Output Buffer	
8.2	Pin Fur	ictions	
	8.2.1	Port 1	165
	8.2.2	Port 2	165
	8.2.3	Port 3	166
	8.2.4	Port 4	167
	8.2.5	Port 5	170
	8.2.6	Port 6	171
	8.2.7	Port 7	172
	8.2.8	Port 8	172
	8.2.9	Port 9	175
	8.2.10	Port A	176
	8.2.11	Port B	177
	8.2.12	Port C	180
	8.2.13	Port D	184
	8.2.14	Port E	185
	8.2.15	Port F	186
	8.2.16	Port G	188
	8.2.17	Port H	192



8.3	Change of Peripheral Function Pins		193
	8.3.1	Port Control Register 0 (PTCNT0)	193
	8.3.2	Port Control Register 1 (PTCNT1)	194
	8.3.3	Port Control Register 2 (PTCNT2)	195
Secti	on 9 8-	Bit PWM Timer (PWMU)	197
9.1	Feature	S	197
9.2	Input/Output Pins		
9.3	Register Descriptions		
	9.3.1	PWM Clock Control Register (PWMCKCR)	202
	9.3.2	PWM Output Control Register (PWMOUTCR)	202
	9.3.3	PWM Mode Control Register (PWMMDCR)	205
	9.3.4	PWM Phase Control Register (PWMPCR)	
	9.3.5	PWM Prescaler Latch Register (PRELAT)	207
	9.3.6	PWM Duty Setting Latch Register (REGLAT)	208
	9.3.7	PWM Prescaler Registers 0 to 5 (PWMPRE0 to PWMPRE5)	
	9.3.8	PWM Duty Setting Registers 0 to 5 (PWMREG0 to PWMREG5)	
9.4	Operati	on	
	9.4.1	Single-Pulse Mode (8 Bits, 12 Bits, and 16 Bits)	
	9.4.2	Pulse Division Mode	
9.5	Usage Note		221
	9.5.1	Setting Module Stop Mode	221
	9.5.2	Note on Using 16-Bit/12-Bit Single-Pulse PWM Timer	221
Secti	on 10	16-Bit Timer Pulse Unit (TPU)	223
10.1	Feature	S	223
10.2	Input/C	Output Pins	
10.3	Register Descriptions		228
	10.3.1	Timer Control Register (TCR)	229
	10.3.2	Timer Mode Register (TMDR)	
	10.3.3	Timer I/O Control Register (TIOR)	
	10.3.4	Timer Interrupt Enable Register (TIER)	
	10.3.5	Timer Status Register (TSR)	
	10.3.6	Timer Counter (TCNT)	
	10.3.7	Timer General Register (TGR)	249
	10.3.8	Timer Start Register (TSTR)	
	10.3.9	Timer Synchro Register (TSYR)	250
10.4	Interfac	ce to Bus Master	251
	10.4.1	16-Bit Registers	
	10.4.2	8-Bit Registers	251

10.5	Operation		
	10.5.1	Basic Functions	
	10.5.2	Synchronous Operation	
	10.5.3	Buffer Operation	
	10.5.4	PWM Modes	
	10.5.5	Phase Counting Mode	
10.6	Interrupts		
	10.6.1	Interrupt Source and Priority	
	10.6.2	A/D Converter Activation	
10.7	Operation Timing		
	10.7.1	Input/Output Timing	
	10.7.2	Interrupt Signal Timing	
10.8	Usage	Notes	
	10.8.1	Input Clock Restrictions	
	10.8.2	Caution on Period Setting	
	10.8.3	Conflict between TCNT Write and Clear Operations	
	10.8.4	Conflict between TCNT Write and Increment Operations	
	10.8.5	Conflict between TGR Write and Compare Match	
	10.8.6	Conflict between Buffer Register Write and Compare Match	
	10.8.7	Conflict between TGR Read and Input Capture	
		Conflict between TGR Write and Input Capture	
	10.8.9	Conflict between Buffer Register Write and Input Capture	
) Conflict between Overflow/Underflow and Counter Clearing	
	10.8.11	Conflict between TCNT Write and Overflow/Underflow	
	10.8.12	2 Multiplexing of I/O Pins	
	10.8.13	3 Module Stop Mode Setting	
Secti	ion 11	16-Bit Cycle Measurement Timer (TCM)	
11.1		28	
11.2		Dutput Pins	
11.3	-	er Descriptions	
	e	TCM Timer Counter (TCMCNT)	
		TCM Cycle Upper Limit Register (TCMMLCM)	
	11.3.3	TCM Cycle Lower Limit Register (TCMMINCM)	
	11.3.4		
	11.3.5		
		TCM Status Register (TCMCSR)	
		TCM Control Register (TCMCR)	
		TCM Interrupt Enable Register (TCMIER)	
11.4		ion	

	11.4.1	Timer Mode	. 303	
	11.4.2	Cycle Measurement Mode	. 305	
11.5	•			
11.6	Usage Notes			
	11.6.1	Conflict between TCMCNT Write and Count-Up Operation	. 311	
		Conflict between TCMMLCM Write and Compare Match		
	11.6.3	Conflict between TCMICR Read and Input Capture	. 312	
	11.6.4	Conflict between Edge Detection in Cycle Measurement Mode and Writing to		
		TCMMLCM or TCMMINCM	. 312	
	11.6.5	Conflict between Edge Detection in Cycle Measurement Mode and Clearing of	•	
		TCMMDS Bit in TCMCR	. 313	
	11.6.6	Settings of TCMCKI and TCMMCI	. 313	
	11.6.7	Setting for Module Stop Mode	. 313	
Secti		8-Bit Timer (TMR)		
12.1		S		
12.2	-	Output Pins		
12.3	Register Descriptions			
	12.3.1	Timer Counter (TCNT)		
	12.3.2	ε		
	12.3.3	Time Constant Register B (TCORB)	. 321	
	12.3.4	e v ,		
	12.3.5	Timer Control/Status Register (TCSR)	. 326	
		Time Constant Register C (TCORC)		
		Input Capture Registers R and F (TICRR and TICRF)		
	12.3.8	Timer Connection Register I (TCONRI)	. 332	
	12.3.9	Timer Connection Register S (TCONRS)	. 332	
	12.3.10 Timer XY Control Register (TCRXY)		. 333	
12.4	Operati	on	. 334	
	12.4.1	Pulse Output	. 334	
12.5	Operati	on Timing	. 335	
	12.5.1	TCNT Count Timing	. 335	
	12.5.2	Timing of CMFA and CMFB Setting at Compare-Match	. 336	
	12.5.3	Timing of Timer Output at Compare-Match	. 336	
	12.5.4	e i		
		TCNT External Reset Timing		
		Timing of Overflow Flag (OVF) Setting		
12.6) and TMR_1 Cascaded Connection		
	12.6.1	16-Bit Count Mode	. 339	
	12.6.2	Compare-Match Count Mode	. 339	

12.7	TMR_	Y and TMR_X Cascaded Connection	
	12.7.1	16-Bit Count Mode	
	12.7.2	Compare-Match Count Mode	
	12.7.3	Input Capture Operation	
12.8	Interru	pt Sources	
12.9	Usage Notes		
	12.9.1	Conflict between TCNT Write and Counter Clear	
	12.9.2	Conflict between TCNT Write and Count-Up	
	12.9.3	Conflict between TCOR Write and Compare-Match	
	12.9.4	Conflict between Compare-Matches A and B	
	12.9.5	Switching of Internal Clocks and TCNT Operation	
	12.9.6	Mode Setting with Cascaded Connection	
	12.9.7	Module Stop Mode Setting	
Secti	on 13	Watchdog Timer (WDT)	
13.1	Feature	S	
13.2	Input/C	Output Pins	
13.3		er Descriptions	
		Timer Counter (TCNT)	
	13.3.2	Timer Control/Status Register (TCSR)	
13.4	Operat	ion	
	13.4.1	Watchdog Timer Mode	
	13.4.2	Interval Timer Mode	
13.5	Interru	pt Sources	
13.6	Usage	Notes	
	13.6.1	Notes on Register Access	359
	13.6.2	Conflict between Timer Counter (TCNT) Write and Increment	
	13.6.3	Changing Values of CKS2 to CKS0 Bits	
	13.6.4	Changing Value of PSS Bit	
	13.6.5	Switching between Watchdog Timer Mode and Interval Timer Mode	
Cast	on 14	Social Communication Interface (SCI)	261
		Serial Communication Interface (SCI)	
14.1		28	
14.2	Input/Output Pins		
14.3	e	er Descriptions	
		Receive Shift Register (RSR)	
		Receive Data Register (RDR)	
		Transmit Data Register (TDR)	
		Transmit Shift Register (TSR)	
	14.3.5	Serial Mode Register (SMR)	

	14.3.6	Serial Control Register (SCR)	370
		Serial Status Register (SSR)	
	14.3.8		
	14.3.9	Bit Rate Register (BRR)	378
14.4	Operati	ion in Asynchronous Mode	384
	14.4.1	Data Transfer Format	385
	14.4.2	Receive Data Sampling Timing and Reception Margin in Asynchronous	
		Mode	386
	14.4.3	Clock	387
	14.4.4	SCI Initialization (Asynchronous Mode)	388
	14.4.5	Serial Data Transmission (Asynchronous Mode)	389
	14.4.6	Serial Data Reception (Asynchronous Mode)	391
14.5	Multip	rocessor Communication Function	395
	14.5.1	Multiprocessor Serial Data Transmission	397
	14.5.2	Multiprocessor Serial Data Reception	398
14.6	Operati	ion in Clocked Synchronous Mode	401
	14.6.1	Clock	401
	14.6.2	SCI Initialization (Clocked Synchronous Mode)	402
	14.6.3	Serial Data Transmission (Clocked Synchronous Mode)	403
	14.6.4	Serial Data Reception (Clocked Synchronous Mode)	405
	14.6.5	Simultaneous Serial Data Transmission and Reception	
		(Clocked Synchronous Mode)	
14.7	Smart (Card Interface Description	
	14.7.1	Sample Connection	
		Data Format (Except in Block Transfer Mode)	
	14.7.3	Block Transfer Mode	
	14.7.4	Receive Data Sampling Timing and Reception Margin	412
	14.7.5		
	14.7.6		
	14.7.7		
		Clock Output Control	
14.8	-	pt Sources	
		Interrupts in Normal Serial Communication Interface Mode	
		Interrupts in Smart Card Interface Mode	
14.9	U	Notes	
		Module Stop Mode Setting	
		Break Detection and Processing	
	14.9.3	8	423
	14.9.4	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	423

14.9.6 SCI Operations during Mode Transitions 424 14.9.7 Notes on Switching from SCK Pins to Port Pins 427 14.9.8 Note on Writing to Registers in Transmission, Reception, and Simultaneous Transmission and Reception 428 Section 15 Serial Communication Interface with FIFO (SCIF) 429 15.1 Features 429 15.2 Input/Output Pins 431 15.3 Register Descriptions 432 15.3.1 Receive Shift Register (FRSR) 433 15.3.2 Receive Buffer Register (FRSR) 433 15.3.3 Transmitter Shift Register (FTRR) 434 15.3.4 Transmitter Holding Register (FTRR) 434 15.3.5 Divisor Latch H, L (FDLH, FDLL) 434 15.3.6 Interrupt Enable Register (FER) 438 15.3.7 Interrupt Register (FLCR) 438 15.3.9 Line Control Register (FLCR) 438 15.3.10 Modem Control Register (FLCR) 446 15.3.12 Modem Status Register (FLCR) 446 15.3.13 Scrator Register (FSCR) 446 15.3.14 SCIF Control Register (FC		14.9.5	Relation between Writing to TDR and TDRE Flag	
14.9.7 Notes on Switching from SCK Pins to Port Pins 427 14.9.8 Note on Writing to Registers in Transmission, Reception, and Simultaneous Transmission and Reception 428 Section 15 Serial Communication Interface with FIFO (SCIF) 429 15.1 Features 429 15.2 Input/Output Pins 431 15.3 Register Descriptions 432 15.3.1 Recive Shift Register (FRSR) 433 15.3.2 Receive Buffer Register (FTSR) 433 15.3.4 Transmitter Shift Register (FTR) 434 15.3.5 Divisor Latch H, L (FDLH, FDLL) 434 15.3.6 Interrupt Enable Register (FIR) 434 15.3.7 Interrupt Identification Register (FIR) 436 15.3.8 FIPO Control Register (FICR) 438 15.3.9 Line Control Register (FLCR) 438 15.3.10 Modem Control Register (FLCR) 446 15.3.12 Modem Status Register (FSCR) 447 15.3.12 Modem Status Register (FMSR) 446 15.4.3 Initialization of the SCIF 450 15.4.4 Data Transmission/Reception		14.9.6	SCI Operations during Mode Transitions	
14.9.8 Note on Writing to Registers in Transmission, Reception, and Simultaneous Transmission and Reception 428 Section 15 Serial Communication Interface with FIFO (SCIF) 429 15.1 Features 429 15.2 Input/Output Pins 431 15.3 Receive Buffer Register (FRSR) 433 15.3.1 Receive Buffer Register (FRSR) 433 15.3.2 Receive Buffer Register (FTSR) 434 15.3.4 Transmitter Shift Register (FTRR) 434 15.3.5 Divisor Latch H, L (FDLH, FDLL) 434 15.3.6 Interrupt Enable Register (FTRR) 434 15.3.7 Interrupt Identification Register (FIRR) 436 15.3.8 FIFO Control Register (FECR) 438 15.3.9 Line Control Register (FLCR) 436 15.3.10 Modem Control Register (FMCR) 440 15.3.12 Modem Status Register (FLSR) 442 15.3.12 Modem Status Register (FSCR) 447 15.3.13 Scratch Pad Register (FSCR) 444 15.3.14 SclF Control Register (FSCR) 446 15.4.1 Baud Rate 450		14.9.7		
Simultaneous Transmission and Reception 428 Section 15 Serial Communication Interface with FIFO (SCIF) 429 15.1 Features 429 15.2 Input/Output Pins 431 15.3 Register Descriptions 432 15.3.1 Receive Shift Register (FRSR) 433 15.3.2 Receive Buffer Register (FRSR) 433 15.3.3 Transmitter Shift Register (FTSR) 434 15.3.4 Transmitter Holding Register (FTRR) 434 15.3.5 Divisor Latch H, L (FDLH, FDLL) 434 15.3.6 Interrupt Enable Register (FIRR) 434 15.3.7 Interrupt Identification Register (FIRR) 436 15.3.8 FIFO Control Register (FECR) 438 15.3.9 Line Control Register (FECR) 438 15.3.10 Modem Control Register (FMCR) 440 15.3.11 Line Status Register (FMSR) 442 15.3.12 Modem Status Register (FMSR) 444 15.3.13 Scratch Pad Register (SCIPCR) 447 15.4.1 Baud Rate 450 15.4.2 Operation in Asynchronous Communication 451 15.4.3 Initialization of the SCIF 452 15.4.4 Data Transmission/Reception Through the LPC Interfa		14.9.8	-	
Section 15 Serial Communication Interface with FIFO (SCIF). 429 15.1 Features. 429 15.2 Input/Output Pins. 431 15.3 Register Descriptions. 433 15.3.1 Receive Shift Register (FRSR). 433 15.3.2 Receive Buffer Register (FRBR). 433 15.3.3 Transmitter Shift Register (FTSR). 434 15.3.4 Transmitter Holding Register (FTRR). 434 15.3.5 Divisor Latch H, L (FDLH, FDLL). 434 15.3.6 Interrupt Enable Register (FER). 435 15.3.7 Interrupt Identification Register (FIR). 436 15.3.8 FIFO Control Register (FECR). 438 15.3.9 Line Control Register (FLCR). 439 15.3.10 Modem Control Register (FLCR). 440 15.3.11 Line Status Register (FLSR). 440 15.3.12 Modem Status Register (FSCR). 447 15.3.13 Scratch Pad Register (FSCR). 448 15.4. Operation 450 15.4.1 Baud Rate 450 15.4.2 Operation in Asynchronous Communication 451 15.4.3 Initialization of the SCIF 452 15.4.4 Data Transmission/Reception Through the LPC Interface 461 15.5.1 Interrupt Sources				
15.1 Features 429 15.2 Input/Output Pins 431 15.3 Register Descriptions 432 15.3.1 Receive Buffer Register (FRSR) 433 15.3.2 Receive Buffer Register (FTSR) 433 15.3.3 Transmitter Shift Register (FTSR) 434 15.3.4 Transmitter Holding Register (FTR) 434 15.3.5 Divisor Latch H, L (FDLH, FDLL) 434 15.3.6 Interrupt Enable Register (FER) 435 15.3.7 Interrupt Identification Register (FIR) 436 15.3.8 FIFO Control Register (FFCR) 438 15.3.9 Line Control Register (FCR) 439 15.3.10 Modem Control Register (FMCR) 440 15.3.11 Line Status Register (FMSR) 446 15.3.12 Modem Status Register (FMSR) 446 15.3.13 Scratch Pad Register (SCIFCR) 447 15.3.4 SCIF Control Register (SCIFCR) 448 15.4 Operation 450 15.4.1 Baud Rate 450 15.4.2 Operation in Asynchronous Communication 451			-	
15.1 Features 429 15.2 Input/Output Pins 431 15.3 Register Descriptions 432 15.3.1 Receive Buffer Register (FRSR) 433 15.3.2 Receive Buffer Register (FTSR) 433 15.3.3 Transmitter Shift Register (FTSR) 434 15.3.4 Transmitter Holding Register (FTR) 434 15.3.5 Divisor Latch H, L (FDLH, FDLL) 434 15.3.6 Interrupt Enable Register (FER) 435 15.3.7 Interrupt Identification Register (FIR) 436 15.3.8 FIFO Control Register (FFCR) 438 15.3.9 Line Control Register (FCR) 439 15.3.10 Modem Control Register (FMCR) 440 15.3.11 Line Status Register (FMSR) 446 15.3.12 Modem Status Register (FMSR) 446 15.3.13 Scratch Pad Register (SCIFCR) 447 15.3.4 SCIF Control Register (SCIFCR) 448 15.4 Operation 450 15.4.1 Baud Rate 450 15.4.2 Operation in Asynchronous Communication 451	Secti	on 15 \$	Serial Communication Interface with FIFO (SCIF)	
15.3Register Descriptions43215.3.1Receive Shift Register (FRSR)43315.3.2Receive Buffer Register (FRBR)43315.3.3Transmitter Shift Register (FTSR)43415.3.4Transmitter Holding Register (FTRR)43415.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIER)43515.3.7Interrupt Identification Register (FIER)43615.3.8FIFO Control Register (FECR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FMSR)44615.3.12Modem Status Register (FSCR)44715.3.14SCIF Control Register (FSCR)44715.3.15Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception Through the LPC Interface46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.1Features46516.2Input/Output Pins46816.3Register Descriptions468				
15.3Register Descriptions43215.3.1Receive Shift Register (FRSR)43315.3.2Receive Buffer Register (FRBR)43315.3.3Transmitter Shift Register (FTSR)43415.3.4Transmitter Holding Register (FTRR)43415.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIER)43515.3.7Interrupt Identification Register (FIER)43615.3.8FIFO Control Register (FECR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FMSR)44615.3.12Modem Status Register (FSCR)44715.3.14SCIF Control Register (FSCR)44715.3.15Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception Through the LPC Interface46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.1Features46516.2Input/Output Pins46816.3Register Descriptions468	15.2	Input/C	Output Pins	
15.3.2Receive Buffer Register (FRBR)43315.3.3Transmitter Shift Register (FTSR)43415.3.4Transmitter Holding Register (FTRR)43415.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIRR)43515.3.7Interrupt Identification Register (FIR)43615.3.8FIFO Control Register (FECR)43915.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FLCR)44015.3.11Line Status Register (FLSR)44015.3.12Modem Status Register (FSCR)44615.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.5.5Interrupt Sources46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469	15.3	-	*	
15.3.2Receive Buffer Register (FRBR)43315.3.3Transmitter Shift Register (FTSR)43415.3.4Transmitter Holding Register (FTRR)43415.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIRR)43515.3.7Interrupt Identification Register (FIR)43615.3.8FIFO Control Register (FECR)43915.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FLCR)44015.3.11Line Status Register (FLSR)44015.3.12Modem Status Register (FSCR)44615.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.5.5Interrupt Sources46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469		-	•	
15.3.3Transmitter Shift Register (FTSR)43415.3.4Transmitter Holding Register (FTHR)43415.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIER)43515.3.7Interrupt Identification Register (FIR)43615.3.8FIFO Control Register (FCR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FSR)44215.3.12Modem Status Register (FSCR)44715.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIPCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.4.5Data Transmission/Reception Through the LPC Interface46115.6Ivage Note46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469				
15.3.4Transmitter Holding Register (FTHR)43415.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIER)43515.3.7Interrupt Identification Register (FIR)43615.3.8FIFO Control Register (FFCR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FLSR)44215.3.12Modem Status Register (FMSR)44615.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.4.5Data Transmission/Reception Through the LPC Interface46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions468				
15.3.5Divisor Latch H, L (FDLH, FDLL)43415.3.6Interrupt Enable Register (FIER)43515.3.7Interrupt Identification Register (FIR)43615.3.8FIFO Control Register (FFCR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FLSR)44215.3.12Modem Status Register (FMSR)44615.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.4.5Data Transmission/Reception Through the LPC Interface46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469				
15.3.6Interrupt Enable Register (FIER)43515.3.7Interrupt Identification Register (FIR)43615.3.8FIFO Control Register (FCR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FLSR)44215.3.12Modem Status Register (FSCR)44715.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.4.5Data Transmission/Reception Through the LPC Interface46415.6Interrupt Sources46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469		15.3.5		
15.3.7Interrupt Identification Register (FIIR).43615.3.8FIFO Control Register (FFCR)43815.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FLSR)44215.3.12Modem Status Register (FSCR)44615.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.5.5Interrupt Sources46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469				
15.3.8 FIFO Control Register (FFCR) 438 15.3.9 Line Control Register (FLCR) 439 15.3.10 Modem Control Register (FMCR) 440 15.3.11 Line Status Register (FLSR) 442 15.3.12 Modem Status Register (FMSR) 446 15.3.13 Scratch Pad Register (FSCR) 447 15.3.14 SCIF Control Register (SCIFCR) 448 15.4 Operation 450 15.4.1 Baud Rate 450 15.4.2 Operation in Asynchronous Communication 451 15.4.3 Initialization of the SCIF 452 15.4.4 Data Transmission/Reception with Flow Control 455 15.4.5 Data Transmission/Reception Through the LPC Interface 464 15.6 Usage Note 464 15.6.1 Power-Down Mode When LCLK Is Selected for SCLK 464 15.6.2 FLCR Access During Serial Transmission and Reception 465 16.1 Features 465 16.2 Input/Output Pins 468 16.3 Register Descriptions 469			· · · · · · · · · · · · · · · · · · ·	
15.3.9Line Control Register (FLCR)43915.3.10Modem Control Register (FMCR)44015.3.11Line Status Register (FLSR)44215.3.12Modem Status Register (FMSR)44615.3.13Scratch Pad Register (FSCR)44715.3.14SCIF Control Register (SCIFCR)44815.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.5Interrupt Sources46415.6Usage Note46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469				
15.3.10 Modem Control Register (FMCR)44015.3.11 Line Status Register (FLSR)44215.3.12 Modem Status Register (FMSR)44615.3.13 Scratch Pad Register (FSCR)44715.3.14 SCIF Control Register (SCIFCR)44815.4Operation45015.4.1 Baud Rate45015.4.2 Operation in Asynchronous Communication45115.4.3 Initialization of the SCIF45215.4.4 Data Transmission/Reception with Flow Control45515.5.5 Data Transmission/Reception Through the LPC Interface46415.6Usage Note46415.6.1 Power-Down Mode When LCLK Is Selected for SCLK46415.6.2 FLCR Access During Serial Transmission and Reception46516.1 Features46516.2 Input/Output Pins46816.3 Register Descriptions469				
15.3.11 Line Status Register (FLSR)44215.3.12 Modem Status Register (FMSR)44615.3.13 Scratch Pad Register (FSCR)44715.3.14 SCIF Control Register (SCIFCR)44815.4 Operation45015.4.1 Baud Rate45015.4.2 Operation in Asynchronous Communication45115.4.3 Initialization of the SCIF45215.4.4 Data Transmission/Reception with Flow Control45515.4.5 Data Transmission/Reception Through the LPC Interface46415.6 Usage Note46415.6.1 Power-Down Mode When LCLK Is Selected for SCLK46415.6.2 FLCR Access During Serial Transmission and Reception46516.1 Features46516.2 Input/Output Pins46816.3 Register Descriptions469				
15.3.12 Modem Status Register (FMSR).44615.3.13 Scratch Pad Register (FSCR).44715.3.14 SCIF Control Register (SCIFCR)44815.4 Operation45015.4.1 Baud Rate45015.4.2 Operation in Asynchronous Communication45115.4.3 Initialization of the SCIF45215.4.4 Data Transmission/Reception with Flow Control45515.4.5 Data Transmission/Reception Through the LPC Interface46115.6 Usage Note46415.6.1 Power-Down Mode When LCLK Is Selected for SCLK.46415.6.2 FLCR Access During Serial Transmission and Reception46516.1 Features46516.2 Input/Output Pins46816.3 Register Descriptions469				
15.3.13 Scratch Pad Register (FSCR)44715.3.14 SCIF Control Register (SCIFCR)44815.4 Operation45015.4.1 Baud Rate45015.4.2 Operation in Asynchronous Communication45115.4.3 Initialization of the SCIF45215.4.4 Data Transmission/Reception with Flow Control45515.4.5 Data Transmission/Reception Through the LPC Interface46115.6 Usage Note46415.6.1 Power-Down Mode When LCLK Is Selected for SCLK46415.6.2 FLCR Access During Serial Transmission and Reception46516.1 Features46516.2 Input/Output Pins46816.3 Register Descriptions469				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
15.4Operation45015.4.1Baud Rate45015.4.2Operation in Asynchronous Communication45115.4.3Initialization of the SCIF45215.4.4Data Transmission/Reception with Flow Control45515.4.5Data Transmission/Reception Through the LPC Interface46115.5Interrupt Sources46415.6Usage Note46415.6.1Power-Down Mode When LCLK Is Selected for SCLK46415.6.2FLCR Access During Serial Transmission and Reception46516.1Features46516.2Input/Output Pins46816.3Register Descriptions469			-	
15.4.1 Baud Rate 450 15.4.2 Operation in Asynchronous Communication 451 15.4.3 Initialization of the SCIF 452 15.4.4 Data Transmission/Reception with Flow Control 455 15.4.5 Data Transmission/Reception Through the LPC Interface 461 15.5 Interrupt Sources 464 15.6 Usage Note 464 15.6.1 Power-Down Mode When LCLK Is Selected for SCLK 464 15.6.2 FLCR Access During Serial Transmission and Reception 465 16.1 Features 465 16.2 Input/Output Pins 468 16.3 Register Descriptions 469	154		e ()	
15.4.2 Operation in Asynchronous Communication	15.1	-		
15.4.3 Initialization of the SCIF 452 15.4.4 Data Transmission/Reception with Flow Control 455 15.4.5 Data Transmission/Reception Through the LPC Interface 461 15.5 Interrupt Sources 464 15.6 Usage Note 464 15.6.1 Power-Down Mode When LCLK Is Selected for SCLK 464 15.6.2 FLCR Access During Serial Transmission and Reception 464 Section 16 I ² C Bus Interface (IIC) 465 16.1 Features 465 16.2 Input/Output Pins 468 16.3 Register Descriptions 469				
15.4.4 Data Transmission/Reception with Flow Control				
15.4.5 Data Transmission/Reception Through the LPC Interface 461 15.5 Interrupt Sources 464 15.6 Usage Note 464 15.6.1 Power-Down Mode When LCLK Is Selected for SCLK 464 15.6.2 FLCR Access During Serial Transmission and Reception 464 Section 16 I ² C Bus Interface (IIC) 465 16.1 Features 465 16.2 Input/Output Pins 468 16.3 Register Descriptions 469				
15.5 Interrupt Sources 464 15.6 Usage Note 464 15.6.1 Power-Down Mode When LCLK Is Selected for SCLK 464 15.6.2 FLCR Access During Serial Transmission and Reception 464 Section 16 I ² C Bus Interface (IIC) 465 16.1 Features 465 16.2 Input/Output Pins 468 16.3 Register Descriptions 469			•	
15.6 Usage Note	15 5		· ·	
15.6.1 Power-Down Mode When LCLK Is Selected for SCLK		-		
15.6.2 FLCR Access During Serial Transmission and Reception 464 Section 16 I ² C Bus Interface (IIC) 465 16.1 Features 465 16.2 Input/Output Pins 468 16.3 Register Descriptions 469	15.0	0		
Section 16 I ² C Bus Interface (IIC)				
16.1 Features		15.0.2	FLCK Access During Serial Transmission and Reception	
16.1 Features	Secti	on 161	² C Bus Interface (IIC)	465
16.2Input/Output Pins46816.3Register Descriptions469				
16.3 Register Descriptions				
		-	•	
	10.5			


	16.3.2	Slave Address Register (SAR)	
	16.3.3	Second Slave Address Register (SARX)	
	16.3.4	I ² C Bus Mode Register (ICMR)	474
	16.3.5	I ² C Bus Control Register (ICCR)	477
	16.3.6	I ² C Bus Status Register (ICSR)	
	16.3.7	I ² C Bus Control Initialization Register (ICRES)	
	16.3.8	I ² C Bus Extended Control Register (ICXR)	491
16.4	Operat	ion	495
	16.4.1	I ² C Bus Data Format	495
	16.4.2	Initialization	497
	16.4.3	Master Transmit Operation	497
	16.4.4	Master Receive Operation	502
	16.4.5	Slave Receive Operation	505
	16.4.6	Slave Transmit Operation	509
	16.4.7	IRIC Setting Timing and SCL Control	
	16.4.8	Noise Canceller	
	16.4.9	Initialization of Internal State	
16.5	Interru	pt Sources	
16.6	Usage	Notes	
	16.6.1	Module Stop Mode Setting	
a	17		501
		SMBus 2.0 Interface (SMBUS)	
17.1	Feature	28	
17.1 17.2	Feature Input/C	es Dutput Pins	
17.1	Feature Input/C Registe	es Dutput Pins er Descriptions	
17.1 17.2	Feature Input/C Registe 17.3.1	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX)	521 522 522 522 522
17.1 17.2	Feature Input/C Registe 17.3.1 17.3.2	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY)	521 522 522 522 522 522 523
17.1 17.2 17.3	Feature Input/C Registe 17.3.1 17.3.2 17.3.3	PEC Calculation Data Re-entry Register (PECX) PEC Calculation Data Re-entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ)	521 522 522 522 522 523 523
17.1 17.2	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat	Dutput Pins Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion	521 522 522 522 523 523 523 523 524
17.1 17.2 17.3	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) SMBus 2.0 Data Format	521 522 522 522 522 523 523 523 524 524
17.1 17.2 17.3	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module	521 522 522 522 523 523 523 524 524 524 524
17.1 17.2 17.3	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes	521 522 522 522 523 523 523 524 524 524 525 526
17.1 17.2 17.3	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module	521 522 522 522 523 523 523 524 524 524 525 526
17.1 17.2 17.3 17.4	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage 17.5.1	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes Module Stop Mode Setting	521 522 522 522 523 523 523 524 524 524 524 525 526 526
17.1 17.2 17.3 17.4 17.5 Secti	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage 17.5.1	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes Module Stop Mode Setting Keyboard Buffer Control Unit (PS2)	521 522 522 522 523 523 523 524 524 524 524 525 526 526 526 527
17.1 17.2 17.3 17.4 17.5 Secti 18.1	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage 17.5.1	es Dutput Pins er Descriptions PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes Module Stop Mode Setting Keyboard Buffer Control Unit (PS2)	521 522 522 522 523 523 523 524 524 524 524 525 526 526 526 527 527
17.1 17.2 17.3 17.4 17.5 Secti 18.1 18.2	Feature Input/C Register 17.3.1 17.3.2 17.3.3 Operate 17.4.1 17.4.2 Usage 17.5.1 ion 18 Feature Input/C	28 Dutput Pins PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes Module Stop Mode Setting Keyboard Buffer Control Unit (PS2) Dutput Pins	521 522 522 522 523 523 523 523 524 524 524 524 525 526 526 526 526 527 527 529
17.1 17.2 17.3 17.4 17.5 Secti 18.1	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage 17.5.1 ion 18 Feature Input/C Registe	28 Dutput Pins PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes Module Stop Mode Setting Keyboard Buffer Control Unit (PS2) Dutput Pins Pes Dutput Pins	521 522 522 522 523 523 523 523 524 524 524 524 525 526 526 526 526 527 527 527 529 530
17.1 17.2 17.3 17.4 17.5 Secti 18.1 18.2	Feature Input/C Registe 17.3.1 17.3.2 17.3.3 Operat 17.4.1 17.4.2 Usage 17.5.1 ion 18 Feature Input/C Registe 18.3.1	28 Dutput Pins PEC Calculation Data Entry Register (PECX) PEC Calculation Data Re-entry Register (PECY) PEC Calculation Result Output Register (PECZ) ion SMBus 2.0 Data Format Usage of PEC Calculation Module Notes Module Stop Mode Setting Keyboard Buffer Control Unit (PS2) Dutput Pins	521 522 522 522 523 523 523 524 524 524 524 524 525 526 526 526 526 527 527 527 527 529 530 531

	18.3.3	Keyboard Control Register H (KBCRH)	534
	18.3.4	Keyboard Control Register L (KBCRL)	536
	18.3.5	Keyboard Data Buffer Register (KBBR)	538
	18.3.6	Keyboard Buffer Transmit Data Register (KBTR)	538
18.4	Operati	on	539
	18.4.1	Receive Operation	539
	18.4.2	Transmit Operation	541
	18.4.3	Receive Abort	542
	18.4.4	KCLKI and KDI Read Timing	545
	18.4.5	KCLKO and KDO Write Timing	545
	18.4.6	KBF Setting Timing and KCLK Control	546
	18.4.7	Receive Timing	547
	18.4.8	Operation during Data Reception	547
	18.4.9	KCLK Fall Interrupt Operation	548
	18.4.10	First KCLK Falling Interrupt	549
18.5	Usage	Notes	553
	18.5.1	KBIOE Setting and KCLK Falling Edge Detection	553
	18.5.2	KD Output by KDO bit (KBCRL) and by Automatic Transmission	554
	18.5.3	Module Stop Mode Setting	554
	18.5.4	Medium-Speed Mode	554
	18.5.5	Transmit Completion Flag (KBTE)	554
а <i>.</i> .	10		
		LPC Interface (LPC)	555
19.1	Feature	·S	555 555
19.1 19.2	Feature Input/C	s Dutput Pins	555 555 558
19.1	Feature Input/C Registe	s Dutput Pins r Descriptions	555 555 558 559
19.1 19.2	Feature Input/C Registe 19.3.1	S Dutput Pins T Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1)	555 555 558 559 561
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2	S Dutput Pins or Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3)	555 555 558 559 561 567
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3	Dutput Pins Dutput Pins or Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4)	555 555 558 559 561 567 570
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3 19.3.4	S Dutput Pins or Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5)	555 555 558 559 561 567 570 571
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5	S Dutput Pins or Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5) LPC Channel 1 Address Registers H and L (LADR1H and LADR1L)	555 555 558 559 561 567 570 571 572
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6	S Dutput Pins r Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5) LPC Channel 1 Address Registers H and L (LADR1H and LADR1L) LPC Channel 2 Address Registers H and L (LADR2H and LADR2L)	555 558 559 559 561 567 570 570 571 572 573
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7	Dutput Pins Dutput Pins For Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5) LPC Channel 1 Address Registers H and L (LADR1H and LADR1L) LPC Channel 2 Address Registers H and L (LADR2H and LADR2L) LPC Channel 3 Address Registers H and L (LADR3H and LADR3L)	555 555 559 567 567 570 571 572 573 575
19.1 19.2	Feature Input/C Register 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8	S Dutput Pins r Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5) LPC Channel 1 Address Registers H and L (LADR1H and LADR1L) LPC Channel 2 Address Registers H and L (LADR2H and LADR2L) LPC Channel 3 Address Registers H and L (LADR3H and LADR3L) LPC Channel 4 Address Registers H and L (LADR4H and LADR4L)	555 555 558 559 561 570 570 571 572 573 575 577
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8 19.3.9	S Dutput Pins r Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5) LPC Channel 1 Address Registers H and L (LADR1H and LADR1L) LPC Channel 2 Address Registers H and L (LADR2H and LADR2L) LPC Channel 3 Address Registers H and L (LADR3H and LADR3L) LPC Channel 4 Address Registers H and L (LADR4H and LADR4L)	555 555 558 559 561 570 570 571 572 573 575 577 578
19.1 19.2	Feature Input/C Registe 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8 19.3.9 19.3.10	 Dutput Pins Dutput Pins Dr Descriptions Host Interface Control Registers 0 and 1 (HICR0 and HICR1) Host Interface Control Registers 2 and 3 (HICR2 and HICR3) Host Interface Control Register 4 (HICR4) Host Interface Control Register 5 (HICR5) LPC Channel 1 Address Registers H and L (LADR1H and LADR1L) LPC Channel 2 Address Registers H and L (LADR2H and LADR2L) LPC Channel 3 Address Registers H and L (LADR3H and LADR3L) LPC Channel 4 Address Registers H and L (LADR4H and LADR4L) Input Data Registers 1 to 4 (IDR1 to IDR4) Output Data Registers 1 to 4 (ODR1 to ODR4) 	555 558 558 559 561 570 570 571 572 573 575 575 578 578
19.1 19.2	Feature Input/C Register 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8 19.3.9 19.3.10 19.3.10	 S	555 555 558 559 561 570 570 571 572 573 575 575 578 578 579
19.1 19.2	Feature Input/C Register 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8 19.3.9 19.3.10 19.3.10 19.3.11 19.3.12	 S	555 555 558 559 561 570 570 571 572 573 575 577 578 578 579 579 579
19.1 19.2	Feature Input/C Register 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8 19.3.9 19.3.10 19.3.11 19.3.12 19.3.13	 S	555 555 558 559 561 570 570 571 572 573 575 577 578 578 579 579 579 579 586

	19.3.15 SERIRQ Control Register 2 (SIRQCR2)	594
	19.3.16 SERIRQ Control Register 3 (SIRQCR3)	597
	19.3.17 SERIRQ Control Register 4 (SIRQCR4)	598
	19.3.18 SCIF Address Register (SCIFADRH, SCIFADRL)	599
	19.3.19 Host Interface Select Register (HISEL)	600
19.4	Operation	601
	19.4.1 LPC interface Activation	601
	19.4.2 LPC I/O Cycles	
	19.4.3 Gate A20	604
	19.4.4 LPC Interface Shutdown Function (LPCPD)	
	19.4.5 LPC Interface Serialized Interrupt Operation (SERIRQ)	611
	19.4.6 LPC Interface Clock Start Request	
	19.4.7 SCIF Control from LPC Interface	613
19.5	Interrupt Sources	614
	19.5.1 IBFI1, IBFI2, IBFI3, IBFI4, OBEI, and ERRI	614
	19.5.2 SMI, HIRQ1, HIRQ3, HIRQ4, HIRQ5, HIRQ6, HIRQ7, HIRQ8, HIRQ9	,
	HIRQ10, HIRQ11, HIRQ12, HIRQ13, HIRQ14, and HIRQ15	615
19.6	Usage Note	618
	19.6.1 Data Conflict	618
Secti	ion 20 A/D Converter	621
20.1	Features	
20.2	Input/Output Pins	
20.3	Register Descriptions	
	20.3.1 A/D Data Registers A to H (ADDRA to ADDRH)	
	20.3.2 A/D Control/Status Register (ADCSR)	
	20.3.3 A/D Control Register (ADCR)	
20.4	Operation	
	20.4.1 Single Mode	
	20.4.2 Scan Mode	
	20.4.3 Input Sampling and A/D Conversion Time	
20.5	Interrupt Source	
20.6	A/D Conversion Accuracy Definitions	
20.7	Usage Notes	
	20.7.1 Module Stop Mode Setting	
	20.7.2 Permissible Signal Source Impedance	
	20.7.3 Influences on Absolute Accuracy	
	20.7.4 Setting Range of Analog Power Supply and Other Pins	
	20.7.5 Notes on Board Design20.7.6 Notes on Noise Countermeasures	

Section 21 RAM 63 Section 22 Flash Memory 64 22.1 Features 64 22.2 Mode Transition Diagram 64 22.3 Flash Memory MAT Configuration 64 22.4 Block Structure 64 22.5 Programming/Erasing Interface 64 22.6 Input/Output Pins 64 22.7 Register Descriptions 65 22.7.1 Programming/Erasing Interface Registers 65 22.7.2 Programming/Erasing Interface Parameters 65 22.7.2 Programming/Erasing Interface Parameters 65	38
22.1 Features	39
22.2 Mode Transition Diagram	11
22.3 Flash Memory MAT Configuration 64 22.4 Block Structure 64 22.5 Programming/Erasing Interface 64 22.6 Input/Output Pins 64 22.7 Register Descriptions 65 22.7.1 Programming/Erasing Interface Registers 65 22.7.2 Programming/Erasing Interface Parameters 65	41
22.4 Block Structure 64 22.5 Programming/Erasing Interface 64 22.6 Input/Output Pins 64 22.7 Register Descriptions 65 22.7.1 Programming/Erasing Interface Registers 65 22.7.2 Programming/Erasing Interface Parameters 65	43
22.5 Programming/Erasing Interface 64 22.6 Input/Output Pins 64 22.7 Register Descriptions 65 22.7.1 Programming/Erasing Interface Registers 65 22.7.2 Programming/Erasing Interface Parameters 65	45
22.6 Input/Output Pins 64 22.7 Register Descriptions 65 22.7.1 Programming/Erasing Interface Registers 65 22.7.2 Programming/Erasing Interface Parameters 65	46
22.7 Register Descriptions 65 22.7.1 Programming/Erasing Interface Registers 65 22.7.2 Programming/Erasing Interface Parameters 65	47
22.7.1Programming/Erasing Interface Registers6522.7.2Programming/Erasing Interface Parameters65	49
22.7.2 Programming/Erasing Interface Parameters	50
	51
	58
22.8 On-Board Programming Mode	68
22.8.1 Boot Mode	68
22.8.2 User Program Mode	72
22.8.3 User Boot Mode	81
22.8.4 Storable Areas for On-Chip Program and Program Data	85
22.9 Protection	91
22.9.1 Hardware Protection	91
22.9.2 Software Protection	92
22.9.3 Error Protection	92
22.10 Switching between User MAT and User Boot MAT	94
22.11 Programmer Mode	95
22.12 Standard Serial Communication Interface Specifications for Boot Mode	95
22.13 Usage Notes	25
Section 23 Clock Pulse Generator	27
23.1 Oscillator	28
23.1.1 Connecting Crystal Resonator	28
23.1.2 External Clock Input Method	29
23.2 Duty Correction Circuit	
23.3 Subclock Input Circuit	
23.4 Subclock Waveform Forming Circuit	33
23.5 Clock Select Circuit	
23.6 Usage Notes	
23.6.1 Notes on Resonator	
23.6.2 Notes on Board Design	34

Section 24 Power-Down Modes	735
24.1 Register Descriptions	
24.1.1 Standby Control Register (SBYCR)	
24.1.2 Low-Power Control Register (LPWRCR)	
24.1.3 Module Stop Control Registers H, L, A, and B (MSTPCRH, MS	TPCRL,
MSTPCRA, MSTPCRB)	
24.2 Mode Transitions and LSI States	
24.3 Medium-Speed Mode	
24.4 Sleep Mode	
24.5 Software Standby Mode	
24.6 Watch Mode	
24.7 Module Stop Mode	
24.8 Usage Notes	
24.8.1 I/O Port Status	
24.8.2 Current Consumption when Waiting for Oscillation Stabilization	n750
Section 25 List of Registers	
25.1 Register Addresses (Address Order)	
25.2 Register Bits	
25.3 Register States in Each Operating Mode	
25.4 Register Selection Condition	
25.5 Register Addresses (Classification by Type of Module)	
Section 26 Electrical Characteristics	
26.1 Absolute Maximum Ratings	
26.2 DC Characteristics	
26.3 AC Characteristics	
26.3.1 Clock Timing	
26.3.2 Control Signal Timing	
26.3.3 Timing of On-Chip Peripheral Modules	
26.4 A/D Conversion Characteristics	
26.5 Flash Memory Characteristics	
26.6 Power-on Reset Characteristics	
26.7 Usage Notes	



Appe	ndix	857
	I/O Port States in Each Pin State	
B.	Product Lineup	858
	Package Dimensions	
D.	Treatment of Unused Pins	862
Index		863



Section 1 Overview

1.1 Features

The core of each product in the H8S/2112 Group of CISC (complex instruction set computer) microcomputers is an H8S/2000 CPU, which has an internal 16-bit architecture. The H8S/2000 CPU provides upward-compatibility with the CPUs of other Renesas Technology-original microcomputers: H8/300, H8/300H, and H8S.

As peripheral functions, each LSI of the group includes a serial communication interface with FIFO, an I²C bus interface, an A/D converter, and various types of timers. Together, the modules realize low-cost system configurations. The power consumption of these modules is kept down dynamically by power-down modes. The on-chip ROM is a flash memory (F-ZTATTM*) with a capacity of 96 Kbytes.

Note: * F-ZTATTM is a trademark of Renesas Technology Corp.

1.1.1 Applications

Examples of the applications of this LSI include PC peripheral equipment, office automation equipment, and industrial equipment.



1.1.2 Overview of Functions

Table 1.1 lists the functions of this LSI in outline.

Table 1.1Overview of Functions

Classification	Module/ Function	Description
Memory	ROM	ROM lineup: Flash memory version
		H8S/2112: 96 Kbytes
	RAM	RAM capacity: 4 Kbytes
CPU	CPU	16-bit high-speed H8S/2000 CPU (CISC type)
		Upward-compatibility with H8/300, H8/300H, and H8S CPUs at object level
		General-register architecture (sixteen 16-bit general registers)
		Eight addressing modes
		4-Gbyte address space
		Program: 4 Gbytes available
		Data: 4 Gbytes available
		65 basic instructions (bit manipulation instructions and others)
		Minimum instruction execution time: 40.0 ns (for an ADD
		instruction while system clock ϕ = 25 MHz and
		$V_{cc} = 3.0 \text{ to } 3.6 \text{ V}$
	Operating mode	Advanced and single-chip modes



Classification	Module/ Function	Description
CPU	MCU operating mode	Mode 2: Single-chip mode (selected by driving the MD2 and MD0 pins low and MD1 pin high)
		Mode 4: Boot mode (selected by driving the MD2 high and MD1 and MD0 pins low)
		Mode 6: On-chip emulation mode (selected by driving the MD2 and MD1 pins high and the MD0 pin low)
		Note: MD0 is not available as a pin and is internally fixed to 0.
		 Power-down state (transition to the power-down state made by the SLEEP instruction)
Interrupt (source)	Interrupt controller	 49 external interrupt pins (NMI, IRQ15 to IRQ0 (ExIRQ15 to ExIRQ6), KIN15 to KIN0, and WUE15 to WUE0)
		50 internal interrupt sources
		 Two interrupt control modes (specified by the system control register)
		• Two levels of interrupt priority orders specifiable (by setting the interrupt control register)
		Independent vector addresses
Clock	Clock pulse	Two clock generation circuits
	generator (CPG)	Clock pulse generator and subclock input circuit
		System clock (ϕ) synchronization: 8 to 25 MHz
		• Five power-down modes: Medium-speed mode, sleep mode,
		watch mode, software standby mode, and module stop mode
A/D converter	A/D	10-bit resolution × 12 input channels
	converter	Sample and hold function included
	(ADC)	 Conversion time: 4 μs per channel (with A/D conversion clock ADCLK at 10-MHz operation)
		Two operating modes: single mode and scan mode
		 Three methods to start A/D conversion: software and two timer (TPU/TMR) triggers



	Module/	
Classification	Function	Description
Timer	8-bit PWM	• 8-bit timers A/B × six channels
	timer	Selectable from four clock sources
	(PWMU)	Cycle selectable for each channel
		• Supports 8-bit single pulse mode, 12-bit single pulse mode, 16- bit single pulse mode, and 8-bit pulse division mode.
	16-bit timer	• 16 bits × three channels
	pulse unit	Selectable from eight counter input clocks for each channel
	(TPU)	Maximum 8-pulse inputs/outputs
		The following operations can be set.
		 Counter clear operation
		 Multiple timer counters (TCNT) can be written to simultaneously.
		 — Simultaneous clearing by compare match and input capture possible
		 Register simultaneous input/output possible by counter synchronous operation
		 Maximum of 7-phase PWM output possible by combination with synchronous operation
		 Supports buffer operation and phase counting mode (two- phase encoder input) for some channels
		Supports input capture function
		 Supports output compare function (waveform output at compare match)
	16-bit cycle	• 16 bits × three channels
	measurem- ent timer	 Selectable from seven clocks: six internal clocks and one external clock
	(TCM)	Capable of measuring the periods of input waveforms
	8-bit timer	• 8 bits × four channels (also works as 16 bits × two channels)
	(TMR)	 Selectable from seven clocks: six internal clocks and one external clock
		Pulse output or PWM output with an arbitrary duty cycle

Classification	Module/ Function	Description
Watchdog timer		 8 bits × two channels (selectable from eight counter input clocks) Switchable between watchdog timer mode and interval timer mode
Serial interface	Serial communic- ation interface with FIFO (SCIF)	 One channel (asynchronous mode) 16-stage FIFO buffers for transmission and reception Full-duplex communication capability On-chip baud rate generator allows any bit rate to be selected Direct control from the LPC host
-	Serial communi- cation interface (SCI)	 One channel (choice of asynchronous or clocked synchronous serial communication mode) Full-duplex communication capability Selection of the desired bit rate and LSB-first or MSB-first transfer
Smart card/ SIM		The SCI module supports a smart card (SIM) interface.
High- performance communication	I ² C bus interface (IIC)	 Two channels (one of two channels is switchable between input pin and output pin) Capable of consecutive transmission and reception Two types of communication formats I²C bus format: addressing format with an acknowledge bit, for master/slave operation Clocked synchronous serial format: non-addressing format without an acknowledge bit, for master operation only
	SMBus 2.0 interface (SMBUS) Keyboard buffer control unit (PS2) LPC interface (LPC)	 Supports SMBus 2.0 interface Shares the communication function with IIC_0 On-chip PEC (Packet Error Checking multiplier) Two channels Conforms to PS/2 interface specifications Direct bus drive Interrupt and error detection Four channels Serial transfer of cycle type, address, and data in synchronization with the PCI clock Supports LPC interface I/O read and I/O write cycles Supports the shutdown function (LPCPD) of the LPC interface



Classification	Module/ Function	Description				
I/O ports		Input-only pins: 13 pins				
		Input/output pins: 112 pins				
		• 76 pull-up				
		40 pins with LED drive capability				
		32 on-chip noise cancellers				
Package		 144-pin thin QFP package (PTQP0144LC-A) (old code: TFP-144V, package dimensions: 16 × 16 mm, pin pitch: 0.40 mm) 				
		 176-pin BGA package (PLBG0176GA-A) (old code: BP-176V, package dimensions: 13 × 13 mm, pin pitch: 0.80 mm) 				
		145-pin TLP package (PTLG0145JB-A)				
		(package dimensions: 9×9 mm, pin pitch: 0.65 mm)				
		Lead- (Pb-) free version				
Operating frequ	ency/	Operating frequency: 8 to 25 MHz				
Power supply ve	oltage	• Power supply voltage: Vcc = 3.0 to 3.6 V, AVcc = 3.0 to 3.6 V				
		Supply current:				
		— 25 mA (typ.) (Vcc = 3.3 V, AVcc = 3.3 V, ϕ = 25 MHz)				
Operating perip temperature (°C		 –20 to +75°C (regular specifications) 				



1.2 List of Products

Table 1.2 is the list of products, and figure 1.1 shows how to read the product name code.

Table 1.2List of Products

Part No.	ROM Capacity	RAM Capacity	Package	Remarks
R4F2112	96 Kbytes	4 Kbytes	PTQP0144LC-A	Flash memory
			PLBG0176GA-A	version
			PTLG0145JB-A	




Figure 1.1 How to Read the Product Name Code



1.3 Block Diagram




Figure 1.2 Internal Block Diagram

1.4 Pin Descriptions

1.4.1 Pin Assignments





Figure 1.3 Pin Assignments (TFP-144V)






Figure 1.4 Pin Assignments (BP-176V)

13	P11	P13	P15	P20	P24	P26	PC1	PC3	PC7	P64	P60	P75	P76
12	P12	P10	P16	P22	P25	PC2	PC5	P67	P63	P61	P77	AVCC	P74
11	PB7	VSS	PB6	P14	P21	P23	PC0	PC6	P66	P62	AVref	P71	P73
10	PB3	PB5	PB4	P17	P27	VSS	PC4	vcc	P65	PD2	P72	PD0	P70
9	P30	PB2	PB1	P31						PD6	AVSS	PD4	PD1
8	P34	PB0	P32	P35				_		PG2	PD3	PG0	PD5
7	P80	P33	P82	P36		PT	5/2112 0 LG0145 Top Vie	JB-A		PG3	PD7	PG6	PG1
6	P84	P81	P86	P37						PG4	PG7	PF2	PG5
5	P41	P85	VSS	P83	NC					PF0	PF3	PF4	PF1
4	РНЗ	P42	PH5	P40	P52	P96	P95	P94	P90	PE4	PF6	PF7	PF5
3	XTAL	PH4	P47	RES	NMI	P51	P91	ETRST	PE1 [*]	PA6	VSS	PA2	PA0
2	EXTAL	P45	P44	VSS	PH0	PH1	P50	P92	PH2	PE2 [*]	PA7	PA3	PA4
1	P43	VCC	P46	MD1	VCL P97 P93 MD2 PE3*					PE0	PA5	vcc	PA1
INDEX	INDEX A B C D E F G H J K L M N									Ν			
	: NC Pin												
	Note: * Not supported by the systen development tool (emulator)												

Figure 1.5 Pin Assignments (TLP-145V)

1.4.2 Pin Assignment in Each Operating Mode

Table 1.3 Pin Assignment in Each Operating Mode

TFP- E			Pin Name				
	BP- TLP-		Single-Chip Mode				
144V 1	176V	145V	Mode 2 (EXPE = 0)				
1 A	A1	B1	VCC				
2 0	C3	A1	P43/TMI1/TCMCKI1/TCMMCI1				
3 E	B1	C2	P44/TMO1/PWMU2B/TCMCYI2				
4 (C2	B2	P45/PWMU3B/TCMCKI2/TCMMCI2				
5 E	D3	C1	P46/PWMU4B				
6 (C1	C3	P47/PWMU5B				
7 [D2	D2	VSS				
— E	E4		NC				
8 E	E3	D3	RES				
— E	D1		VSS				
9 E	E2	D1	MD1				
10 E	E1	E2	PH0/ExIRQ6				
11 F	F4	E3	NMI				
12 F	F3	F2	PH1/ExIRQ7				
13 F	F1	E1	VCL				
14 (N) F	F2 (N)	E4 (N)	P52/SCL0				
15 (G4	F3	P51/FRxD				
_ (G3		NC				
16 (G1	G2	P50/FTxD				
17 (N) (G2 (N)	F1 (N)	P97/SDA0/IRQ15				
— H	H4		NC				
— H	H3		NC				
18 H	H1	F4	P96/ø/EXCL				
19 H	H2	G4	P95/IRQ14				
20 .	J4	H4	P94/IRQ13				
21 J	J3	G1	P93/IRQ12				

Pin No.			Pin Name		
TFP-	BP-	TLP-	Single-Chip Mode		
144V	176V	145V	Mode 2 (EXPE = 0)		
22	J1	H2	P92/IRQ0		
23	J2	G3	P91/IRQ1		
24	K4	J4	P90/IRQ2		
_	K3	_	NC		
25	K1	H1	MD2		
26	K2	J2	PH2		
_	L3	_	NC		
27	L1	H3	ETRST		
28 (T)	L2 (T)	K4 (T)	PE4*/ETMS		
29	L4	J1	PE3*/ETDO		
30 (T)	M1 (T)	K2 (T)	PE2*/ETDI		
31 (T)	M2 (T)	J3 (T)	PE1*/ETCK		
32 (T)	M3 (T)	K1 (T)	PE0/ExEXCL		
33 (N)	N1 (N)	L2 (N)	PA7/KIN15		
34 (N)	M4 (N)	K3 (N)	PA6/KIN14		
35 (N)	N2 (N)	L1 (N)	PA5/KIN13/PS2BD		
36	P1	M1	VCC		
_	P2	_	VCC		
37 (N)	R1 (N)	N2 (N)	PA4/KIN12/PS2BC		
38 (N)	N3 (N)	M2 (N)	PA3/KIN11/PS2AD		
39 (N)	R2 (N)	M3 (N)	PA2/KIN10/PS2AC		
40 (N)	P3 (N)	N1 (N)	PA1/KIN9		
	N4	_	NC		
41 (N)	R3 (N)	N3 (N)	PA0/KIN8		
42	P4	L3	VSS		
_	M5		NC		
	R4	_	VSS		
43	N5	M4	PF7/PWMU5A		
44	P5	L4	PF6/PWMU4A		

TFP. BP. TLP. Single-Chip Mode 144V 176V 145V Mode 2 (EXPE = 0) 45 R5 N4 PF5/PWMU3A 46 M6 M5 PF4/PWMU2A 47 N6 L5 PF3/IRQ11/TMOX 48 R6 M6 PF2/IRQ30/PWMU1A 50 M7 K5 PF0/IRQ8/PWMU0A - N7 - NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC - N8 - NC 54 (N) R6 (N) PG3/ExIRQ13/SCLC - N8 - NC 55 (N) P8 (N) K7 (N) PG3/ExIRQ13/SCLC - M9 - NC 56 (N) N9 (N) K7 (N) PG3/ExIRQ15/SCLA 57 (N) R9 (N) N7 (N) PG1/ExIRQ3/TMIY/SCLA		Pin No		Pin Name			
45 R5 N4 PF5/PWMU3A 46 M6 M5 PF4/PWMU2A 47 N6 L5 PF3/IR011/TMOX 48 R6 M6 PF2/IR010/TMOY 49 P6 N5 PF1/IR09/PWMU1A 50 M7 K5 PF0/IR08/PWMU0A N7 - NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC - N8 - NC 54 (N) R8 (N) PG4/ExIRQ12/SDAC 55 55 (N) P8 (N) K7 (N) PG3/ExIRQ10/SDAB 57 (N) P8 (N) K7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 <tr< th=""><th>TFP-</th><th>BP-</th><th>TLP-</th><th>Single-Chip Mode</th></tr<>	TFP-	BP-	TLP-	Single-Chip Mode			
46 M6 M5 PF4/PWMU2A 47 N6 L5 PF3/IRQ11/TMOX 48 R6 M6 PF2/IRQ10/TMOY 49 P6 N5 PF1/IRQ9/PWMU1A 50 M7 K5 PF0/IRQ8/PWMU0A N7 - NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC - N8 - NC 54 (N) R8 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB - M9 - NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6	144V	176V	145V	Mode 2 (EXPE = 0)			
47 N6 L5 PF3/IRQ11/TMOX 48 R6 M6 PF2/IRQ10/TMOY 49 P6 N5 PF1/IRQ9/PWMU1A 50 M7 K5 PF0/IRQ8/PWMU0A N7 NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC N8 NC 54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ10/SDAB M9 NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 <	45	R5	N4	PF5/PWMU3A			
48 R6 M6 PF2/IRQ10/TMOY 49 P6 N5 PF1/IRQ9/PWMU1A 50 M7 K5 PF0/IRQ8/PWMU0A N7 NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ13/SCLC N8 NC 54 (N) R8 (N) N6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ10/SDAB M9 NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 <t< td=""><td>46</td><td>M6</td><td>M5</td><td colspan="4">PF4/PWMU2A</td></t<>	46	M6	M5	PF4/PWMU2A			
49 P6 N5 PF1/ĪRQ9/PWMU1A 50 M7 K5 PF0/ĪRQ8/PWMU0A N7 NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC N8 NC 54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB M9 NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) P8 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) N8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 <	47	N6	L5	PF3/IRQ11/TMOX			
50 M7 K5 PF0/IRQ8/PWMU0A N7 NC 51 (N) R7 (N) L6 (N) PG7/EXIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/EXIRQ13/SCLC N8 NC 54 (N) R8 (N) K6 (N) PG4/EXIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/EXIRQ17/SDAC 55 (N) P8 (N) K7 (N) PG3/EXIRQ17/SDAB M9 NC 56 (N) P8 (N) K7 (N) PG3/EXIRQ17/SDAB 57 (N) P8 (N) N7 (N) PG1/EXIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/EXIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10	48	R6	M6	PF2/IRQ10/TMOY			
N7 NC 51 (N) R7 (N) L6 (N) PG7/ExIRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC N8 NC 54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB M9 NC 56 (N) P8 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11	49	P6	N5	PF1/IRQ9/PWMU1A			
51 (N) R7 (N) L6 (N) PG7/ExiRQ15/SCLD 52 (N) P7 (N) M7 (N) PG6/ExiRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExiRQ13/SCLC N8 NC 54 (N) R8 (N) K6 (N) PG4/ExiRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExiRQ11/SCLB M9 NC 56 (N) N9 (N) K8 (N) PG2/ExiRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExiRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExiRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8	50	M7	K5	PF0/IRQ8/PWMU0A			
52 (N) P7 (N) M7 (N) PG6/ExIRQ14/SDAD 53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC - N8 - NC 54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB - M9 - NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS - <	_	N7	_	NC			
53 (N) M8 (N) N6 (N) PG5/ExIRQ13/SCLC - N8 - NC 54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB - M9 - NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS - P12 - AVSS 68 N12	51 (N)	R7 (N)	L6 (N)	PG7/ExIRQ15/SCLD			
N8 NC 54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB - M9 - NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS - P12 - AVSS 68 N12 N10 P70/AN0	52 (N)	P7 (N)	M7 (N)	PG6/ExIRQ14/SDAD			
54 (N) R8 (N) K6 (N) PG4/ExIRQ12/SDAC 55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB M9 NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 - AVSS 68 N12 N10 P70/AN0	53 (N)	M8 (N)	N6 (N)	PG5/ExIRQ13/SCLC			
55 (N) P8 (N) K7 (N) PG3/ExIRQ11/SCLB M9 NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 - AVSS 68 N12 N10 P70/AN0		N8	_	NC			
M9 NC 56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS - P12 AVSS 68 N12 N10 P70/AN0	54 (N)	R8 (N)	K6 (N)	PG4/ExIRQ12/SDAC			
56 (N) N9 (N) K8 (N) PG2/ExIRQ10/SDAB 57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 - AVSS 68 N12 N10 P70/AN0	55 (N)	P8 (N)	K7 (N)	PG3/ExIRQ11/SCLB			
57 (N) R9 (N) N7 (N) PG1/ExIRQ9/TMIY/SCLA 58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS - P12 - AVSS 68 N12 N10 P70/AN0		M9	_	NC			
58 (N) P9 (N) M8 (N) PG0/ExIRQ8/TMIX/SDAA 59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	56 (N)	N9 (N)	K8 (N)	PG2/ExIRQ10/SDAB			
59 M10 L7 PD7 60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS - P12 - AVSS 68 N12 N10 P70/AN0	57 (N)	R9 (N)	N7 (N)	PG1/ExIRQ9/TMIY/SCLA			
60 N10 K9 PD6 61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 - AVSS 68 N12 N10 P70/AN0	58 (N)	P9 (N)	M8 (N)	PG0/ExIRQ8/TMIX/SDAA			
61 R10 N8 PD5 62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	59	M10	L7	PD7			
62 P10 M9 PD4 63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	60	N10	K9	PD6			
63 N11 L8 PD3/AN11 64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	61	R10	N8	PD5			
64 R11 K10 PD2/AN10 65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	62	P10	M9	PD4			
65 P11 N9 PD1/AN9 66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	63	N11	L8	PD3/AN11			
66 M11 M10 PD0/AN8 67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	64	R11	K10	PD2/AN10			
67 R12 L9 AVSS P12 AVSS 68 N12 N10 P70/AN0	65	P11	N9	PD1/AN9			
P12 AVSS 68 N12 N10 P70/AN0	66	M11	M10	PD0/AN8			
68 N12 N10 P70/AN0	67	R12	L9	AVSS			
	_	P12	_	AVSS			
69 R13 M11 P71/AN1	68	N12	N10	P70/AN0			
	69	R13	M11	P71/AN1			

	Pin No.		Pin Name
TFP-	BP-	TLP-	Single-Chip Mode
144V	176V	145V	Mode 2 (EXPE = 0)
_	M12	_	NC
70	P13	L10	P72/AN2
71	R14	N11	P73/AN3
72	P14	N12	P74/AN4
73	R15	M13	P75/AN5
74	N13	N13	P76/AN6
75	P15	L12	P77/AN7
76	N14	M12	AVCC
	M13	_	NC
_	N15	_	AVCC
77	M14	L11	AVref
	L12	E5	NC
	M15	_	AVref
78	L13	L13	P60/KIN0
79	L14	K12	P61/KIN1
80	L15	K11	P62/KIN2
81	K12	J12	P63/KIN3
82	K13	K13	P64/KIN4
_	K15		NC
83	K14	J10	P65/KIN5
84	J12	J11	P66/IRQ6/KIN6
85	J13	H12	P67/IRQ7/KIN7
86	J15	H10	VCC
	J14	_	NC
87	H12	J13	PC7/TIOCB2/TCLKD/WUE15
88	H13	H11	PC6/TIOCA2/WUE14
89	H15	G12	PC5/TIOCB1/TCLKC/WUE13
90	H14	G10	PC4/TIOCA1/WUE12
91	G12	H13	PC3/TIOCD0/TCLKB/WUE11

	Pin No.		Pin Name			
TFP-	BP-	TLP-	Single-Chip Mode			
144V	176V	145V	Mode 2 (EXPE = 0)			
92	G13	F12	PC2/TIOCC0/TCLKA/WUE10			
93	G15	G13	PC1/TIOCB0/WUE9			
94	G14	G11	PC0/TIOCA0/WUE8			
95	F12	F10	VSS			
_	F13		VSS			
_	F15		NC			
96	F14	E10	P27			
97	E13	F13	P26			
98	E15	E12	P25			
99	E14	E13	P24			
100	E12	F11	P23			
101	D15	D12	P22			
102	D14	E11	P21			
103	D13	D13	P20			
104	C15	D10	P17/WUE7			
105	D12	C12	P16/WUE6			
106	C14	C13	P15/WUE5			
107	B15	D11	P14/WUE4			
108	B14	B13	P13/WUE3			
109	A15	A12	P12/WUE2			
110	C13	A13	P11/WUE1			
_	A14	_	NC			
111	B13	B11	VSS			
_	C12		NC			
_	A13	_	VSS			
112	B12	B12	P10 WUE0			
113	D11	A11	PB7/RTS			
114	A12	C11	PB6/CTS			
115	C11	B10	PB5/DTR			

	Pin No		Pin Name
TFP-	BP-	TLP-	Single-Chip Mode
144V	176V	145V	Mode 2 (EXPE = 0)
116	B11	C10	PB4/DSR
117	A11	A10	PB3/DCD/PWMU1B
118	D10	B9	PB2/RI/PWMU0B
	C10		NC
119	A10	C9	PB1/LSCI
120	B10	B8	PB0/LSMI
121	D9	A9	P30/LAD0
122	C9	D9	P31/LAD1
123	A9	C8	P32/LAD2
124	B9	B7	P33/LAD3
125	D8	A8	P34/LFRAME
126	C8	D8	P35/LRESET
127	A8	D7	P36/LCLK
	B8		NC
128	D7	D6	P37/SERIRQ
129	C7	A7	P80/PME
130	A7	B6	P81/GA20
131	B7	C7	P82/CLKRUN
132	D6	D5	P83/LPCPD
133	C6	A6	P84/IRQ3/TxD1
134	A6	B5	P85/IRQ4/RxD1
135	B6	C6	P86/IRQ5/SCK1
	C5		NC
136	A5	D4	P40/TMI0/TCMCYI0
137	B5	A5	P41/TMO0/TCMCKI0/TCMMCI0
138	D5	B4	P42/TCMCYI1
139	A4	C5	VSS
_	B4		VSS
140	C4	A4	PH3

	Pin No) .	Pin Name
TFP-	P- BP- TLP-		Single-Chip Mode
144V	176V	145V	Mode 2 (EXPE = 0)
	A3		NC
141	D4	B3	PH4
142	B3	C4	PH5
143	A2	A3	XTAL
144	B2	A2	EXTAL

Notes: (N) in Pin No. indicates the pin is driven by NMOS push-pull/open drain and has 5 V input tolerance.

(T) in Pin No. indicates the pin has 5 V input tolerance.

* This pin is not supported by the system development tool (emulator).



1.4.3 Pin Functions

Table 1.4Pin Functions

			Pin No.				
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function	
Power supply	VCC	1, 36, 86	A1, J15, P1, P2	B1, M1, H10	Input	Power supply pins. Connect all these pins to the system power supply. Connect the bypass capacitor between VCC and VSS (that is located near these pins).	
	VCL	13	F1	E1	Input	External capacitance pin for internal step-down power. Connect this pin to VSS through an external capacitor (that is located near this pin) to stabilize internal step-down power.	
	VSS	7, 42, 95, 111, 139	D1, D2, P4, R4, F12, F13, B13, A13, A4, B4	D2, L3, F10, B11, C5	Input	Ground pins. Connect all these pins to the system power supply (0 V).	
Clock	XTAL	143	A2	A3	Input	For connection to a crystal	
	EXTAL	144	B2	A2	Input	 resonator. An external clock can be supplied from the EXTAL pin. For an example of crystal resonator connection, see section 23, Clock Pulse Generator. 	
	φ	18	H1	F4	Output	Supplies the system clock to external devices.	
	EXCL	18	H1	F4	Input	32.768 kHz external sub clock	
	ExEXCL	32	M3	K1	Input	should be supplied. To which pin the external clock is input can be selected from the EXCL and ExEXCL pins.	
Operating mode control	MD2 MD1	25 9	K1 E2	H1 D1	Input	These pins set the operating mode. Inputs at these pins should not be changed during operation.	
System control	RES	8	E3	D3	Input	Reset pin. When this pin is low, the chip is reset.	

RENESAS



Rev. 2.00 Sep. 28, 2009 Page 19 of 868 REJ09B0451-0200

		Pin No.					
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function	
Interrupts	NMI	11	F4	E3	Input	Nonmaskable interrupt request input pin	
	IRQ15 to IRQ0	17, 19 to 21, 47 to 50, 85, 84, 135 to 133, 24 to 22	G2, H2, J4, J3, N6, R6, P6, M7, J13, J12, B6, A6, C6, K4, J2, J1	F1, G4, H4, G1, L5, M6, N5, K5, H12, J11, C6, B5, A6, H2, G3, J4	Input	These pins request a maskable interrupt. To which pin an IRQ interrupt is input can be selected from the IRQn and ExIRQn pins. (n = 15 to 6)	
	ExIRQ15 to ExIRQ6	51 to 58, 12, 10	R7, P7, M8, R8, P8, N9, R9, P9, F3, E1	L6, M7, N6, K6, K7, K8, N7, M8, F2, E2	Input	-	
H-UDI	ETRST* ²	27	L1	H3	Input	Interface pins for emulator	
	ETMS	28	L2	K4	Input	Reset by holding the ETRST pin	
	ETDO	29	L4	J1	Output	to low level regardless of the H-	
	ETDI	30	M1	K2	Input	ETRST pin should be held low	
	ETCK	31	M2	J3	Input	level for 20 clocks of ETCK. Then, to activate the H-UDI, the ETRST pin should be set to high level and the pins ETCK, ETMS, and ETDI should be set appropriately. In the normal operation without activating the H-UDI, pins ETCK, ETMS, ETDI, and ETDO should be pulled up to high level. The ETRST pin is pulled up inside the chip.	
8-bit timer (TMR_0, TMR_1,	TMO0 TMO1 TMOX TMOY	137 3 47 48	B5 B1 N6 R6	A5 C2 L5 M6	Output	Waveform output pins with output compare function	
TMR_X, TMR_Y)	TMI0 TMI1 TMIX TMIY	136 2 58 57	A5 C3 P9 R9	D4 A1 M8 N7	Input	Counter event input and count reset input pins	

		Pin No.				
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function
16-bit timer pulse unit (TPU)	TCLKA TCLKB TCLKC TCLKD	92 91 89 87	G13 G12 H15 H12	F12 H13 G12 J13	Input	Timer external clock input pins
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	94 93 92 91	G14 G15 G13 G12	G11 G13 F12 H13	Input/ Output	Input capture input/output compare output/PWM output pins for TGRA_0 to TGRD_0
	TIOCA1 TIOCB1	90 89	H14 H15	G10 G12	Input/ Output	Input capture input/output compare output/PWM output pins for TGRA_1 and TGRB_1
	TIOCA2 TIOCB2	88 87	H13 H12	H11 J13	Input/ Output	Input capture input/output compare output/PWM output pins for TGRA_2 and TGRB_2
16-bit cycle measurem- ent timer		4, 2, 137	C2, C3, B5	B2, A1, A5	Input	Timer external clock input pins
(TCM)	TCMMCI2 to TCMMCI0	4, 2, 137	C2, C3, B5	B2, A1, A5	Input	Cycle measurement enable input pins
	TCMCYI2 to TCMCYI0	3, 138, 136	B1, D5, A5	C2, B4, D4	Input	Timer input capture input pins
8-bit PWM timer U (PWMU)	PWMU5A to PWMU0A PWMU5B to PWMU0B	43 to 46, 49, 50, 6 to 3, 117, 118	N5, P5, R5, M6, P6, M7, C1, D3, C2, B1, A11, D10	M4, L4, N4, M5, N5, K5, C3, C1, B2, C2, A10, B9	Output	PWM timer pulse output pins
Serial .	TxD1	133	C6	A6	Output	Transmit data output pins
communi- cation	RxD1	134	A6	B5	Input	Receive data input pins
interface (SCI_1)	SCK1	135	B6	C6	Input/ Output	Clock input/output pins

			Pin No.			
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function
Keyboard buffer control unit	PS2AC PS2BC	39 37	R2 R1	M3 N2	Input/ Output	Synchronous clock input/output pins for the keyboard buffer control unit
(PS2)	PS2AD PS2BD	38 35	N3 N2	M2 L1	Input/ Output	Data input/output pins for the keyboard buffer control unit
Keyboard control	KIN15 to KIN0	33 to 35, 37 to 41, 85 to 78	N1, M4, N2, R1, N3, R2, P3, R3, J13, J12, K14, K13, K12, L15, L14, L13	L2, K3, L1, N2, M2, M3, N1, N3, H12, J11, J10, K13, J12, K11, K12, L13	Input	Input pins for matrix keyboard. Normally, KIN15 to KIN0 function as key scan inputs, and P17 to P10 and P27 to P20 function as key scan outputs. Thus, composed with a maximum of 16 outputs x 16 inputs, a 256- key matrix can be configured.
	WUE15 to WUE0	87 to 94, 104 to 110, 112	H12, H13, H15, H14, G12, G13, G15, G14, C15,D12, C14, B15, B14, A15, C13, B12	J13, H11, G12, G10, H13, F12, G13, G11, D10,C12, C13, D11, B13, A12, A13, B12	Input	Wake-up event input pins. Same wake up as key wake up can be performed with various sources. These pins have interrupt request flags.
Serial .	FTxD	16	G1	G2	Output	Transmit data output pin
communic- ation	FRxD	15	G4	F3	Input	Receive data input pin
interface	RI	118	D10	B9	Input	Ring indicator input pin
with FIFO (SCIF)	DCD	117	A11	A10	Input	Data carrier detect input pin
	DSR	116	B11	C10	Input	Data set ready input pin
	DTR	115	C11	B10	Output	Data terminal ready output pin
	CTS	114	A12	C11	Input	Transmission permission input pin
	RTS	113	D11	A11	Output	Transmission request output pin

			Pin No.			
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function
LPC Interface	LAD3 to LAD0	124 to 121	B9, A9, C9, D9	B7, C8, D9, A9	Input/ Output	LPC command, address, and data input/output pins
(LPC)	LFRAME	125	D8	A8	Input	Input pin indicating LPC cycle start and forced termination of an abnormal LPC cycle
	LRESET	126	C8	D8	Input	Input pin indicating LPC reset
	LCLK	127	A8	D7	Input	LPC clock input pin
	SERIRQ	128	D7	D6	Input/ Output	LPC serial host interrupt (HIRQ1 to HIRQ15) input/output pin
	LSCI, LSMI, PME	119, 120, 129	A10, B10, C7	C9, B8, A7	Input/ Output	LPC auxiliary output pins. Functionally, they are general I/O ports.
	GA20	130	A7	B6	Input/ Output	GATE A20 control signal output pin. Output state monitoring input is possible.
	CLKRUN	131	B7	C7	Input/ Output	Input/output pin that requests the start of LCLK operation when LCLK is stopped.
	LPCPD	132	D6	D5	Input	Input pin that controls LPC module shutdown.



			Pin No.			
Туре	Symbol	TFP- 144V	BP-176V	TLP- 145V	I/O	Name and Function
A/D converter	AN11 to AN0	63 to 66, 75 to 68	R15, P14, R14, P13,	N9, M10, L12, N13, M13,	Input	Analog input pins
	AVCC	76	N14, N15	M12	Input	Analog power supply pin for the A/D converter
						When the A/D converter is not used, this pin should be connected to the system power supply (+3 V).
	AVref	77	M14, M15	L11	Input	Reference power supply pin for the A/D converter
						When the A/D converter is not used, this pin should be connected to the system power supply (+3 V).
	AVSS	67	R12, P12	L9	Input	Ground pin for the A/D converter. This pin should be connected to the system power supply (0 V).

			Pin No.			
Туре	Symbol	TFP- 144V	BP-176V	TLP- 145V	- I/O	Name and Function
I ² C/SMBus 2.0 bus interface (IIC_0/SMBUS)	SCL0	14	F2	E4	Input/ Output	IIC/SMBUS clock I/O pins The output type is NMOS open-drain.
	SDA0	17	G2	F1	Input/ Output	IIC/SMBUS data I/O pins The output type is NMOS open-drain.
I ² C bus interface (IIC_2)	SCLD SCLC SCLB	51 53 55	R7 M8 P8	L6 N6 K7	Input/ Output	I ² C clock I/O pins. The output type is NMOS open-drain.
	SCLA 57 R9 N7		N7		To which pin the clock is input or output can be selected from the pins SCLD to SCLA.	
	SDAD SDAC SDAB SDAA	52 54 56 58	P7 R8 N8 P9	M7 K6 K8 M8	Input/ Output	drain. To which pin the clock is input or output can be
						selected from the pins SDAD to SDAA.

			Pin No.				
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function	
I/O port	P17 to P10	104 to 110, 112	C14, B15,	D10, C12, C13, D11, B13, A12, A13, B12	Input/ Output	8-bit input/output pins	
	P27 to P20	96 to 103	E15, E14, E12, D15,	E10, F13, E12, E13, F11, D12, E11, D13	Input/ Output	8-bit input/output pins	
	P37 to P30	128 to 121	D7, A8, C8, D8, B9, A9, C9, D9	D6, D7, D8, A8, B7, C8, D9, A9	Input/ Output	8-bit input/output pins	
	P47 to P40	6 to 2, 138 to 136	C1, D3, C2, B1, C3, D5, B5, A5	C3, C1, B2, C2, A1, B4, A5, D7	Input/ Output	8-bit input/output pins	
	P52 to	14 to 16	F2, G4,	E4, F3,	Input/	Three input/output pins	
	P50		G1	G2	Output	(The output type of P52 is NMOS push-pull.)	
	P67 to P60	85 to 78	K14, K13,	H12, J11, J10, K13, J12, K11, K12, L13	Input/ Output	8-bit input/output pins	
	P77 to P70	75 to 68	R15, P14, R14, P13,	L12, N13, M13, N12, N11, L10, M11, N10	Input	8-bit input pins	
	P86 to P80	135 to 129	B6, A6, C6, D6, B7, A7, C7	C6, B5, A6, D5, C7, B6, A7	Input/ Output	7-bit input/output pins	
	P97 to	17 to 24	G2, H1,	F1, F4,	Input/	8-bit input/output pins	
	P90		H2, J4, J3, J1, J2, K4	G4, H4, G1, H2, G3, J4	Output	(The output type of P97 is NMOS push-pull.)	

			Pin No.			
Туре	Symbol	TFP-144V	BP-176V	TLP-145V	I/O	Name and Function
I/O port	PA7 to PA0	33 to 35,	N1, M4,	L2, K3,	Input/	8-bit input/output pins
		37 to 41	N2, R1, N3, R2, P3, R3	L1, N2, M2, M3, N1, N3	Output	(The output type of PA7 to PA0 is NMOS push-pull.)
	PB7 to PB0	113 to 120		B10, C10, A10, B9,	•	8-bit input/output pins
	PC7 to PC0	87 to 94	H12, H13, H15, H14, G12, G13, G15, G14	J13, H11, G12, G10, H13, F12, G13, G11		8-bit input/output pins
	PD7 to PD0	59 to 66	M10, N10, R10, P10, N11, R11, P11, M11	N9, M10	Input/ Output	8-bit input/output pins
	PE4 to PE0* ¹	28 to 32	L2, L4, M1, M2, M3	K4, J1, K2, J3, K1	Input	5 bit input pins
	PF7 to PF0	43 to 50	N5, P5, R5, M6, N6, R6, P6, M7	M4, L4, N4, M5, L5, M6, N5, K5	Input/ Output	8-bit input/output pins
	PG7 to	51 to 58	R7, P7,	L6, M7,	Input/	8-bit input/output pins
	PG0		M8, R8, P8, N9, R9, P9	N6, K6, K7, K8, N7, M8	Output	(The output type of PG7 to PG0 is NMOS push-pull.)
	PH5 to PH0	142 to 140, 26, 12, 10		C4, B3, A4, J2, F2, E2	Input/ Output	6-bit input/output pins

- Notes: 1. Pins PE4 to PE1 are not supported by the system development tool (emulator).
 - Following precautions are required on the reset signal that is applied to the ETRST pin. The reset signal should be applied to ETRST pin on power supply if the input voltage of the RES pin is low.

Set apart the circuit from this LSI to prevent the ETRST pin of the emulator from affecting the operation of this LSI.

Set apart the circuit from this LSI to prevent the system reset of this LSI from affecting the ETRST pin of the emulator.




Section 2 CPU

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and provides maximum performance for realtime control.

2.1 Features

- Upward-compatible with H8/300 and H8/300H CPUs
 - Can execute H8/300 and H8/300H CPUs object programs
- General-register architecture
 - Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
- Sixty-five basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte address space
 - Program: 16 Mbytes
 - Data: 16 Mbytes



- High-speed operation
 - All frequently-used instructions execute in one or two states
 - 8/16/32-bit register-register add/subtract: 1 state
 - 8 × 8-bit register-register multiply: 12 states (MULXU.B), 13 states (MULXS.B)
 - 16 ÷ 8-bit register-register divide: 12 states (DIVXU.B)
 - 16 × 16-bit register-register divide: 20 states (MULXU.W), 21 states (MULXS.W)
 - 32 ÷ 16-bit register-register divide: 20 states (DIVXU.W)
- CPU operating mode
- Advanced mode
- Power-down state
 - Transition to power-down state by the SLEEP instruction
 - CPU clock speed selection

2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are shown below.

• Register configuration

The MAC register is supported by the H8S/2600 CPU only.

• Basic instructions

The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported by the H8S/2600 CPU only.

• The number of execution states of the MULXU and MULXS instructions;

	Execution States			
Mnemonic	H8S/2600	H8S/2000		
MULXU.B Rs, Rd	3	12		
MULXU.W Rs, ERd	4	20		
MULXS.B Rs, Rd	4	13		
MULXS.W Rs, ERd	5	21		
	MULXU.B Rs, Rd MULXU.W Rs, ERd MULXS.B Rs, Rd	MnemonicH8S/2600MULXU.B Rs, Rd3MULXU.W Rs, ERd4MULXS.B Rs, Rd4	Mnemonic H8S/2600 H8S/2000 MULXU.B Rs, Rd 3 12 MULXU.W Rs, ERd 4 20 MULXS.B Rs, Rd 4 13	

In addition, there are differences in address space, CCR and EXR register functions, and powerdown modes, etc., depending on the model.

2.2 CPU Operating Modes

This LSI operates in normal mode, which supports a maximum 16-Mbyte address space. The mode is selected by the mode pins.

Address Space

Linear access to a 16-Mbyte maximum address space is provided.

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers.

• Instruction Set

All instructions and addressing modes can be used.

• Exception Vector Table and Memory Indirect Branch Addresses In this LSI, the top area starting at H'00000000 is allocated to the exception vector table in 32bit units. One branch address is stored per 24 bits, ignoring the upper 8 bits (see figure 2.1). For details of the exception vector table, see section 5, Exception Handling.




Figure 2.1 Exception Handling Vector Table

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. The operand is a 32-bit (longword), providing a 32-bit branch address. The upper 8 bits of these 32 bits is a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the first part of this range is also used for the exception handling vector table.

Stack Structure

Figure 2.4 shows the stack structure when the program counter (PC) is pushed onto the stack in a subroutine call and the stack structure when PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling. When EXR is not pushed onto the stack in interrupt control mode 0. For details on the interrupt control mode, see section 5, Exception Handling.




Figure 2.2 Stack Structure

2.3 Address Space

Figure 2.3 shows a memory map for the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 16-Mbyte (architecturally 4-Gbyte) address space. For details, refer to section 3, MCU Operating Modes.





Figure 2.3 Memory Map



2.4 Registers

The H8S/2000 CPU has the internal registers shown in figure 2.4. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), an 8-bit extended control register (EXR), and an 8-bit condition code register (CCR).

	15	0) 7	0 7	C
ER0	E	EO	RC	Н	R0L
ER1	E	Ξ1	R1	Н	R1L
ER2	E	2	R2	2H	R2L
ER3	E	Ξ3	R3	зн	R3L
ER4	E	Ξ4	R4	ιH	R4L
ER5	E	Ξ5	R5	БΗ	R5L
ER6	E	Ξ6	Re	Я	R6L
ER7 (S	SP)	Ξ7	R7	Ή	R7L
		23	F		7 6 5 4 3 2 1 0
			F	EXR T	7 6 5 4 3 2 1 0
[Legend] Stack pointer			7 EXR T CCR I	7 6 5 4 3 2 1 0 - - - - 2 1 0 7 6 5 4 3 2 1 0

Figure 2.4 Registers in the CPU

2.4.1 General Registers

The H8S/2000 CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.5 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.6 shows the stack.




Figure 2.5 Usage of General Registers




Figure 2.6 Stack

2.4.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0).

2.4.3 Extended Control Register (EXR)

This register does not affect the operation of this LSI.

Bit	Bit Name	Initial Value	R/W	Description
7	Т	0	R/W	Trace Bit
				This bit does not affect the operation of this LSI.
6 to 3	_	All 1		Reserved
				These bits are always read as 1.
2	12	1	R/W	These bits designate the interrupt mask level (0 to 7).
1	11	1	R/W	These bits do not affect the operation of this LSI.
0	10	1	R/W	

2.4.4 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

Bit	Bit Name	Initial Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. For details, refer to section 6, Interrupt Controller.
6	UI	Undefined	R/W	User Bit or Interrupt Mask Bit
				Can be read or written by software using the LDC, STC, ANDC, ORC, and XORC instructions.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be read or written by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit	Bit Name	Initial Value	R/W	Description
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	С	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
				Add instructions, to indicate a carry
				Subtract instructions, to indicate a borrow
				Shift and rotate instructions, to indicate a carry
				The carry flag is also used as a bit accumulator by bit manipulation instructions.

2.4.5 Initial Values of CPU Registers

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.



2.5 Data Formats

The H8S/2000 CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figure 2.7 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0 Upper Lower Don't care
4-bit BCD data	RnL	7 4 3 0 Don't care Upper Lower
Byte data	RnH	7 0 Don't care MSB LSB
Byte data	RnL	7 0 Don't care Image: Second

Figure 2.7 General Register Data Formats (1)




Figure 2.7 General Register Data Formats (2)



2.5.2 Memory Data Formats

Figure 2.8 shows the data formats in memory. The H8S/2000 CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When SR (ER7) is used as an address register to access the stack, the operand size should be word or longword.

Data Type	Address	Data Format
		7 0
1-bit data	Address L	7 6 5 4 3 2 1 0
Byte data	Address L	ISB L LSB
Word data	Address 2M Address 2M+1	ISB'
Longword data	Address 2N Address 2N+1 Address 2N+2 Address 2N+3	ASB

Figure 2.8 Memory Data Formats

2.6 Instruction Set

The H8S/2000 CPU has 65 instructions. The instructions are classified by function in table 2.1.

Function	Instructions	Size	Types
Data transfer	MOV	B/W/L	5
	POP* ¹ , PUSH* ¹	W/L	_
	LDM* ⁵ , STM* ⁵	L	_
	MOVFPE* ³ , MOVTPE* ³	В	_
Arithmetic	ADD, SUB, CMP, NEG	B/W/L	19
operation	ADDX, SUBX, DAA, DAS	В	_
	INC, DEC	B/W/L	_
	ADDS, SUBS	L	_
	MULXU, DIVXU, MULXS, DIVXS	B/W	_
	EXTU, EXTS	W/L	_
	TAS* ⁴	В	_
Logic operations	AND, OR, XOR, NOT	B/W/L	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	B/W/L	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	Bcc* ² , JMP, BSR, JSR, RTS	_	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_	9
Block data transfer	EEPMOV	_	1
		-	Total: 65

 Table 2.1
 Instruction Classification

Notes: B-byte; W-word; L-longword.

- POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+,Rn and MOV.W Rn,@-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+,ERn and MOV.L ERn,@-SP.
- 2. Bcc is the general name for conditional branch instructions.
- 3. Cannot be used in this LSI.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 5. Since the register ER7 functions as the stack pointer in STM/LDM instruction, the register cannot be used to push data onto the stack for STM instruction or to pop data off the stack for LDM instruction.

Table of Instructions Classified by Function 2.6.1

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
\oplus	Logical XOR
\rightarrow	Move
~	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Operation Notation Table 2.2

General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 Note: * to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Instruction	Size* ¹	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	Cannot be used in this LSI.
MOVTPE	В	Cannot be used in this LSI.
POP	W/L	@SP+ \rightarrow Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn → @–SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @–SP. PUSH.L ERn is identical to MOV.L ERn, @–SP.
LDM* ²	L	@SP+ \rightarrow Rn (register list) Pops two or more general registers from the stack.
STM* ²	L	Rn (register list) \rightarrow @–SP Pushes two or more general registers onto the stack.

Data Transfer Instructions Table 2.3

- - B: Byte
 - W: Word
 - L: Longword
 - 2. Since the register ER7 functions as the stack pointer in STM/LDM instruction, the register cannot be used to push data onto the stack for STM instruction or to pop data off the stack for LDM instruction.

Table 2.4	Arithmetic Operations Instructio	ns (1)
-----------	----------------------------------	--------

Instructio	n Size*	Function
ADD SUB	B/W/L	Rd \pm Rs \rightarrow Rd, Rd \pm #IMM \rightarrow Rd Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
ADDX SUBX	В	$Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS SUBS	L	$\operatorname{Rd} \pm 1 \to \operatorname{Rd}$, $\operatorname{Rd} \pm 2 \to \operatorname{Rd}$, $\operatorname{Rd} \pm 4 \to \operatorname{Rd}$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA DAS	В	Rd decimal adjust \rightarrow Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits × 8 bits \rightarrow 16 bits or 16 bits × 16 bits \rightarrow 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits × 8 bits \rightarrow 16 bits or 16 bits × 16 bits \rightarrow 32 bits.
DIVXU	B/W	Rd \div Rs \rightarrow Rd Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
Note: *	Refers to the	e operand size.
	B: Byte	
	W: Word	

L: Longword



Table 2.4

Instructior	n	Size*1	Function
DIVXS		B/W	Rd \div Rs \rightarrow Rd Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
СМР		B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
NEG		B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
EXTU		W/L	Rd (zero extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS		W/L	Rd (sign extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
TAS* ²		В	@ERd – 0, 1 \rightarrow (<bit 7=""> of @ERd) Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>
Notes: 1.	Refe	ers to the	operand size.
	B:	Byte	
	W:	Word	
	L:	Longwor	d

Arithmetic Operations Instructions (2)

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Instructio	n Size*	Function
AND	B/W/L	$Rd \land Rs \rightarrow Rd$, $Rd \land \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \lor Rs \rightarrow Rd$, $Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus #IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	\sim (Rd) \rightarrow (Rd) Takes the one's complement (logical complement) of general register contents.
Note: *	Refers to the	operand size.
	B: Byte	
	W: Word	

Table 2.5 Logic Operations Instructions

L: Longword

Table 2.6Shift Instructions

Instructio	on Size*	Function	
SHAL SHAR	B/W/L	Rd (shift) \rightarrow Rd Performs an arithmetic shift on general register contents. 1-bit or 2-bit shifts are possible.	
SHLL SHLR	B/W/L	Rd (shift) \rightarrow Rd Performs a logical shift on general register contents. 1-bit or 2-bit shifts are possible.	
ROTL ROTR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents. 1-bit or 2-bit rotations are possible.	
ROTXL ROTXR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotations are possible.	
Note: *	Refers to th	e operand size.	
	B: Byte		
	W: Word		
	L: Longw	ord	



Instruction	Size*	Function	
BSET	В	$1 \rightarrow$ (<bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>	
BCLR	В	$0 \rightarrow (\langle bit-No. \rangle of \langle EAd \rangle)$ Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.	
BNOT	В	~(<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>	
BTST	В	~(<bit-no.> of <ead>) \rightarrow Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>	
BAND	В	$C \land (of) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIAND	В	$C \land [\sim(of)] \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.	
BOR	В	$C \lor (of) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIOR	В	$C \vee [\sim(\langle bit-No. \rangle of \langle EAd \rangle)] \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.	

 Table 2.7
 Bit Manipulation Instructions (1)

Note: * Refers to the operand size.

B: Byte

Instructio	n Size*	Function	
BXOR	В	$C \oplus (\langle bit-No. \rangle of \langle EAd \rangle) \rightarrow C$ XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIXOR	В	$C \oplus [\sim(of < EAd>)] \rightarrow C$ XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.	
BLD	В	(bit-No.> of <ead>) \rightarrow C Transfers a specified bit in a general register or memory operand to the carry flag.</ead>	
BILD	В	\sim (<bit-no.> of <ead>) \rightarrow C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>	
BST	В	$C \rightarrow$ (<bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>	
BIST	В	\sim C \rightarrow (<bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>	
Note: *	Refers to the operand size.		

Bit Manipulation Instructions (2) Table 2.7

B: Byte




Table 2.8	Branch Instructions
-----------	----------------------------

Size

Function

-	
Dee	
DCC	

JMP BSR JSR RTS

Instruction

Branches to a specified address if a specified condition is true. The branching conditions are listed below.

•		
Mnemonic	Description	Condition
BRA(BT)	Always (true)	Always
BRN(BF)	Never (false)	Never
BHI	High	$C \lor Z = 0$
BLS	Low or same	C ∨ Z = 1
BCC(BHS)	Carry clear (high or same)	C = 0
BCS(BLO)	Carry set (low)	C = 1
BNE	Not equal	Z = 0
BEQ	Equal	Z = 1
BVC	Overflow clear	V = 0
BVS	Overflow set	V = 1
BPL	Plus	N = 0
BMI	Minus	N = 1
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	N ⊕ V = 1
BGT	Greater than	$Z \lor (N \oplus V) = 0$
BLE	Less or equal	$Z \lor (N \oplus V) = 1$
Branches un	conditionally to a specified	l address.
Branches to	a subroutine at a specified	l address.
Branches to	a subroutine at a specified	l address.
Returns from	n a subroutine	

Instructio	n Size*	Function		
TRAPA		Starts trap-instruction exception handling.		
RTE	_	Returns from an exception-handling routine.		
SLEEP	_	Causes a transition to a power-down state.		
LDC	B/W	$(EAs) \rightarrow CCR$, $(EAs) \rightarrow EXR$ Moves general register or memory contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.		
STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$ Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.		
ANDC	В	CCR \land #IMM \rightarrow CCR, EXR \land #IMM \rightarrow EXR Logically ANDs the CCR or EXR contents with immediate data.		
ORC	В	CCR \lor #IMM \rightarrow CCR, EXR \lor #IMM \rightarrow EXR Logically ORs the CCR or EXR contents with immediate data.		
XORC	В	CCR \oplus #IMM \rightarrow CCR, EXR \oplus #IMM \rightarrow EXR Logically XORs the CCR or EXR contents with immediate data.		
NOP		$PC + 2 \rightarrow PC$ Only increments the program counter.		
Note: *	Refers to the	operand size.		
	B: Byte			

Table 2.9 System Control Instructions

W: Word



Instruction	Size	Function
EEPMOV.B		if R4L \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4L-1 \rightarrow R4L Until R4L = 0 else next;
EEPMOV.W		if R4 \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4-1 \rightarrow R4 Until R4 = 0 else next;
		Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6.
		Execution of the next instruction begins as soon as the transfer is completed.

 Table 2.10
 Block Data Transfer Instructions

2.6.2 Basic Instruction Formats

The H8S/2000 CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Figure 2.9 shows examples of instruction formats.

Operation Field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register Field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

• Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field

Specifies the branching condition of Bcc instructions.

(1) Oper	ation field only			
	ор			NOP, RTS, etc.
(2) Oper	ation field and regist	er fields		
	ор	rn	rm	ADD.B Rn, Rm, etc.
(3) Oper				, , , , , , , , , , , , , , , , , , ,
(3) Oper	ation field, register fi			xtension
(3) Oper	ation field, register fi	elds, and effecti		xtension
	ation field, register fi	EA(disp)	rm	MOV.B @(d:16, Rn), Rm, etc.

Figure 2.9 Instruction Formats (Examples)

2.7 Addressing Modes and Effective Address Calculation

The H8S/2000 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except programcounter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or the absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Table 2.11 Addressing Modes

2.7.1 Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2.7.2 Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of the operand on memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

2.7.3 Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

2.7.4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

Register indirect with post-increment—@**ERn+:** The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For the word or longword transfer instructions, the register value should be even.

Register indirect with pre-decrement—@-**ERn:** The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For the word or longword transfer instructions, the register value should be even.

2.7.5 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32). Table 2.12 indicates the accessible absolute address ranges.

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).



Absolute Address		Advanced Mode
Data address	8 bits (@aa:8)	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)	H'000000 to H'FFFFF
Program instruction address	24 bits (@aa:24)	_

Table 2.12 Absolute Address Access Ranges

2.7.6 Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

2.7.7 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

2.7.8 Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'000000 to H'0000FF). The memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to section 5, Exception Handling.

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)






Figure 2.10 Branch Address Specification in Memory Indirect Mode

2.7.9 Effective Address Calculation

Table 2.13 indicates how effective addresses (EA) are calculated in each addressing mode.

Table 2.13 Effective Address Calculation (1)





RENESAS

Table 2.13 Effective Address Calculation (2)

Note: * Normal mode is not available in this LSI.

2.8 Processing States

The H8S/2000 CPU has four main processing states: the reset state, exception handling state, program execution state and power-down state. Figure 2.11 indicates the state transitions.

Reset State

In this state, the CPU and all on-chip peripheral modules are initialized and not operating. When the $\overline{\text{RES}}$ input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high. For details, refer to section 5, Exception Handling.

The reset state can also be entered by a watchdog timer overflow or low voltage detection in the low voltage detection circuit.

• Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to an exception source, such as a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address. For further details, refer to section 5, Exception Handling.

• Program Execution State

In this state, the CPU executes program instructions in sequence.

Program Stop State

This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed or the CPU enters software standby mode. For further details, refer to section 24, Power-Down Modes.





Figure 2.11 State Transitions



2.9 Usage Note

2.9.1 TAS Instruction

The registers ER0, ER1 ER4, and ER5b must be used when using the TAS instruction. Note that the TAS instruction is not generated in the Renesas H8S, H8S/300 series C/C++ Compiler. When using the TAS instruction as a user-defined built-in function, the registers ER0, ER1 ER4, and ER5b must be used.

2.9.2 STM/LDM Instruction

The register ER7 cannot be used to push data onto the stack for STM instruction or to pop data off the stack for LDM instruction stack. To push or pop data in one instruction, the registers that can be used are two, three, or four as shown in the list below.

Two registers: ER0 to ER1, ER2 to ER3, and ER4 to ER5 Three registers: ER0 to ER2, ER4 to ER6 Four registers: ER0 to ER3

Note that the STM/LDM instruction that contains ER is not generated in the Renesas H8S, H8S/300 series C/C++ Compiler

2.9.3 Notes on Using the Bit Operation Instruction


Instructions BSET, BCLR, BNOT, BST, and BIST read data in byte units, and write data in byte units after bit operation. Therefore, attention must be paid when these instructions are used for ports or registers including write-only bits.

Instruction BCLR can be used to clear the flag in the internal I/O register to 0. If it is obvious that the flag has been set to 1 by the interrupt processing routine, it is unnecessary to read the flag beforehand.





2.9.4 EEPMOV Instruction

1. The EEPMOV instruction is a block transfer instruction. The data with a start address shown in R5 and consists of bytes shown in R4L is transferred to the address shown in R6.



2. R4L and R6 must be set so that the last address of the destination (R6 +R4L) must be H'FFFF or lower. That is, the value of R6 in the middle of execution must not be H'FFFF \rightarrow H'0000.





Section 2 CPU



Section 3 MCU Operating Modes

3.1 **Operating Mode Selection**

This LSI supports three operating modes (modes 2, 4, and 6). The operating mode is determined by the setting of the mode pins (MD2 and MD1). Table 3.1 shows the MCU operating mode selection

MCU Opera Mode	-	MD1	MD0*	CPU Operating Mode	Description	On-Chip ROM
2	0	1	0	Advanced	Single-chip mode	Enabled
4	1	0	0		Flash memory programming/erasing	
6	1	1	0	Emulation	On-chip emulation mode	Enabled
Note: *	MD0 is not	availa	ble as a	pin and is internall	v fixed to 0.	

Table 3.1 MCU Operating Mode Selectio	Table 3.1	MCU (Operating	Mode	Selection
---	-----------	-------	-----------	------	-----------

Modes 2 is single-chip mode.

Modes 0, 1, 3, 5 and 7 are not available in this LSI. Modes 4 and 6 are operating modes for a special purpose. Thus, mode pins should be set to enable mode 2 in the normal program execution state. Mode pin settings should not be changed during operation. After a reset is canceled, the mode pin inputs should be latched by reading MDCR.

Mode 4 is a boot mode for programming or erasing the flash memory. For details, see section 22, Flash Memory.

Mode 6 is an on-chip emulation mode. In this mode, this LSI is controlled by an on-chip emulator (E10A) via the JTAG, thus enabling on-chip emulation.



3.2 Register Descriptions

The following registers are related to the operating modes.

Table 3.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Mode control register	MDCR	R/W		H'FFC5	8
System control register	SYSCR	R/W	H'09	H'FFC4	8
Serial/timer control register	STCR	R/W	H'00	H'FFC3	8
System control register 3	SYSCR3	R/W	H'60	H'FE7D	8

3.2.1 Mode Control Register (MDCR)

MDCR is used to set an operating mode and to monitor the current operating mode.

Bit	Bit Name	Initial Value	R/W	Description
7	EXPE	0	R/W	Reserved
				The initial value should not be changed.
6 to 3	_	All 0	R	Reserved
				The initial value should not be changed.
2	MDS2	*	R	Mode Select 2 and 1
1	MDS1	*	R	These bits indicate the input levels at mode pins (MD2 and MD1) (the current operating mode). The MDS2 and MDS1 bits correspond to the MD2 and MD1 pins, respectively. These bits are read-only bits and cannot be written to.
				The input levels of the mode pins (MD2 and MD1) are latched into these bits when MDCR is read. These latches are canceled by a reset.
0	_	0	R	Reserved
				The initial value should not be changed.
Note:	* The init	ial values are	determin	ed by the settings of the MD2 and MD1 pins

Note: * The initial values are determined by the settings of the MD2 and MD1 pins.

3.2.2 System Control Register (SYSCR)

SYSCR monitors a reset source, selects the interrupt control mode and the detection edge for NMI, enables or disables access to the on-chip peripheral module registers, and enables or disables the on-chip RAM address space.

Bit	Bit Name	Initial Value	B/W	Description
	Dit Name			
7, 6	_	All 0	R/W	Reserved
				The initial value should not be changed.
5	INTM1	0	R	Interrupt Control Select Mode 1 and 0
4	INTM0	0	R/W	These bits select the interrupt control mode of the interrupt controller.
				For details on the interrupt control modes, see section 6.6, Interrupt Control Modes and Interrupt Operation.
				00: Interrupt control mode 0
				01: Interrupt control mode 1
				10: Setting prohibited
				11: Setting prohibited
3	XRST	1	R	Reset Source
				Indicates the reset source. A reset is caused by a pin reset, power-on reset or when the watchdog timer overflows.
				0: A reset is caused when the watchdog timer overflows
				1: A reset is caused by a pin and the power-on.
2	NMIEG	0	R/W	NMI Edge Select
				Selects the valid edge of the NMI interrupt input.
				0: An interrupt is requested at the falling edge of NMI input
				1: An interrupt is requested at the rising edge of NMI input



Bit	Bit Name	Initial Value	R/W	Description
1	KINWUE	0	R/W	Keyboard Control Register Access Enable
				When the RELOCATE bit is cleared to 0, this bit enables or disables CPU access for the keyboard matrix interrupt registers (KMIMRA and KMIMRB), pull- up MOS control register (P6PCR), and registers (TCR_X/TCR_Y, TCSR_X/TCSR_Y, TICRR/TCORA_Y, TICRF/TCORB_Y, TCNT_X/TCNT_Y, TCORC, TCORA_X, TCORB_X, TCONRI, and CONRS) of 8-bit timers (TMR_X and TMR_Y)
				0: Enables CPU access for registers of TMR_X and TMR_Y in areas from H'(FF)FFF0 to H'(FF)FFF7 and from H'(FF)FFFC to H'(FF)FFFF
				1: Enables CPU access for the keyboard matrix interrupt registers and input pull-up MOS control register in areas from H'(FF)FFF0 to H'(FF)FFF7 and from H'(FF)FFFC to H'(FF)FFFF
				When the RELOCATE bit is set to 1, this bit is disabled.
				For details, see section 3.2.4, System Control Register 3 (SYSCR3) and section 25, List of Registers.
0	RAME	1	R/W	RAM Enable
				Enables or disables on-chip RAM.
				0: On-chip RAM is disabled
				1: On-chip RAM is enabled



3.2.3 Serial/Timer Control Register (STCR)

STCR enables or disables register access, IIC operating mode, and on-chip flash memory, and selects the input clock of the timer counter.

Bit	Bit Name	Initial Value	R/W	Description
7	IICX2	0	R/W	I ² C_2 Transfer Rate Select
				These bits control the IIC_2 operation. These bits select the transfer rate in master mode together with bits CKS2 to CKS0 in the I^2C_2 bus mode register (ICMR_2). For details on the transfer rate, see table 16.4.
6		0	R/W	Reserved
				The initial value should not be changed.
5	IICX0	0		I ² C_0 Transfer Rate Select
				These bits control the IIC_0 operation. These bits select the transfer rate in master mode together with bits CKS2 to CKS0 in the I ² C_0 bus mode register (ICMR_0). For details on the transfer rate, see table 16.4.
4	IICE	0	R/W	I ² C Master Enable
				When the RELOCATE bit is cleared to 0, enables or disables CPU access for IIC registers (ICCR, ICSR, ICDR/SARX, ICMR/SAR, and ICRES), PWMX registers (DADRAH/DACR, DADRAL, DADRBH/DACNTH, and DADRBL/DACNTL), and SCI registers (SMR, BRR, and SCMR).
				 SCI_1 registers are accessed in areas from H'(FF)FF88 to H'(FF)FF89 and from H'(FF)FF8E to H'(FF)FF8F. Access is prohibited in areas from H'(FF)FFD8 to H'(FF)FFD9 and from H'(FF)FFDE to H'(FF)FFDF.
				 Access is prohibited in areas from H'(FF)FF88 to H'(FF)FF89 and from H'(FF)FF8E to H'(FF)FF8F. IIC_0 registers are accessed in areas from H'(FF)FFD8 to H'(FF)FFD9 and from H'(FF)FFDE to H'(FF)FFDF. ICRES is accessed in areas of H'(FF)FEE6.
				When the RELOCATE bit is set to 1, this bit is disabled.
				For details, see section 3.2.4, System Control Register 3 (SYSCR3) and section 25, List of Registers.



Bit	Bit Name	Initial Value	R/W	Description
3	FLSHE	0	R/W	Flash Memory Control Register Enable
				Enables or disables CPU access for flash memory registers (FCCS, FPCS, FECS, FKEY, FMATS, and FTDAR), power-down state control registers (SBYCR, LPWRCR, MSTPCRH, and MSTPCRL), and on-chip peripheral module control registers (PCSR).
				0: When RELOCATE is 0, control registers of power-
				 down state and peripheral modules are accessed in an area from H'(FF)FF80 to H'(FF)FF87. Area from H'(FF)FEA8 to H'(FF)FEAE is reserved. When RELOCATE is 1, control registers of power-down state and peripheral modules are accessed in an area from H'(FF)FF80 to H'(FF)FF87. Area from H'(FF)FEA8 to H'(FF)FEAE is reserved.
				 When RELOCATE is 0, control registers of flash memory are accessed in an area from H'(FF)FEA8 to H'(FF)FEAE. Area from H'(FF)FF80 to H'(FF)FF87 is reserved. When RELOCATE is 1, control registers of power- down state and peripheral modules are accessed in an area from H'(FF)FF80 to H'(FF)FF87. Control
				registers of flash memory are accessed in an area from H'(FF)FEA8 to H'(FF)FEAE.
2	IICS	0	R/(W)	I ² C Extra Buffer Select
				Specifies bits 7 to 4 of port A as output buffers similar to SLC and SDA. These pins are used to implement an I^2C interface only by software.
				0: PA7 to PA4 are normal input/output pins.
				 PA7 to PA4 are input/output pins enabling bus driving.
1	ICKS1	0	R/W	Internal Clock Source Select 1 and 0
0	ICKS0	0	R/W	These bits select a clock to be input to the timer counter (TCNT) and a count condition together with bits CKS2 to CKS0 in TMR_0 or TMR_1 timer control register (TCR). For details, see section 12.3.4, Timer Control Register (TCR).

3.2.4 System Control Register 3 (SYSCR3)

SYSCR3 selects the register map and interrupt vector.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R/W	Reserved
				The initial value should not be changed.
6	EIVS*	1	R/W	Extended interrupt Vector Select*
				Selects compatible mode or extended mode for the interrupt vector table.
				0: H8S/2140B Group compatible vector mode
				1: Extended vector mode
				For details, see section 6, Interrupt Controller.
5	RELOCATE	1	R/W	Register Address Map Select
				Selects compatible mode or extended mode for the register map. When extended mode is selected for the register map, CPU access for registers can be controlled without using the KINWUE bit in SYSCR or the IICE bit in STCR to switch the registers to be accessed.
				0: H8S/2140B Group compatible register map mode
				1: Extended register map mode
				For details, see section 25, List of Registers.
4 to 0	_	All 0	R/W	Reserved
				The initial value should not be changed.

Note: * Switch the modes when an interrupt occurrence is disabled.



3.2.5 Port Control Register 2 (PTCNT2)

PTCNT2 selects SCI input/output inversion and controls the port specification.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R/W	Reserved
				The initial value should not be changed.
4	TxD1RS	0	R/W	0: TxD1 direct output
				1: TxD1 inverted output
3	RxD1RS	0	R/W	0: RxD1 direct output
				1: RxD1 inverted output
2	_	0	R/W	Reserved
				The initial value should not be changed.
1	PORTS	0	R/W	0: Existing port specification
				1: New port specification
0	_	0	R/W	Reserved
				The initial value should not be changed.



3.3 Operating Mode Descriptions

3.3.1 Mode 2

The CPU can access a 16-Mbyte address space in either advanced mode or single-chip mode. The on-chip ROM is enabled.

3.4 Address Map

Figures 3.1 shows the address map in each operating mode.




Figure 3.1 Address Map



Section 4 Resets

4.1 Types of Resets

There are three types of resets: a pin reset, power-on reset, and watchdog timer reset. Table 4.1 shows the reset names and sources.

The internal state and pins are initialized by a reset. Figure 4.1 shows the reset targets to be initialized.

Table 4.1 Reset Names And Sources

Reset Name	Source
Pin reset	Voltage input to the RES pin is driven low.
Power-on reset	Rise or fall in VCC
Watchdog timer reset	The watchdog timer overflows.




Figure 4.1 Block Diagram of Reset Circuit

Note that some registers are not initialized by any of the resets. The following describes the CPU internal registers.

The PC, one of the CPU internal registers, is initialized by loading the start address from vector addresses with the reset exception handling. At this time, the T bit in EXR is cleared to 0 and the I bits in EXR and CCR are set to 1. The general registers and other bits in CCR are not initialized.

The initial value of the SP (ER7) is undefined. The SP should be initialized using the MOV.L instruction immediately after a reset. For details, see section 2, CPU. For other registers that are not initialized by a reset, see register descriptions in each section.

When a reset is canceled, the reset exception handling is started. For the reset exception handling, see section 5.3, Reset.

4.2 Input/Output Pin

Table 4.2 shows the pin related to resets.

Table 4.2Pin Configuration

Pin Name	Symbol	I/O	Function
Reset	RES	Input	Reset input



4.3 **Register Descriptions**

This LSI has the following registers for resets.

Table 4.3 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Reset status register	RSTSR	R/W	H'00	H'FB35	8
System control register	SYSCR	R/W	H'09	H'FFC4	8
Timer control/status register_0	TCSR_0	R/W	H'00	H'FFA8	16*
					8
Timer control/status register_1	TCSR_1	R/W	H'00	H'FFEA	16*
					8

Note: * Data bus width in the upper cell: when writing Data bus width in the lower cell: when reading For access to the registers, see section 13, Watchdog Timer (WDT)

4.3.1 Reset Status Register (RSTSR)

RSTSR indicates the state of generating a pin reset/power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The initial value should not be changed.
0	PORF	0	R	Power-on reset flag
				This flag indicates that a power-on reset is generated.
				1: [Setting condition]
				When a power-on reset is generated.
				0: [Clearing condition]
				When a pin reset is generated.

4.3.2 System Control Register (SYSCR)

SYSCR monitors a reset source, selects the interrupt control mode and the detection edge for NMI, enables or disables access to the on-chip peripheral module registers, and enables or disables the on-chip RAM address space.

Bit	Bit Name	Initial Value	R/W	Description	
7, 6	_	All 0	R/W	Reserved	
				The initial value should not be changed.	
5	INTM1	0	R	Interrupt Control Select Mode 1 and 0	
4	INTM0	0	R/W	These bits select the interrupt control mode of the interrupt controller. For details on the interrupt control modes, see section 6.6, Interrupt Control Modes and Interrupt Operation.	
				00: Interrupt control mode 0	
				01: Interrupt control mode 1	
				10: Setting prohibited	
				11: Setting prohibited	
3	XRST	1	R	Reset Source	
				Indicates the reset source. A reset is caused by a pin reset, power-on reset or when the watchdog timer overflows.	
				0: A reset is caused when the watchdog timer overflows	
				1: A reset is caused by a pin and the power-on.	
2	NMIEG	0	R/W	NMI Edge Select	
				Selects the valid edge of the NMI interrupt input.	
				0: An interrupt is requested at the falling edge of NMI input	
				1: An interrupt is requested at the rising edge of NMI input	

Bit	Bit Name	Initial Value	R/W	Description
1	KINWUE	0	R/W	Keyboard Control Register Access Enable
				When the RELOCATE bit is cleared to 0, this bit enables or disables CPU access for the keyboard matrix interrupt registers (KMIMRA and KMIMR), pull-up MOS control register (KMPCR), and registers (TCR_X/TCR_Y, TCSR_X/TCSR_Y, TICRR/TCORA_Y, TICRF/TCORB_Y, TCNT_X/TCNT_Y, TCORC, TCORA_X, TCORB_X, TCONRI, and TCONRS) of 8-bit timers (TMR_X and TMR_Y)
				0: Enables CPU access for registers of TMR_X and TMR_Y in areas from H'(FF)FFF0 to H'(FF)FFF7 and from H'(FF)FFFC to H'(FF)FFFF
				1: Enables CPU access for the keyboard matrix interrupt registers and input pull-up MOS control register in areas from H'(FF)FFF0 to H'(FF)FFF7 and from H'(FF)FFFC to H'(FF)FFFF
				When the RELOCATE bit is set to 1, this bit is disabled.
				For details, see section 3.2.4, System Control Register 3 (SYSCR3) and section 25, List of Registers.
0	RAME	1	R/W	RAM Enable
				Enables or disables on-chip RAM.
				0: On-chip RAM is disabled
				1: On-chip RAM is enabled



4.3.3 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT of the watchdog timer, and the timer mode.

• TCSR_0

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting condition]
				When TCNT overflows (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				 When TCSR is read when OVF = 1, then 0 is written to OVF
				When 0 is written to TME
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
4		0	R/W	Reserved
				The initial value should not be changed.
3	RST/NMI	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested

Bit	Bit Name	Initial Value	R/W	Description
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The overflow
0	CKS0	0	R/W	frequency for $\phi = 20$ MHz is enclosed in parentheses.
				000: φ/2 (frequency: 25.6 μs)
				001:
				010: φ/128 (frequency: 1.6 μs)
				011:
				100: φ/2048 (frequency: 26.2 μs)
				101:
				110:
				111: φ/131072 (frequency: 1.68 s)

Note: * Only 0 can be written to clear the flag.

• TCSR_1

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*1	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting condition]
				When TCNT overflows (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				 When TCSR is read when OVF = 1*², then 0 is written to OVF
				When 0 is written to TME

Bit	Bit Name	Initial Value	B/W	Description
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	PSS	0	R/W	Prescaler Select
				Selects the clock source to be input to TCNT
				0: Division clock of the prescaler (PSM) based on ϕ is counted.
				 Division clock of the prescaler (PSM) based on
3	RST/NMI	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested



Bit	Bit Name	Initial Value	R/W	Description
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The overflow
0	CKS0	0	R/W	frequency for ϕ = 20 MHz and ϕ SUB = 32.768 kHz is enclosed in parentheses.
				When PSS = 0
				000:
				001:
				010:
				011:
				100:
				101:
				110:
				111: φ/131072 (frequency: 1.68 s)
				When PSS = 1
				000:
				001:
				010:
				011:
				100:
				101:
				110:
				111:

Notes: 1. Only 0 can be written to clear the flag.

2. When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

4.4 Pin Reset

This is a reset generated by the $\overline{\text{RES}}$ pin.

When the $\overline{\text{RES}}$ pin is driven low, all the processing in progress is aborted and the LSI enters a reset state. In order to firmly reset the LSI by pin reset, the $\overline{\text{RES}}$ pin should be held low at least for 20 ms at a power-on. When a reset is input during operation, the $\overline{\text{RES}}$ pin should be held low at least for 20 states. Resetting the LSI initializes the internal state of the CPU and the registers of the on-chip peripheral modules.

4.5 **Power-on Reset**

This is an internal reset generated by the power-on reset. A power-on with the $\overline{\text{RES}}$ pin held high generates the power-on reset. When VCC exceeds the level of Vpor, the power-on reset is canceled after the elapse of the specified time (the power-on reset time). The power-on reset time is the stabilization time for the external power supply and LSI. When the power supply voltage falls down with $\overline{\text{RES}}$ pin held high and the VCC goes below the level of Vpor, a power-on reset is generated. Then when the VCC rises to exceed the level of Vpor, the power-on reset is canceled after the elapse of the power-on reset time. If a power-on reset is generated, the PORF bit in RSTSR is set to 1. The PORF bit is a read-only register that can be initialized only by resetting the pin. Figure 4.2 shows the operation of the power-on reset.




Figure 4.2 The Operation of the Power-On Reset

After the VCC is turned on with the $\overline{\text{RES}}$ pin held low, namely in the state of pin reset, if the $\overline{\text{RES}}$ pin is driven high in the state that the VCC stays higher than the level of Vpor, the power-on reset function is disabled and a reset exception handling starts before entering the power-on reset time. In this case, the PORF bit is cleared to 0. When the VCC is below the level of Vpor and the $\overline{\text{RES}}$ pin is driven high, the power-on reset is enabled. In this case, when the VCC reaches or exceeds the level of Vpor and stays at the level after the elapse of the power-on reset time, the power-on reset is canceled and a reset exception handling starts. At this time, the PORF bit is set to 1.

4.6 Watchdog Timer Reset

This is an internal reset generated by the watchdog timer.

When the RST/NMI bit in TCSR is set to 1, if the TCNT overflows, a watchdog timer reset is issued for 518 system clocks.

For details of the watchdog timer reset, see section 13, Watchdog Timer (WDT).

4.7 Determination of Reset Generation Source

Reading RSTSR and SYSCR determines which reset generation source was used to execute the reset exception handling. Figure 4.3 shows an example the flow to identify a reset generation source.




Figure 4.3 Example of Reset Generation Source Determination Flow



Section 5 Exception Handling

5.1 Exception Handling Types and Priority

As table 5.1 indicates, exception handling may be caused by a reset, interrupt, direct transition, or trap instruction. Exception handling is prioritized as shown in table 5.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority.

Priority	Exception Type	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transition of the $\overline{\text{RES}}$ pin, when the watchdog timer overflows, or when the low voltage detection at a power-on reset circuit is performed.
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
	Direct transition	Starts when a direct transition occurs as the result of SLEEP instruction execution.
Low	Trap instruction	Started by execution of a trap (TRAPA) instruction. Trap instruction exception handling requests are accepted at all times in the program execution state.

 Table 5.1
 Exception Types and Priority



5.2 Exception Sources and Exception Vector Table

Different vector addresses are assigned to exception sources. Table 5.2 and table 5.3 list the exception sources and their vector addresses. The EIVS bit in the system control register 3 (SYSCR3) allows the selection of the H8S/2140B Group compatible vector mode or extended vector mode.

Table 5.2	Exception Handling Vector Table
	(H8S/2140B Group Compatible Vector Mode)

		Vector	Vector Addresses
Exception Sourc	e	Number	Advanced Mode
Reset		0	H'000000 to H'000003
Reserved for syst	em use	1	H'000004 to H'000007
		 3	H'00000C to H'00000F
Reserved for syst	em use	4	H'000010 to H'000013
Reserved for syst		5	H'000014 to H'000017
Direct transition		6	H'000018 to H'00001B
External interrupt	(NMI)	7	H'00001C to H'00001F
Trap instruction (f	. ,	8	H'000020 to H'000023
	,	9	H'000024 to H'000027
		10	H'000028 to H'00002B
		11	H'00002C to H'00002F
Reserved for system	Reserved for system use		H'000030 to H'000033
		15	H'00003C to H'00003F
External interrupt	IRQ0	16	H'000040 to H'000043
	IRQ1	17	H'000044 to H'000047
	IRQ2	18	H'000048 to H'00004B
	IRQ3	19	H'00004C to H'00004F
	IRQ4	20	H'000050 to H'000053
	IRQ5	21	H'000054 to H'000057
	IRQ6, KIN7 to KIN0	22	H'000058 to H'00005B
	IRQ7, KIN15 to KIN8	23	H'00005C to H'00005F



		Vector	Vector Addresses
Exception Source		Number	Advanced Mode
Internal interrupt*		24	H'000060 to H'000063
		29	H'000074 to H'000077
Reserved for syste	em use	30	H'000078 to H'00007B
Reserved for syste	em use	31	H'00007C to H'00007F
External interrupt	WUE7 to WUE0	32	H'000080 to H'000083
External interrupt	WUE15 to WUE8	33	H'000084 to H'000087
Internal interrupt*		34	H'000088 to H'00008B
		55	H'0000DC to H'0000DF
External interrupt	IRQ8	56	H'0000E0 to H'0000E3
	IRQ9	57	H'0000E4 to H'0000E7
	IRQ10	58	H'0000E8 to H'0000EB
	IRQ11	59	H'0000EC to H'0000EF
	IRQ12	60	H'0000F0 to H'0000F3
	IRQ13	61	H'0000F4 to H'0000F7
	IRQ14	62	H'0000F8 to H'0000FB
	IRQ15	63	H'0000FC to H'0000FF
Internal interrupt*		64	H'000100 to H'000103
Notor y Foundate		127	H'0001FC to H'0001FF

Note: * For details on the internal interrupt vector table, see section 6.5, Interrupt Exception Handling Vector Tables.



		Vector	Vector Addresses		
Exception Source		Number	Advanced Mode		
Reset		0	H'000000 to H'000003		
Reserved for syste	em use	1	H'000004 to H'000007		
		 3	H'00000C to H'00000F		
Reserved for syste	200 1100	4	H'000010 to H'000013		
		5	H'000014 to H'000017		
Reserved for syste	emuse				
Direct transition		6	H'000018 to H'00001B		
External interrupt		7	H'00001C to H'00001F		
Trap instruction (fe	our sources)	8	H'000020 to H'000023		
		9	H'000024 to H'000027		
		10	H'000028 to H'00002B		
		11	H'00002C to H'00002F		
Reserved for syste	em use	12	H'000030 to H'000033		
		15	H'00003C to H'00003F		
External interrupt	IRQ0	16	H'000040 to H'000043		
	IRQ1	17	H'000044 to H'000047		
	IRQ2	18	H'000048 to H'00004B		
	IRQ3	19	H'00004C to H'00004F		
	IRQ4	20	H'000050 to H'000053		
	IRQ5	21	H'000054 to H'000057		
	IRQ6	22	H'000058 to H'00005B		
	IRQ7	23	H'00005C to H'00005F		
Internal interrupt*		24	H'000060 to H'000063		
		29	H'000074 to H'000077		
External interrupt	KIN7 to KIN0	30	H'000078 to H'00007B		
External interrupt	KIN15 to KIN8	31	H'00007C to H'00007F		
External interrupt	WUE7 to WUE0	32	H'000080 to H'000083		
External interrupt	WUE15 to WUE8	33	H'000084 to H'000087		

Table 5.3 Exception Handling Vector Table (Extended Vector Mode)

Exception Source		Vector	Vector Addresses		
		Number	Normal Mode		
Internal interrupt*		34	H'000088 to H'00008B		
		55	H'0000DC to H'0000DF		
External interrupt	IRQ8	56	H'0000E0 to H'0000E3		
	IRQ9	57	H'0000E4 to H'0000E7		
	IRQ10	58	H'0000E8 to H'0000EB		
	IRQ11	59	H'0000EC to H'0000EF		
	IRQ12	60	H'0000F0 to H'0000F3		
	IRQ13	61	H'0000F4 to H'0000F7		
	IRQ14	62	H'0000F8 to H'0000FB		
	IRQ15	63	H'0000FC to H'0000FF		
Internal interrupt*		64 	H'000100 to H'000103		
		127	H'0001FC to H'0001FF		

Note: * For details on the internal interrupt vector table, see section 6.5, Interrupt Exception Handling Vector Tables.

5.3 Reset

A reset has the highest exception priority. When the $\overline{\text{RES}}$ pin goes low, all processing halts and this LSI enters the reset state. To ensure that this LSI is reset by a pin, hold the $\overline{\text{RES}}$ pin low for at least 20 ms at power-on. When a reset is input during operation, hold the $\overline{\text{RES}}$ pin low for at least 20 states. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules. The chip can also be reset by overflow of the watchdog timer or by the low voltage detection at a power-on reset circuit. For details, see section 4, Resets or section 13, Watchdog Timer (WDT).

5.3.1 Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes high or the power-on reset is canceled after being held low for the necessary time, this LSI starts reset exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized and the I bit in CCR is set to 1.

RENESAS

2. The reset exception handling vector address is read and transferred to the PC, and then program execution starts from the address indicated by the PC.




Figure 5.1 shows an example of the reset sequence.

Figure 5.1 Reset Sequence (Mode 2)

5.3.2 Interrupts Immediately after Reset

If an interrupt is accepted immediately after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after a reset, make sure that this instruction initializes the SP (example: MOV.L #xx: 32, SP).

5.3.3 On-Chip Peripheral Modules after Reset Is Cancelled

After a reset is cancelled, the module stop control registers (MSTPCRH, MSTPCRL, MSTPCRA, MSTPCRB) are initialized, and all modules except the DTC operate in module stop mode. Therefore, the registers of on-chip peripheral modules cannot be read from or written to. To read from and write to these registers, clear module stop mode. For details on module stop mode, see section 24, Power-Down Modes.

5.4 Interrupt Exception Handling

Interrupts are controlled by the interrupt controller. The sources to start interrupt exception handling are external interrupt sources (NMI, IRQ15 to IRQ0, KIN15 to KIN0, and WUE15 to WUE0) and internal interrupt sources from the on-chip peripheral modules. NMI is an interrupt with the highest priority. For details, see section 6, Interrupt Controller.

Interrupt exception handling is conducted as follows:

- 1. The values in the program counter (PC) and condition code register (CCR) are saved in the stack.
- 2. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

5.5 Trap Instruction Exception Handling

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

Trap instruction exception handling is conducted as follows:

- 1. The values in the program counter (PC) and condition code register (CCR) are saved in the stack.
- 2. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

The TRAPA instruction fetches a start address from a vector table corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 5.4 shows the status of CCR after execution of trap instruction exception handling.

Table 5.4 Status of CCR after Trap Instruction Exception Handling

	CCR			
Interrupt Control Mode	I	UI		
0	Set to 1	Retains value prior to execution		
1	Set to 1	Set to 1		

5.6 Stack Status after Exception Handling

Figure 5.2 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 5.2 Stack Status after Exception Handling



5.7 Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The stack should always be accessed in words or longwords, and the value of the stack pointer (SP: ER7) should always be kept even.

Use the following instructions to save registers:

PUSH.W	Rn	(or MOV.W Rn, @-SP))
PUSH.L	ERn	(or MOV.L ERn, @-SI	P)

Use the following instructions to restore registers:

POP.W	Rn	(or	MOV.W	@SP+,	Rn)
POP.L	ERn	(or	MOV.L	@SP+,	ERn)

Setting SP to an odd value may lead to a malfunction. Figure 5.3 shows an example of what occurs when the SP value is odd.




Figure 5.3 Operation when SP Value Is Odd



Section 6 Interrupt Controller

6.1 Features

• Two interrupt control modes

Two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).

• Priorities settable with ICR

An interrupt control register (ICR) is provided for setting in each module interrupt priority levels for all interrupt requests excluding NMI and address breaks.

• Three-level interrupt mask control

By means of the interrupt control mode, I and UI bits in CCR and ICR, 3-level interrupt mask control is performed.

• Forty-nine external interrupt pins

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge detection can be selected for NMI. Falling-edge, rising-edge, or both-edge detection, or level sensing, can be independently selected for $\overline{IRQ15}$ to $\overline{IRQ0}$. Either of falling-edge or rising-edge detection can be independently selected for $\overline{WUE15}$ to $\overline{WUE0}$. When the EIVS bit in the system control register 3 (SYSCR3) is cleared to 0, the IRQ6 interrupt is generated by $\overline{IRQ6}$ or $\overline{KIN7}$ to $\overline{KIN0}$. The IRQ7 interrupt is generated by $\overline{IRQ7}$ or $\overline{KIN15}$ to $\overline{KIN8}$. When the EIVS bit is set to 1, interrupts are requested on the falling edge of $\overline{KIN15}$ to $\overline{KIN0}$.

- Two interrupt vector addresses are selectable H8S/2140B Group compatible interrupt vector addresses or extended interrupt vector addresses are selected depending on the EIVS bit in system control register 3 (SYSCR3). In extended mode, independent vector addresses are assigned for the interrupt vector addresses of KIN7 to KIN0 or KIN15 to KIN8 interrupts.
- General ports for $\overline{IRQ15}$ to $\overline{IRQ6}$ and $\overline{ExIRQ15}$ to $\overline{ExIRQ06}$ input are selectable






Figure 6.1 Block Diagram of Interrupt Controller



6.2 Input/Output Pins

Table 6.1 summarizes the pins of the interrupt controller.

Table 6.1Pin Configuration

Pin Name	I/O	Function
NMI	Input	Nonmaskable external interrupt pin Rising edge or falling edge can be selected
IRQ15 to IRQ0, ExIRQ15 to ExIRQ6	Input	Maskable external interrupt pins Rising-edge, falling-edge, or both-edge detection, or level- sensing, can be selected individually for each pin. To which pin the IRQ15 to IRQ6 interrupt is input can be selected from the IRQm and ExIRQm pins. (n = 15 to 6)
KIN15 to KIN0	Input	Maskable external interrupt pins
		When EIVS = 0, falling-edge or level-sensing can be selected.
		When EIVS = 1, an interrupt is requested at the falling edge.
WUE15 to WUE0	Input	Maskable external interrupt pins
		Either rising edge or falling edge detection can be selected for each pin.



6.3 **Register Descriptions**

The interrupt controller has the following registers. For details on the system control register (SYSCR), see section 3.2.2, System Control Register (SYSCR). For details on system control register 3 (SYSCR3), see section 3.2.4, System Control Register 3 (SYSCR3).

Table 6.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Interrupt control registers A	ICRA	R/W	H'00	H'FEE8	8
Interrupt control registers B	ICRB	R/W	H'00	H'FEE9	8
Interrupt control registers C	ICRC	R/W	H'00	H'FEEA	8
Interrupt control registers D	ICRD	R/W	H'00	H'FE87	8
Address break control register	ABRKCR	R/W	_	H'FEF4	8
Break address registers A	BARA	R/W	H'00	H'FEF5	8
Break address registers B	BARB	R/W	H'00	H'FEF6	8
Break address registers C	BARC	R/W	H'00	H'FEF7	8
IRQ sense control register 16H	ISCR16H	R/W	H'00	H'FEFA	8
IRQ sense control register 16L	ISCR16L	R/W	H'00	H'FEFB	8
IRQ sense control register H	ISCRH	R/W	H'00	H'FEEC	8
IRQ sense control register L	ISCRL	R/W	H'00	H'FEED	8
IRQ enable register 16	IER16	R/W	H'00	H'FEF8	8
IRQ enable register	IER	R/W	H'00	H'FFC2	8
IRQ status register 16	ISR16	R/W	H'00	H'FEF9	8
IRQ status register	ISR	R/W	H'00	H'FEEB	8
IRQ sense port select register 16	ISSR16	R/W	H'00	H'FEFC	8
IRQ sense port select register	ISSR	R/W	H'00	H'FEFD	8
Keyboard matrix interrupt mask	KMIMRA	R/W	H'FF	H'FFF3	8
register A				H'FE83*1	_
Keyboard matrix interrupt mask	KMIMRB	R/W	H'BF	H'FFF1	8
register B			H'FF* ²	H'FE81*1	_
Wake-up event interrupt mask register A	WUEMRA	R/W	H'FF	H'FE45	8

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Wake-up event interrupt mask register B	WUEMRB	R/W	H'FF	H'FE44	8
Wake-up sense control register A (WUE15 to WUE8)	WUESCRA	R/W	H'00	H'FE84	8
Wake-up sense control register B (WUE7 to WUE0)	WUESCRB	R/W	H'00	H'FE96	8
Wake-up input interrupt status register A (WUE15 to WUE8)	WUESRA	R/W	H'00	H'FE85	8
Wake-up input interrupt status register B (WUE7 to WUE0)	WUESRB	R/W	H'00	H'FE97	8
Wake-up enable register	WUEER	R/W	H'00	H'FE86	8

Notes: 1. Address in the upper cell: when RELOCATE = 0, address in the lower cell: when RELOCATE = 1

2. Address in the upper cell: when EIVS = 0, address in the lower cell: when EIVS = 1

6.3.1 Interrupt Control Registers A to D (ICRA to ICRD)

The ICR registers set interrupt control levels for interrupts other than NMI. The correspondence between interrupt sources and ICRA to ICRD settings is shown in tables 6.3.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ICRn7 to ICRn0	All 0	R/W	Interrupt Control Level
				0: Corresponding interrupt source is interrupt control level 0 (no priority)
				1: Corresponding interrupt source is interrupt control level 1 (priority)

Note: n: A to D



Table 6.3Correspondence between Interrupt Source and ICR (H8S/2140B Group
Compatible Vector Mode: EIVS = 0)

		Register					
Bit	Bit Name	ICRA	ICRB	ICRC	ICRD		
7	ICRn7	IRQ0	A/D converter	SCIF	IRQ8 to IRQ11		
6	ICRn6	IRQ1	TCM_0, TCM_1, TCM_2	SCI_1	IRQ12 to IRQ15		
5	ICRn5	IRQ2, IRQ3	_	_	_		
4	ICRn4	IRQ4, IRQ5	—	IIC_0 (SMBUS)	WUE0 to WUE15		
3	ICRn3	IRQ6, IRQ7	TMR_0	IIC_2	TPU_0		
2	ICRn2	_	TMR_1	_	TPU_1		
1	ICRn1	WDT_0	TMR_X, TMR_Y	LPC	TPU_2		
0	ICRn0	WDT_1	PS2	—	_		

Notes: n: A to D

-: Reserved. The initial value should not be changed.

Table 6.4Correspondence between Interrupt Source and ICR
(Extended Vector Mode: EIVS = 1)

		Register					
Bit	Bit Name	ICRA	ICRB	ICRC	ICRD		
7	ICRn7	IRQ0	A/D converter	SCIF	IRQ8 to IRQ11		
6	ICRn6	IRQ1	TCM_0, TCM_1, TCM_2	SCI_1	IRQ12 to IRQ15		
5	ICRn5	IRQ2, IRQ3	_	_	KIN0 to KIN15		
4	ICRn4	IRQ4, IRQ5	_	IIC_0 (SMBUS)	WUE0 to WUE15		
3	ICRn3	IRQ6, IRQ7	TMR_0	IIC_1, IIC_2	TPU_0		
2	ICRn2	—	TMR_1	—	TPU_1		
1	ICRn1	WDT_0	TMR_X, TMR_Y	LPC	TPU_2		
0	ICRn0	WDT_1	PS2		_		

RENESAS

Notes: n: A to D

--: Reserved. The initial value should not be changed.

6.3.2 Address Break Control Register (ABRKCR)

ABRKCR controls the address breaks. When both the CMF flag and BIE bit are set to 1, an address break is requested.

Bit	Bit Name	Initial Value	R/W	Description
7	CMF	Undefined	R	Condition Match Flag
				Address break source flag. Indicates that an address specified by BARA to BARC is prefetched.
				[Clearing condition]
				When an exception handling is executed for an address break interrupt.
				[Setting condition]
				When an address specified by BARA to BARC is prefetched while the BIE bit is set to 1.
6 to 1	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
0	BIE	0	R/W	Break Interrupt Enable
				Enables or disables address break.
				0: Disabled
				1: Enabled



6.3.3 Break Address Registers A to C (BARA to BARC)

The BAR registers specify an address that is to be a break address. An address in which the first byte of an instruction exists should be set as a break address.

• BARA

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	A23 to A16	All 0	R/W	Addresses 23 to 16
				The A23 to A16 bits are compared with A23 to A16 in the internal address bus.

• BARB

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	A15 to A8	All 0	R/W	Addresses 15 to 8
				The A15 to A8 bits are compared with A15 to A8 in the internal address bus.

• BARC

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	A7 to A1	All 0	R/W	Addresses 7 to 1
				The A7 to A1 bits are compared with A7 to A1 in the internal address bus.
0	_	0	R	Reserved
				This bit is always read as 0 and cannot be modified.



6.3.4 IRQ Sense Control Registers (ISCR16H, ISCR16L, ISCRH, ISCRL)

The ISCR registers select the source that generates an interrupt request at pins $\overline{IRQ15}$ to $\overline{IRQ0}$ or pins $\overline{ExIRQ15}$ to $\overline{ExIRQ6}$.

• ISCR16H

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ15SCB	0	R/W	IRQn Sense Control B
6	IRQ15SCA	0	R/W	IRQn Sense Control A
5	IRQ14SCB	0	R/W	BA
4	IRQ14SCA	0	R/W	00: Interrupt request generated at low level of IRQn – or ExIRQn input
3	IRQ13SCB	0	R/W	01: Interrupt request generated at falling edge of
2	IRQ13SCA	0	R/W	IRQn or ExIRQn input
1	IRQ12SCB	0	R/W	10: Interrupt request generated at rising edge of
0	IRQ12SCA	0	R/W	IRQn or ExIRQn input
				11: Interrupt request generated at both falling and rising edges of IRQn or ExIRQn input
				(n = 15 to 12)
				Note: The IRQn or ExIRQn pin is selected by IRQ sense port select register 16 (ISSR16).



• ISCR16L

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ11SCB	0	R/W	IRQn Sense Control B
6	IRQ11SCA	0	R/W	IRQn Sense Control A
5	IRQ10SCB	0	R/W	BA
4	IRQ10SCA	0	R/W	00: Interrupt request generated at low level of IRQn
3	IRQ9SCB	0	R/W	or ExIRQn input
2	IRQ9SCA	0	R/W	01: Interrupt request generated at falling edge of — IRQn or ExIRQn input
1	IRQ8SCB	0	R/W	10: Interrupt request generated at rising edge of
0	IRQ8SCA	0	R/W	IRQn or ExIRQn input
				 Interrupt request generated at both falling and rising edges of IRQn or ExIRQn input
				(n = 11 to 8)
				Note: The IRQn or ExIRQn pin is selected by IRQ sense port select register 16 (ISSR16).

• ISCRH

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7SCB	0	R/W	IRQn Sense Control B
6	IRQ7SCA	0	R/W	IRQn Sense Control A
5	IRQ6SCB	0	R/W	BA
4	IRQ6SCA	0	R/W	00: Interrupt request generated at low level of IRQn
3	IRQ5SCB	0	R/W	- or ExIRQn input
2	IRQ5SCA	0	R/W	01: Interrupt request generated at falling edge of IRQn or ExIRQn input
1	IRQ4SCB	0	R/W	10: Interrupt request generated at rising edge of
0	IRQ4SCA	0	R/W	IRQn or ExIRQn input
				11: Interrupt request generated at both falling and rising edges of IRQn or ExIRQn input
				(n = 7 to 4)
				Note: The IRQn or ExIRQn pin is selected by the IRQ sense port select register (ISSR). The ExIRQ5 and ExIRQ4 pins are not supported.

• ISCRL

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ3SCB	0	R/W	IRQn Sense Control B
6	IRQ3SCA	0	R/W	IRQn Sense Control A
5	IRQ2SCB	0	R/W	BA
4	IRQ2SCA	0	R/W	00: Interrupt request generated at low level of IRQn
3	IRQ1SCB	0	R/W	- input
2	IRQ1SCA	0	R/W	01: Interrupt request generated at falling edge of IRQn input
1	IRQ0SCB	0	R/W	10: Interrupt request generated at rising edge of
0	IRQ0SCA	0	R/W	IRQn input
				 Interrupt request generated at both falling and rising edges of IRQn input
				(n = 3 to 0)



6.3.5 IRQ Enable Registers (IER16, IER)

The IER registers enable and disable interrupt requests IRQ15 to IRQ0.

• IER16

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ15E	0	R/W	IRQn Enable
6	IRQ14E	0	R/W	The IRQn interrupt request is enabled when this bit
5	IRQ13E	0	R/W	is 1.
4	IRQ12E	0	R/W	(n = 15 to 8)
3	IRQ11E	0	R/W	
2	IRQ10E	0	R/W	
1	IRQ9E	0	R/W	
0	IRQ8E	0	R/W	

• IER

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7E	0	R/W	IRQn Enable
6	IRQ6E	0	R/W	The IRQn interrupt request is enabled when this bit
5	IRQ5E	0	R/W	is 1.
4	IRQ4E	0	R/W	(n = 7 to 0)
3	IRQ3E	0	R/W	
2	IRQ2E	0	R/W	
1	IRQ1E	0	R/W	
0	IRQ0E	0	R/W	

6.3.6 IRQ Status Registers (ISR16, ISR)

The ISR registers are flag registers that indicate the status of IRQ15 to IRQ0 interrupt requests.

• ISR16

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ15F	0	R/(W)*	[Setting condition]
6	IRQ14F	0	R/(W)*	When the interrupt source selected by the ISCR16
5	IRQ13F	0	R/(W)*	registers occurs
4	IRQ12F	0	R/(W)*	[Clearing conditions]
3	IRQ11F	0	R/(W)*	When writing 0 to IRQnF flag after reading
2	IRQ10F	0	R/(W)*	IRQnF = 1
1	IRQ9F	0	R/(W)*	When interrupt exception handling is executed
0	IRQ8F	0	R/(W)*	when low-level detection is set and IRQn or ExIRQn input is high
				 When IRQn interrupt exception handling is executed when falling-edge, rising-edge, or both-edge detection is set
				(n = 15 to 8)
				Note: The IRQn or ExIRQn pin is selected by the IRQ sense port select register 16 (ISSR16).

Note: * Only 0 can be written for clearing the flag.



ISR ٠

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7F	0	R/(W)*	[Setting condition]
6	IRQ6F	0	R/(W)*	When the interrupt source selected by the ISCR
5	IRQ5F	0	R/(W)*	registers occurs
4	IRQ4F	0	R/(W)*	[Clearing conditions]
3	IRQ3F	0	R/(W)*	When writing 0 to IRQnF flag after reading
2	IRQ2F	0	R/(W)*	IRQnF = 1
1	IRQ1F	0	R/(W)*	When interrupt exception handling is executed
0	IRQ0F	0	R/(W)*	when low-level detection is set and IRQn or ExIRQn input is high
				When IRQn interrupt exception handling is
				executed when falling-edge, rising-edge, or
				both-edge detection is set
				(n = 7 to 0)
				Note: The IRQn or ExIRQn pin is selected by the IRQ sense port select register (ISSR). The ExIRQ5 to ExIRQ0 pins are not supported.

* Only 0 can be written for clearing the flag. Note:

6.3.7 IRQ Sense Port Select Registers (ISSR16) IRQ Sense Port Select Registers (ISSR)

The ISSR16 and ISSR registers select the external interrupt input for IRQ15 to IRQ0 from the pins $\overline{IRQ15}$ to $\overline{IRQ7}$ and $\overline{ExIRQ15}$ to $\overline{ExIRQ7}$.

Bit	Bit Name	Initial Value	R/W	Description
7	ISS15	0	R/(W)	0: Selects P97/IRQ15
				1: Selects PG7/ExIRQ15
6	ISS14	0	R/(W)	0: Selects P95/IRQ14
				1: Selects PG6/ExIRQ14
5	ISS13	0	R/(W)	0: Selects P94/IRQ13
				1: Selects PG5/ExIRQ13
4	ISS12	0	R/(W)	0: Selects P93/IRQ12
				1: Selects PG4/ExIRQ12
3	ISS11	0	R/(W)	0: Selects PF3/IRQ11
				1: Selects PG3/ExIRQ11
2	ISS10	0	R/(W)	0: Selects PF2/IRQ10
				1: Selects PG2/ExIRQ10
1	ISS9	0	R/(W)	0: Selects PF1/IRQ9
				1: Selects PG1/ExIRQ9
0	ISS8	0	R/(W)	0: Selects PF0/IRQ8
				1: Selects PG0/ExIRQ8

• ISSR16

• ISSR

Bit	Bit Name	Initial Value	R/W	Description
7	ISS7	0	R/(W)	0: Selects P67/IRQ7
				1: Selects PH1/ExIRQ7
6 to 0	_	All 0	R/(W)	Reserved
				The initial value should not be changed.

6.3.8 Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMRB) Wake-up Event Interrupt Mask Registers (WUEMRA, WUEMRB)

The KMIMR and WUEMR registers enable or disable key-sensing interrupt inputs ($\overline{\text{KIN15}}$ to $\overline{\text{KIN0}}$) and wake-up event interrupt inputs ($\overline{\text{WUE15}}$ to $\overline{\text{WUE0}}$).

• KMIMRA

Bit	Bit Name	Initial Value	R/W	Description
7	KMIMR15	1	R/W	Keyboard Matrix Interrupt Mask
6	KMIMR14	1	R/W	These bits enable or disable a key-sensing input
5	KMIMR13	1	R/W	interrupt request (KIN15 to KIN8).
4	KMIMR12	1	R/W	0: Enables a key-sensing input interrupt request
3	KMIMR11	1	R/W	1: Disables a key-sensing input interrupt request
2	KMIMR10	1	R/W	
1	KMIMR9	1	R/W	
0	KMIMR8	1	R/W	

• KMIMRB

Bit	Bit Name	Initial Value	R/W	Description
7	KMIMR7	1	R/W	Keyboard Matrix Interrupt Mask
6	KMIMR6	0/1*	R/W	These bits enable or disable a key-sensing input
5	KMIMR5	1	R/W	interrupt request (KIN7 to KIN0).
4	KMIMR4	1	R/W	0: Enables a key-sensing input interrupt request
3	KMIMR3	1	R/W	1: Disables a key-sensing input interrupt request
2	KMIMR2	1	R/W	When the EIVS bit in SYSCR3 is cleared to 0, the
1	KMIMR1	1	R/W	KMIMR6 bit also simultaneously controls enabling and disabling of the IRQ6 interrupt request. When
0	KMIMR0	1	R/W	the EIVS bit is cleared to 0, the KMIMR6 bit becomes 0.
Nata	* The initial			0 and the initial value is 1 when FIV/0 FIV/0 1

Note: * The initial value is 0 when EIVS = 0 and the initial value is 1 when EIVS EIVS = 1.

• WUEMRA

Bit	Bit Name	Initial Value	R/W	Description
7	WUEMR15	1	R/W	Wake-Up Event Interrupt Mask
6	WUEMR14	1	R/W	These bits enable or disable a wake-up event input
5	WUEMR13	1	R/W	interrupt request (WUE15 to WUE8).
4	WUEMR12	1	R/W	0: Enables a wake-up event input interrupt request
3	WUEMR11	1	R/W	1: Disables a wake-up event input interrupt request
2	WUEMR10	1	R/W	
1	WUEMR9	1	R/W	
0	WUEMR8	1	R/W	

• WUEMRB

Bit	Bit Name	Initial Value	R/W	Description
7	WUEMR7	1	R/W	Wake-Up Event Interrupt Mask
6	WUEMR6	1	R/W	These bits enable or disable a wake-up event input
5	WUEMR5	1	R/W	interrupt request (WUE7 to WUE0).
4	WUEMR4	1	R/W	0: Enables a wake-up event input interrupt request
3	WUEMR3	1	R/W	1: Disables a wake-up event input interrupt request
2	WUEMR2	1	R/W	
1	WUEMR1	1	R/W	
0	WUEMR0	1	R/W	




Figure 6.2 shows the relation between the IRQ7 and IRQ6 interrupts, KMIMRA and KMIMRB in H8S/2140B Group compatible vector mode. The relation in extended vector mode is shown in figure 6.3.




Figure 6.2 Relation between IRQ7/IRQ6 Interrupts and KIN15 to KIN0 Interrupts, KMIMRA, and KMIMRB (H8S/2140B Group Compatible Vector Mode: EIVS = 0)



In H8S/2140B Group compatible vector mode, interrupt input from the $\overline{IRQ7}$ pin is ignored when even one of the KMIMR15 to KMIMR8 bits is cleared to 0. If the $\overline{KIN7}$ to $\overline{KIN0}$ pins or $\overline{KIN15}$ to $\overline{KIN8}$ pins are specified to be used as key-sensing interrupt input pins and wake-up event interrupt input pins, the interrupt sensing condition for the corresponding interrupt source (IRQ6 or IRQ7) must be set to low-level sensing or falling-edge sensing. Note that interrupt input cannot be made from the $\overline{ExIRQ6}$ pin.




Figure 6.3 Relation between IRQ7 and IRQ6 Interrupts, KIN15 to KIN0 Interrupts, KMIMRA, and KMIMRB (Extended Vector Mode: EIVS = 1)

In extended vector mode, the initial value of the KMIMR6 bit is 1. Accordingly, it does not enable of disable the $\overline{IRQ6}$ pin interrupt. The interrupt input from the $\overline{ExIRQ6}$ pin becomes the IRQ6 interrupt request.



6.3.9 Wake-Up Sense Control Register (WUESCRA, WUESCRB) Wake-Up Input Interrupt Status Register (WUESRA, WUESRB) Wake-Up Enable Register (WUEER)

WUESCR, WUESR, and WUEER select the interrupt source of the wake-up event interrupt inputs (WUE15 to WUE0) and enable or disable the interrupt request flag registers and interrupts.

WUESCRA

Bit	Bit Name	Initial Value	R/W	Description
7	WUE15SC	0	R/W	Wake-Up Event Interrupt Source Select
6	WUE14SC	0	R/W	These bits select the source that generates an
5	WUE13SC	0	R/W	interrupt request at wake-up event interrupt inputs (WUE15 to WUE0).
4	WUE12SC	0	R/W	0: Interrupt request generated at falling edge of
3	WUE11SC	0	R/W	WUEn input
2	WUE10SC	0	R/W	1: Interrupt request generated at rising edge of
1	WUE9SC	0	R/W	WUEn input
0	WUE8SC	0	R/W	(n = 15 to 8)

WUESCRB

Bit	Bit Name	Initial Value	R/W	Description
7	WUE7SC	0	R/W	Wake-Up Event Interrupt Source Select
6	WUE6SC	0	R/W	These bits select the source that generates an
5	WUE5SC	0	R/W	interrupt request at wake-up event interrupt inputs
4	WUE4SC	0	R/W	(WUE7 to WUE0).
3	WUE3SC	0	R/W	0: Interrupt request generated at falling edge of WUEn input
2	WUE2SC	0	R/W	1: Interrupt request generated at rising edge of
1	WUE1SC	0	R/W	WUEn input
0	WUE0SC	0	R/W	(n = 7 to 0)


• W	WUESRA							
Bit	Bit Name	Initial Value	R/W	Description				
7	WUE15F	0	R/(W)*	Wake-Up Input Interrupt (WUE15 to WUE8)				
6	WUE14F	0	R/(W)*	Request Flag Register				
5	WUE13F	0	R/(W)*	These bits are status flags that indicate that wake- up input interrupts (WUE15 to WUE8) are				
4	WUE12F	0	R/(W)*	requested.				
3	WUE11F	0	R/(W)*	[Setting condition]				
2	WUE10F	0	R/(W)*	When a wake-up input interrupt is generated				
1	WUE9F	0	R/(W)*	[Clearing condition]				
0	WUE8F	0	R/(W)*	When 0 is written after reading 1				

Note: * Only 0 can be written to clear the flag.

• WUESRB

Bit	Bit Name	Initial Value	R/W	Description
7	WUE7F	0	R/(W)*	Wake-Up Input Interrupt (WUE7 to WUE0) Request
6	WUE6F	0	R/(W)*	Flag Register
5	WUE5F	0	R/(W)*	These bits are status flags that indicate that wake- up input interrupts (WUE7 to WUE0) are requested.
4	WUE4F	0	R/(W)*	
3	WUE3F	0	R/(W)*	[Setting condition]
2	WUE2F	0	R/(W)*	When a wake-up input interrupt is generated
1	WUE1F	0	R/(W)*	[Clearing condition]
0	WUE0F	0	R/(W)*	When 0 is written after reading 1

Note: * Only 0 can be written to clear the flag.



• WUEER

Bit	Bit Name	Initial Value	R/W	Description
7	WUEAE	0	R/W	WUE15 to WUE8 Enable
				The WUE interrupt request is enabled when this bit is 1.
				0: Wake-up input interrupt request is disabled
				1: Wake-up input interrupt request is enabled
6	WUEBE	0	R/W	WUE7 to WUE0 Enable
				The WUE interrupt request is enabled when this bit is 1.
				0: Wake-up input interrupt request is disabled
				1: Wake-up input interrupt request is enabled
5 to 0	_	All 0		Reserved
				The initial values should not be changed



6.4 Interrupt Sources

6.4.1 External Interrupt Sources

The interrupt sources of external interrupts are NMI, IRQ15 to IRQ0, KIN15 to KIN0 and WUE15 to WUE0. These interrupts can be used to restore this LSI from software standby mode.

(1) NMI Interrupt

The nonmaskable external interrupt NMI is the highest-priority interrupt, and is always accepted regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or falling edge on the NMI pin.

(2) IRQ15 to IRQ0 Interrupts:

Interrupts IRQ15 to IRQ0 are requested by an input signal at pins $\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$ or pins $\overline{\text{ExIRQ15}}$ to $\overline{\text{ExIRQ6}}$. Interrupts IRQ15 to IRQ0 have the following features:


- The interrupt exception handling for interrupt requests IRQ15 to IRQ0 can be started at an independent vector address.
- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins IRQ15 to IRQ0 or pins ExIRQ15 to ExIRQ6.
- Enabling or disabling of interrupt requests IRQ15 to IRQ0 can be selected with IER.
- The status of interrupt requests IRQ15 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.


When the interrupts are requested while IRQ15 to IRQ0 interrupt requests are generated at low level of \overline{IRQn} input, hold the corresponding \overline{IRQ} input at low level until the interrupt handling starts. Then put the relevant \overline{IRQ} input back to high level within the interrupt handling routine and clear the IRQnF bit (n = 15 to 0) in ISR to 0. If the relevant IRQ input is put back to high level before the interrupt handling starts, the relevant interrupt may not be executed.

The detection of IRQ15 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. Therefore, when a pin is used as an external interrupt input pin, clear the DDR bit of the corresponding port to 0 so it is not used as an I/O pin for another function.



A block diagram of interrupts IRQ15 to IRQ0 is shown in figure 6.4.





(3) KIN15 to KIN0 Interrupts

Interrupts KIN15 to KIN0 are requested by the input signals on pins $\overline{\text{KIN15}}$ to $\overline{\text{KIN0}}$. Functions of interrupts KIN15 to KIN0 change as follows according to the setting of the EIVS bit in system control register 3 (SYSCR3).

- H8S/2140B Group compatible vector mode (EIVS = 0 in SYSCR3)
 - Interrupts KIN15 to KIN8 correspond to interrupt IRQ7, and interrupts KIN7 to KIN0 correspond to interrupt IRQ6. The pin conditions for generating an interrupt request, whether the interrupt request is enabled, interrupt control level setting, and status of the interrupt request for the above interrupts are in accordance with the settings and status of the relevant interrupts IRQ7 and IRQ6.
 - KIN15 to KIN0 interrupt requests can be masked by using KMIMRA and KMIMRB.
 - If the $\overline{\text{KIN7}}$ to $\overline{\text{KIN0}}$ pins are specified to be used as key-sensing interrupt input pins, the interrupt sensing condition for the corresponding interrupt source (IRQ6 or IRQ7) must be set to low-level sensing or falling-edge sensing.
 - When using the IRQ6 pin as the IRQ6 interrupt input pin, the KMIMR6 bit must be cleared to 0. When using the IRQ7 pin as the IRQ7 interrupt input pin, the KMIMR15 to KMIMR8 bits must all be set to 1. If even one of these bits is cleared to 0, the IRQ7 interrupt input from the IRQ7 pin is ignored.

- Extended vector mode (EIVS = 1 in SYSCR3)
 - Interrupts KIN15 to KIN8 and KIN7 to KIN0, each form a group. The interrupt exception handling for an interrupt request from the same group is started at the same vector address.
 - Interrupt requests are generated on the falling edge of pins $\overline{\text{KIN15}}$ to $\overline{\text{KIN0}}$.
 - Interrupt requests KIN15 to KIN0 can be masked by using KMIMRA and KMIMRB.
 - The status of interrupt requests KIN15 to KIN0 are not indicated. An IRQ6 interrupt is enabled only by input to the ExIRQ6 pin. The IRQ6 pin is only available for a KIN interrupt input, and functions as the KIN6 pin. The initial value of the KMIMR6 bit is 1. For the IRQ7 interrupt, either the IRQ7 pin or ExIRQ7 pin can be selected as the input pin using the ISS7 bit. The IRQ7 interrupt is not affected by the settings of bits KMIMR15 to KMIMR8. The detection of interrupts KIN15 to KIN0 does not depend on whether the relevant pin has been set for input or output. Therefore, when a pin is used as an external interrupt input pin, clear the DDR bit of the corresponding port to 0 so it is not used as an I/O pin for another function.

(4) WUE15 to WUE0 Interrupts

Interrupts WUE15 to WUE0 are requested by an input signal at pins $\overline{WUE15}$ to $\overline{WUE0}$. Interrupts WUE15 to WUE0 have the following features:

- WUE15 to WUE8 and WUE7 to WUE0, each form a group. The interrupt exception
 handling for an interrupt request from the same group is started at the same vector address
- Selecting either of the falling edge or the rising edge for interrupt request at pins $\overline{\text{WUE15}}$ to $\overline{\text{WUE0}}$ can be made with WUESCR.
- Interrupt requests WUE15 to WUE0 can be masked by using WUEER.
- The status of interrupt requests WUE15 to WUE0 is indicated in WUESR. WUESR flags can be cleared to 0 by software

The detection of interrupts WUE15 to WUE0 does not depend on whether the relevant pin has been set for input or output. Therefore, when a pin is used as an external interrupt input pin, clear the DDR bit of the corresponding port to 0 so it is not used as an I/O pin for another function.

A block diagram of interrupts WUE15 to WUE0 is shown in figure 6.5.




Figure 6.5 Block Diagram of Interrupts WUE15 to WUE0

6.4.2 Internal Interrupt Sources

Internal interrupts issued from the on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that individually select enabling or disabling of these interrupts. When the enable bit for a particular interrupt source is set to 1, an interrupt request is sent to the interrupt controller.
- The control level for each interrupt can be set by ICR.



6.5 Interrupt Exception Handling Vector Tables

Tables 6.5 and 6.6 list interrupt exception handling sources, vector addresses, and interrupt priorities. H8S/2140B Group compatible vector mode or extended vector mode can be selected for the vector addresses by the EIVS bit in system control register 3 (SYSCR3).

For default priorities, the lower the vector number, the higher the priority. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed.

An interrupt control level can be specified for a module to which an ICR bit is assigned. Interrupt requests from modules that are set to interrupt control level 1 (priority) by the interrupt control level and the I and UI bits in CCR are given priority and processed before interrupt requests from modules that are set to interrupt control level 0 (no priority).

Origin of			Vector Address			
Interrupt Source	Name	Vector Number	Advanced Mode	ICR	Priority	
External pin	NMI	7	H'00001C	_	High	
	IRQ0	16	H'000040	ICRA7	- 1	
	IRQ1	17	H'000044	ICRA6	_	
	IRQ2 IRQ3	18 19	H'000048 H'00004C	ICRA5	_	
	IRQ4 IRQ5	20 21	H'000050 H'000054	ICRA4	-	
	IRQ6, KIN7 to KIN0 IRQ7, KIN15 to KIN8	22 23	H'000058 H'00005C	ICRA3	-	
_	Reserved for system use	24	H'000060	_	-	
WDT_0	WOVI0 (Interval timer)	25	H'000064	ICRA1	-	
WDT_1	WOVI1 (Interval timer)	26	H'000068	ICRA0	-	
_	Address break	27	H'00006C	_	-	
A/D converter	ADI (A/D conversion end)	28	H'000070	ICRB7	-	
_	Reserved for system use	29 	H'000074	_	_	
		31	H'00007C			
External pin	WUE7 to WUE0 WUE15 to WUE8	32 33	H'000080 H'000084	ICRD4	Low	

Table 6.5Interrupt Sources, Vector Addresses, and Interrupt Priorities
(H8S/2140B Group Compatible Vector Mode)



Origin of Interrupt		Vector	Vector Address		
Source	Name	Number	Advanced Mode	ICR	Priority
TPU_0	TGI0A (TGR0A input capture/compare match)	34	H'000088	ICRD3	High
	TGI0B (TGR0B input capture/compare match)	35	H'00008C		
	TGIOC (TGROC input capture/compare match)	36	H'000090		
	TGI0D (TGR0D input capture/compare match)	37	H'000094		
	TGIOV (Overflow 0)	38	H'000098		_
TPU_1	TGI1A (TGR1A input capture/compare match)	39	H'00009C	ICRD2	
	TGI1B (TGR1B input capture/compare match)	40	H'0000A0		
	TGI1V (Overflow 1) TGI1U (Underflow 1)	41 42	H'0000A4 H'0000A8		
TPU_2	TGI2A (TGR2A input capture/compare match)	43	H'0000AC	ICRD1	_
	TGI2B (TGR2B input capture/compare match)	44	H'0000B0		
	TGI2V (Overflow 2)	45	H'0000B4		
	TGI2U (Underflow 2)	46	H'0000B8		_
	Reserved for system use	47	H'0000BC	_	_
TCM_0	TICI0 (Input capture) TCMI0 (Compare match) TOVMI0 (Cycle overflow) TUDI0 (Cycle underflow) TOVI0 (Overflow)	48	H'0000C0	ICRB6	
TCM_1	TICI1 (Input capture) TCMI1 (Compare match) TOVMI1 (Cycle overflow) TUDI1 (Cycle underflow) TOVI1 (Overflow)	49	H'0000C4		
TCM_2	TICl2 (Input capture) TCMI2 (Compare match) TOVMI2 (Cycle overflow) TUDI2 (Cycle underflow) TOVI2 (Overflow)	50	H'0000C8	ICRB6	
_	Reserved for system use	51	H'0000CC	_	
		55	H'0000DC		Low

Origin of Interrupt		Vector	Vector Address	—	
Source	Name	Number	Advanced Mode	ICR	Priority
External pin	IRQ8	56	H'0000E0	ICRD7	High
	IRQ9 IRQ10	57 58	H'0000E4 H'0000E8		
	IRQ10	58 59	H'0000EC		
	IRQ12	60	H'0000F0	ICRD6	-
	IRQ12	61	H'0000F4		
	IRQ14	62	H'0000F8		
	IRQ15	63	H'0000FC		
TMR_0	CMIA0 (Compare match A)	64	H'000100	ICRB3	-
	CMIB0 (Compare match B)	65	H'000104		
	OVI0 (Overflow)	66	H'000108		
_	Reserved for system use	67	H'00010C	_	
TMR_1	CMIA1 (Compare match A)	68	H'000110	ICRB2	_
	CMIB1 (Compare match B)	69	H'000114		
	OVI1 (Overflow)	70	H'000118		_
	Reserved for system use	71	H'00011C	_	_
TMR_X	CMIAY (Compare match A)	72	H'000120	ICRB1	
TMR_Y	CMIBY (Compare match B)	73	H'000124		
	OVIY (Overflow)	74	H'000128		
	ICIX (Input capture)	75	H'00012C		
	CMIAX (Compare match A)	76	H'000130		
	CMIBX (Compare match B) OVIX (Overflow)	77 78	H'000134		
	· · · ·		H'000138		_
_	Reserved for system use	79 	H'00013C	_	
		81	H'000144		
SCIF	SCIF (SCIF interrupt)	82	H'000148	ICRC7	
_	Reserved for system use	83	H'00014C	—	_
SCI_1	ERI1 (Reception error 1)	84	H'000150	ICRC6	_
	RXI1 (Reception completion 1)	85	H'000154		
	TXI1 (Transmission data empty 1)	86	H'000158		
	TEI1 (Transmission end 1)	87	H'00015C		_
_	Reserved for system use	88 	H'000160	_	
		91	H'00016C		
IIC_0 (SMBUS)	IICI0 (1-byte transmission/reception completion)	92	H'000170	ICRC4	-
_	Reserved for system use	93	H'000174	_	-
	-	94	H'000178		
IIC_2	IICI2 (1-byte transmission/reception completion)	95	H'00017C	ICRC3	Low

Origin of			Vector Address		
Interrupt Source	Name	Vector Number	Advanced Mode	ICR	Priority
PS2	KBIA (Reception completion A) KBIB (Reception completion B)	96 97	H'000180 H'000184	ICRB0	High
_	Reserved for system use	98	H'000188	—	- T
PS2	KBTIA (Transmission completion A)/ KBCA (1st KCLKA)	99	H'00018C	ICRB0	_
	KBTIB (Transmission completion B)/ KBCB (1st KCLKB)	100	H'000190		
_	Reserved for system use	101	H'000194	_	_
		105	H'0001A4		
LPC	OBEI (ODR1 to 4 transmission completion)	106	H'0001A8	ICRC1	_
	IBFI4 (IDR4 reception completion)	107	H'0001AC		
	ERRI (Transfer error, etc.)	108	H'0001B0		
	IBFI1 (IDR1 reception completion)	109	H'0001B4		
	IBFI2 (IDR2 reception completion)	110	H'0001B8		
	IBFI3 (IDR3 reception completion)	111	H'0001BC		
_	Reserved for system use	112	H'0001C0	—	_
		127	H'0001FC		Low



Origin of			Vector Address		
Interrupt Source	Name	Vector Number	Advanced Mode	ICR	Priority
External pin	NMI	7	H'00001C	_	High
	IRQ0	16	H'000040	ICRA7	_ ↑
	IRQ1	17	H'000044	ICRA6	_
	IRQ2 IRQ3	18 19	H'000048 H'00004C	ICRA5	_
	IRQ4 IRQ5	20 21	H'000050 H'000054	ICRA4	_
	IRQ6 IRQ7	22 23	H'000058 H'00005C	ICRA3	
	Reserved for system use	24	H'000060	—	_
WDT_0	WOVI0 (Interval timer)	25	H'000064	ICRA1	
WDT_1	WOVI1 (Interval timer)	26	H'000068	ICRA0	
_	Address break	27	H'00006C	_	_
A/D converter	ADI (A/D conversion end)	28	H'000070	ICRB7	_
_	Reserved for system use	29	H'000074	_	_
External pin	KIN7 to KIN0 KIN15 to KIN8	30 31	H'000078 H'00007C	ICRD5	_
	WUE7 to WUE0 WUE15 to WUE8	32 33	H'000080 H'000084	ICRD4	_
TPU_0	TGI0A (TGR0A input capture/compare match)	34	H'000088	ICRD3	_
	TGI0B (TGR0B input capture/compare match) TGI0C (TGR0C input	35 36	H'00008C H'000090		
	capture/compare match) TGI0D (TGR0D input capture/compare match)	37	H'000094		
	TGI0V (Overflow 0)	38	H'000098		
TPU_1	TGI1A (TGR1A input capture/compare match)	39	H'00009C	ICRD2	_
	TGI1B (TGR1B input capture/compare match)	40	H'0000A0		
	TGI1V (Overflow 1) TGI1U (Underflow 1)	41 42	H'0000A4 H'0000A8		Low

Table 6.6Interrupt Sources, Vector Addresses, and Interrupt Priorities
(Extended Vector Mode)

Origin of			Vector Address		
Interrupt Source	Name	Vector Number	Advanced Mode	ICR	Priority
TPU_2	TGI2A (TGR2A input capture/compare match)	43	H'0000AC	ICRD1	High
	TGI2B (TGR2B input capture/compare match)	44	H'0000B0		1
	TGI2V (Overflow 1)	45	H'0000B4		
	TGI2U (Underflow 2)	46	H'0000B8		
_	Reserved for system use	47	H'0000BC	_	_
TCM_0	TICI0 (Input capture) TCMI0 (Compare match) TOVMI0 (Cycle overflow) TUDI0 (Cycle underflow) TOVI0 (Overflow)	48	H'0000C0	ICRB6	
TCM_1	TICI1 (Input capture) TCMI1 (Compare match) TOVMI1 (Cycle overflow) TUDI1 (Cycle underflow) TOVI1 (Overflow)	49	H'0000C4		
TCM_2	TICI2 (Input capture) TCMI2 (Compare match) TOVMI2 (Cycle overflow) TUDI2 (Cycle underflow) TOVI2 (Overflow)	50	H'0000C8		
_	Reserved for system use	51 	H'0000CC	—	_
		55	H'0000DC		
External pin	IRQ8	56	H'0000E0	ICRD7	
	IRQ9	57	H'0000E4		
	IRQ10	58	H'0000E8		
	IRQ11	59	H'0000EC		
	IRQ12	60	H'0000F0	ICRD6	
	IRQ13	61	H'0000F4		
	IRQ14	62	H'0000F8		
	IRQ15	63	H'0000FC		
TMR_0	CMIA0 (Compare match A)	64	H'000100	ICRB3	
	CMIB0 (Compare match B)	65	H'000104		
	OVI0 (Overflow)	66	H'000108		
_	Reserved for system use	67	H'00010C	_	-
TMR_1	CMIA1 (Compare match A)	68	H'000110	ICRB2	_
	CMIB1 (Compare match B)	69	H'000114		I
	OVI1 (Overflow)	70	H'000118		Low

Origin of			Vector Address		
Interrupt Source	Name	Vector Number	Advanced Mode	ICR	Priority
_	Reserved for system use	71	H'00011C	—	High
TMR_X TMR_Y	CMIAY (Compare match A) CMIBY (Compare match B) OVIY (Overflow) ICIX (Input capture) CMIAX (Compare match A) CMIBX (Compare match B) OVIX (Overflow)	72 73 74 75 76 77 78	H'000120 H'000124 H'000128 H'00012C H'000130 H'000134 H'000138	ICRB1	
—	Reserved for system use	79 	H'00013C	_	
		81	H'000144		
SCIF	SCIF (SCIF interrupt)	82	H'000148	ICRC7	-
_	Reserved for system use	83	H'00014C	_	-
SCI_1	ERI1 (Reception error 1) RXI1 (Reception completion 1) TXI1 (Transmission data empty 1) TEI1 (Transmission end 1)	84 85 86 87	H'000150 H'000154 H'000158 H'00015C	ICRC6	-
_	Reserved for system use	88 91	H'000160 H'00016C		-
IIC_0 (SMBUS)	IICI0 (1-byte transmission/reception completion)	92	H'000170	ICRC4	-
_	Reserved for system use	93	H'000174	_	-
		94	H'000178		
IIC_2	IICl2 (1-byte transmission/reception completion)	95	H'00017C	ICRC3	-
PS2	KBIA (Reception completion A)	96	H'000180	ICRB0	
	KBIB (Reception completion B)	97	H'000184		-
	Reserved for system use	98	H'000188		_
PS2	KBTIA (Transmission completion A)/ KBCA (1st KCLKA) KBTIB (Transmission completion B)/ KBCB (1st KCLKB)	99 100	H'00018C H'000190	ICRB0	
_	Reserved for system use	101	H'000194	—	-
		 105	 H'0001A4		Low

Origin of			Vector Address		
Interrupt Source	Name	Vector Number	Advanced Mode	ICR	Priority
LPC	OBEI (ODR1 to 4 transmission completion)	106	H'0001A8	ICRC1	High ▲
	IBFI4 (IDR4 reception completion)	107	H'0001AC		
	ERRI (Transfer error, etc.)	108	H'0001B0		
	IBFI1 (IDR1 reception completion)	109	H'0001B4		
	IBFI2 (IDR2 reception completion)	110	H'0001B8		
	IBFI3 (IDR3 reception completion)	111	H'0001BC		
_	Reserved for system use	112	H'0001C0	_	-
		127	H'0001FC		Low



6.6 Interrupt Control Modes and Interrupt Operation

The interrupt controller has two modes: interrupt control mode 0 and interrupt control mode 1. Interrupt operations differ depending on the interrupt control mode. NMI and address break interrupts are always accepted except for in the reset state. The interrupt control mode is selected by SYSCR. Table 6.7 shows the interrupt control modes.

Interrupt	SYSCR		Priority				
Control Mode			Setting Registers	Interrupt Mask Bits	Description		
0	0	0	ICR	Ι	Interrupt mask control is performed by the I bit. Priority levels can be set with ICR.		
1	0	1	ICR	I, UI	3-level interrupt mask control is performed by the I and UI bits. Priority levels can be set with ICR.		

Table 6.7 Interrupt Control Modes

Figure 6.6 shows a block diagram of the priority determination circuit.





Figure 6.6 Block Diagram of Interrupt Control Operation



(1) Interrupt Acceptance Control and 3-Level Control

In interrupt control modes 0 and 1, interrupt acceptance control and 3-level mask control is performed by means of the I and UI bits in CCR and ICR (control level).

Table 6.8 shows the interrupts selected in each interrupt control mode.

	Interrupt Mask Bits		_ Selected Interrupts			
Interrupt Control Mode	I UI					
0	0	*	All interrupts (interrupt control level 1 has priority)			
	1	*	NMI and address break interrupts			
1	0	*	All interrupts (interrupt control level 1 has priority)			
	1	0	NMI, address break, and interrupt control level 1 interrupts			
		1	NMI and address break interrupts			

[Legend]

*: Don't care

(2) Default Priority Determination

The priority is determined for the selected interrupt, and a vector number is generated.

If the same value is set for ICR, acceptance of multiple interrupts is enabled, and so only the interrupt source with the highest priority according to the preset default priorities is selected and has a vector number generated.

Interrupt sources with a lower priority than the accepted interrupt source are held pending.



Table 6.9 shows operations and control signal functions in each interrupt control mode.

Interrupt	Setting			Interrupt Acceptance Control 3-Level Control			_ Default Priority
Control Mode	INTM1	INTM0	-	I	UI	ICR	Determination
0	0	0	0	IM	_	PR	0
1		1	0	IM	IM	PR	0

Table 6.9 Operations and Control Signal Functions in Each Interrupt Control Mode

[Legend]

O: Interrupt operation control is performed

- IM: Used as an interrupt mask bit
- PR: Priority is set
- -: Not used

6.6.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests other than NMI and address break are masked by ICR and the I bit of CCR in the CPU. Figure 6.7 shows a flowchart of the interrupt acceptance operation.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. According to the interrupt control level specified in ICR, the interrupt controller only accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.
- 3. If the I bit in CCR is set to 1, the interrupt controller holds pending interrupt requests other than NMI and address break. If the I bit is cleared to 0, any interrupt request is accepted.
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except for NMI and address break interrupts.

7. The CPU generates a vector address for the accepted interrupt request and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.




Figure 6.7 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0

6.6.2 Interrupt Control Mode 1

In interrupt control mode 1, mask control is applied to three levels for interrupt requests other than NMI and address break by comparing the I and UI bits in CCR in the CPU, and the ICR setting.

- An interrupt request with interrupt control level 0 is accepted when the I bit in CCR is cleared to 0. When the I bit is set to 1, the interrupt request is held pending.
- An interrupt request with interrupt control level 1 is accepted when the I bit or UI bit in CCR is cleared to 0. When both the I and UI bits are set to 1, the interrupt request is held pending.

For instance, the state transition when the interrupt enable bit corresponding to each interrupt is set to 1, and ICRA to ICRD are set to H'20, H'00, H'00, and H'00, respectively (IRQ2 and IRQ3 interrupts are set to interrupt control level 1, and other interrupts are set to interrupt control level 0) is shown below. Figure 6.8 shows a state transition diagram.

- All interrupt requests are accepted when I = 0. (Priority order: NMI > IRQ2 > IRQ3 > address break > IRQ0 > IRQ1 ...)
- Only NMI, IRQ2, IRQ3, and address break interrupt requests are accepted when I = 1 and UI = 0.
- Only NMI and address break interrupt requests are accepted when I = 1 and UI = 1.




Figure 6.8 State Transition in Interrupt Control Mode 1

Figure 6.9 shows a flowchart of the interrupt acceptance operation.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. According to the interrupt control level specified in ICR, the interrupt controller only accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.
- 3. An interrupt request with interrupt control level 1 is accepted when the I bit is cleared to 0, or when the I bit is set to 1 while the UI bit is cleared to 0.

An interrupt request with interrupt control level 0 is accepted when the I bit is cleared to 0. When both the I and UI bits are set to 1, only NMI and address break interrupt requests are accepted, and other interrupts are held pending.

When the I bit is cleared to 0, the UI bit does not affect acceptance of interrupt requests.

- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. The I and UI bits in CCR are set to 1. This masks all interrupts except for NMI and address break interrupts.
- 7. The CPU generates a vector address for the accepted interrupt request and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.






Figure 6.9 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 1

6.6.3 Interrupt Exception Handling Sequence

Figure 6.10 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.




Figure 6.10 Interrupt Exception Handling

6.6.4 Interrupt Response Times

Table 6.10 shows interrupt response times – the intervals between generation of an interrupt request and execution of the first instruction in the interrupt handling routine.

Table 6.10	Interrupt Response Times
-------------------	--------------------------

No.	Execution Status	Advanced Mode
1	Interrupt priority determination*1	3
2	Number of wait states until executing instruction ends* ²	1 to 21
3	Saving of PC and CCR in stack	2
4	Vector fetch	2
5	Instruction fetch*3	2
6	Internal processing*4	2
	Total (using on-chip memory)	12 to 32

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and prefetch of interrupt handling routine.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.



6.7 Address Breaks

6.7.1 Features

With this LSI, it is possible to identify the prefetch of a specific address by the CPU and generate an address break interrupt, using the ABRKCR and BAR registers. When an address break interrupt is generated, address break interrupt exception handling is executed.

This function can be used to detect the beginning of execution of a bug location in the program, and branch to a correction routine.

6.7.2 Block Diagram

Figure 6.11 shows a block diagram of the address break function.




Figure 6.11 Block Diagram of Address Break Function



6.7.3 Operation

ABRKCR and BAR settings can be made so that an address break interrupt is generated when the CPU prefetches the address set in BAR. This address break function issues an interrupt request to the interrupt controller when the address is prefetched, and the interrupt controller determines the interrupt priority. When the interrupt is accepted, interrupt exception handling is started on completion of the currently executing instruction. With an address break interrupt, interrupt mask control by the I and UI bits in the CPU's CCR is ineffective.

The register settings when the address break function is used are as follows.

- 1. Set the break address in bits A23 to A1 in BAR.
- 2. Set the BIE bit in ABRKCR to 1 to enable address breaks. An address break will not be requested if the BIE bit is cleared to 0.

When the setting condition occurs, the CMF flag in ABRKCR is set to 1 and an interrupt is requested. If necessary, the source should be identified in the interrupt handling routine.

6.7.4 Usage Notes

- With the address break function, the address at which the first instruction byte is located should be specified as the break address. Occurrence of the address break condition may not be recognized for other addresses.
- If a branch instruction (Bcc, BSR) jump instruction (JMP, JSR), RTS instruction, or RTE instruction is located immediately before the address set in BAR, execution of this instruction will output a prefetch signal for that address, and an address break may be requested. This can be prevented by not making a break address setting for an address immediately following one of these instructions, or by determining within the interrupt handling routine whether interrupt handling was initiated by a genuine condition occurrence.
- As an address break interrupt is generated by a combination of the internal prefetch signal and address, the timing of the start of interrupt exception handling depends on the content and execution cycle of the instruction at the set address and the preceding instruction. Figure 6.12 shows some address timing examples.






Figure 6.12 Examples of Address Break Timing

6.8 Usage Notes

6.8.1 Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupt requests, the disabling becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored. The same rule is also applied when an interrupt source flag is cleared to 0. Figure 6.13 shows an example where the CMIEA bit in TCR of the TMR is cleared to 0 while the interrupt is disabled.




Figure 6.13 Conflict between Interrupt Generation and Disabling

6.8.2 Instructions for Disabling Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions are executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit or UI bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

6.8.3 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request including NMI issued during data transfer is not accepted until data transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during data transfer, interrupt exception handling starts at a break in the transfer cycles. The PC value saved on the stack in this case is the address of the next instruction. Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

6.8.4 Vector Address Switching

Switching between H8S/2140B Group compatible vector mode and extended vector mode must be done in a state with no interrupts occurring.

If the EIVS bit in SYSCR3 is changed from 0 to 1 when interrupt input is enabled because the $\overline{\text{KIN15}}$ to $\overline{\text{KIN0}}$ and $\overline{\text{WUE15}}$ to $\overline{\text{WUE0}}$ pins are set at low level, a falling edge is detected, thus causing an interrupt to be generated. The vector mode must be changed when interrupt input is disabled, that is the $\overline{\text{KIN15}}$ to $\overline{\text{KIN0}}$ and $\overline{\text{WUE15}}$ to $\overline{\text{WUE0}}$ pins are set at high level.



6.8.5 External Interrupt Pin in Software Standby Mode and Watch Mode

- When the pins (IRQ15 to IRQ0, ExIRQ15 to ExIRQ6, KIN15 to KIN0, and WUE15 to WUE0) are used as external input pins in software standby mode or watch mode, the pins should not be left floating.
- When the external interrupt pins (IRQ7, IRQ6, ExIRQ15 to ExIRQ8, KIN7 to KIN0, and WUE15 to WUE8) are used in software standby and watch modes, the noise canceller should be disabled.

6.8.6 Noise Canceller Switching

The noise canceller should be switched when the external input pins ($\overline{IRQ7}$, $\overline{IRQ6}$, $\overline{ExIRQ15}$ to $\overline{ExIRQ8}$, $\overline{KIN7}$ to $\overline{KIN0}$, and $\overline{WUE15}$ to $\overline{WUE8}$) are high.

6.8.7 IRQ Status Register (ISR)

Since IRQnF may be set to 1 according to the pin state after reset, the ISR should be read after reset, and then write 0 in IRQnF (n = 15 to 0).





Section 7 Bus Controller (BSC)

Since this LSI does not have an externally extended function, it does not have an on-chip bus controller (BSC). Considering the software compatibility with similar products, you must be careful to set appropriate values to the control registers for the bus controller.

7.1 **Register Descriptions**

The bus controller has the following registers.

Table 7.1 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Bus control register	BCR	R/W	H'D3	H'FFC6	8
Wait state control register	WSCR	R/W	H'F3	H'FFC7	8

7.1.1 Bus Control Register (BCR)

	Initial		
Bit Name	Value	R/W	Description
_	1	R/W	Reserved
			The initial value should not be changed.
ICIS0	1	R/W	Idle Cycle Insertion
			The initial value should not be changed.
BRSTRM	0	R/W	Burst ROM Enable
			The initial value should not be changed.
BRSTS1	1	R/W	Burst Cycle Select 1
			The initial value should not be changed.
BRSTS0	0	R/W	Burst Cycle Select 0
			The initial value should not be changed.
_	0	R/W	Reserved
			The initial value should not be changed.
IOS1	1	R/W	IOS Select 1 and 0
IOS0	1	R/W	The initial value should not be changed.
	— ICISO BRSTRM BRSTS1 BRSTS0 — IOS1	Bit NameValue1ICISO1BRSTRM0BRSTS11BRSTS000IOS11	Bit Name Value R/W — 1 R/W ICISO 1 R/W BRSTRM 0 R/W BRSTS1 1 R/W BRSTS0 0 R/W IOS1 1 R/W

7.1.2 Wait State Control Register (WSCR)

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	R/W	Reserved
				The initial value should not be changed.
5	ABW	1	R/W	Bus Width Control
				The initial value should not be changed.
4	AST	1	R/W	Access State Control
				The initial value should not be changed.
3	WMS1	0	R/W	Wait Mode Select 1 and 0
2	WMS0	0	R/W	The initial value should not be changed.
1	WC1	1	R/W	Wait Count 1 and 0
0	WC0	1	R/W	The initial value should not be changed.



Section 8 I/O Ports

Table 8.1 lists the port functions. The pins of each port also have other functions such as input/output pins of on-chip peripheral modules or interrupt input pins. Each I/O port includes a data direction register (DDR) that controls input/output, a data register (DR) that stores output data, and a port input data register (PIN) used to read the pin states. Port E does not have a DDR or a DR register.

Ports 1 to 3, 6, 9, B to D, F, and H have internal input pull-up MOSs and a pull-up MOS control register (PCR) controls the on/off state of the input pull-up MOSs.

In addition, ports 1 to 3, C, and D can drive a LED (5 mA sink current). P52, P97, ports A and G are NMOS push-pull outputs and 5-V tolerant inputs. PE4 and PE2 to PE0 are 5-V tolerant inputs.



Table 8.1Port Functions

				- In much Durit	LED Drive			
						Input Pull- up MOS	Capability (5 mA Sink	
Port	Description	Bit	I/O	Input	Output	Function	Current)	Canceller
Port 1	General I/O	7	P17	WUE7	_	0	0	_
	port also functioning as	6	P16	WUE6	_	-		
	wake-up input	5	P15	WUE5	—			
		4	P14	WUE4	—			
		3	P13	WUE3	—	_		
		2	P12	WUE2	_	_		
		1	P11	WUE1	_	_		
		0	P10	WUE0	_	-		
Port 2	General I/O	7	P27	_	_	0	0	_
	port	6	P26	_	_	- - - -		
		5	P25	_	_			
		4	P24	_	_			
		3	P23	_	_			
		2	P22	_	_			
		1	P21	_	_			
		0	P20	_	_	-		
Port 3	General I/O	7	P37/SERIRQ	_	_	0	0	_
	port also functioning as	6	P36	LCLK	_	-		
	LPC	5	P35	LRESET	_	-		
	input/output	4	P34	LFRAME	_	-		
		3	P33/LAD3		_	-		
		2	P32/LAD2		_	_		
		1	P31/LAD1		_	_		
		0	P30/LAD0	_	_	_		

				_	LED Drive			
						Input Pull- up MOS Function	Capability (5 mA Sink	
Port	Description	Bit	I/O	Input	Output		Current)	Canceller
Port 4	General I/O	7	P47	_	PWMU5B	_	_	0
	port also functioning as	6	P46	_	PWMU4B	_		
	PWMU_B output, TCM	5	P45	TCMCKI2/ TCMMCI2	PWMU3B	_		
	input, and TMR_0 and	4	P44	TCMCY12	PWMU2B/ TMO1	-		
	TMR_1 inputs	3	P43	TMI1/TCMCKI1/ TCMMCI1		_		
		2	P42	TCMCYI1	_	-		
		1	P41	TCMCKI0/ TCMMCI0	TMO0			
		0	P40	TMI0/TCMCYI0	_	-		
Port 5	General I/O	2	P52/SCL0	_	_	_	_	_
	port also functioning as	1	P51	FRxD	_	_		
	SMBUS/IIC_0 and SCIF inputs/outputs	0	P50	_	FTxD	_		
Port 6	General I/O	7	P67	IRQ7/KIN7	_	0	_	0
	port also	6	P66	IRQ6/KIN6	_	-		
	functioning as interrupt input	5	P65	KIN5	_	-		
	and keyboard	4	P64	KIN4	—	-		
	input	3	P63	KIN3	_	_		
		2	P62	KIN2	_	-		
		1	P61	KIN1	_	-		
		0	P60	KINO	_	_		



Section 8	I/O Ports
-----------	-----------

	Function						
Input Pull- Capability up MOS (5 mA Sin Function Current)	Output	Input	I/O	Bit	Description	Port	
	_	P77/AN7	_	7	General input	Port 7	
	_	P76/AN6	_	6	port also functioning as		
	_	P75/AN5	_	5	A/D converter		
	_	P74/AN4	_	4	analog input		
	_	P73/AN3	_	3			
	_	P72/AN2	_	2			
	_	P71/AN1	_	1			
	_	P70/AN0	_	0			
	_	IRQ5	P86/SCK1	6	General I/O port also functioning as	Port 8	
	_	IRQ4/RxD1	P85	5			
	TxD1	IRQ3	P84	4	interrupt input,		
	_	LPCPD	P83	3	and SCI_1 and		
	_	_	P82/CLKRUN	2	LPC inputs/outputs		
	_	_	P81/GA20	1			
	_	_	P80/PME	0			
	—	IRQ15	P97/SDA0	7	General I/O	Port 9	
	φ	EXCL	P96	6	•		
0	_	IRQ14	P95	5	external sub-		
		IRQ13	P94	4	clock and		
		IRQ12	P93	3	SMBUS/IIC_0		
	_	IRQ0	P92	2	input/output,		
	_	IRQ1	P91	1	and system clock output		
	_	IRQ2	P90	0	-		
O		EXCL IRQ14 IRQ13 IRQ12 IRQ0 IRQ1	P96 P95 P94 P93 P92 P91	6 5 4 3 2 1	port also functioning as external sub- clock and interrupt inputs, SMBUS/IIC_0 input/output, and system	Port 9	

					LED Drive			
						Input Pull- up MOS	Capability (5 mA Sink	
Port	Description	Bit	I/O	Input	Output	Function	Current)	Canceller
Port A	General I/O	7	PA7	KIN15	_	_	_	_
	port also functioning as	6	PA6	KIN14				
	keyboard input	5	PA5/PS2BD	KIN13				
	and PS2 input/output	4	PA4/PS2BC	KIN12				
		3	PA3/PS2AD	KIN11	_			
		2	PA2/PS2AC	KIN10	_			
		1	PA1	KIN9				
		0	PA0	KIN8	_			
Port B	General I/O port also functioning as LPC and SCIF	7	PB7	_	RTS	0		_
		6	PB6	CTS	_			
		5	PB5	_	DTR			
	inputs/outputs and PWMU_B	4	PB4	DSR	_	_		
	output	3	PB3	DCD	PWMU1B			
		2	PB2	RĪ	PWMU0B			
		1	PB1/LSCI	_	_			
		0	PB0/LSMI	_	_			
Port C		7	PC7/TIOCB2	WUE15/TCLKD	_	0	0	0
	port also functioning as	6	PC6/TIOCA2	WUE14				
	wake-up input	5	PC5/TIOCB1	WUE13/TCLKC	_			
	and TPU input/output	4	PC4/TIOCA1	WUE12	_			
	1	3	PC3/TIOCD0	WUE11/TCLKB				
		2	PC2/TIOCC0	WUE10/TCLKA	_			
		1	PC1/TIOCB0	WUE9				
		0	PC0/TIOCA0	WUE8	_			

					LED Drive			
Port	Description	Bit	I/O	Input	Output	Input Pull- up MOS Function	Capability (5 mA Sink Current)	On-Chip Noise Canceller
Port D	General I/O	7	PD7	_		0	0	
	port also functioning as	6	PD6	_	_	-		
	A/D converter	5	PD5	_	_	-		
	analog input	4	PD4	_	_	-		
		3	PD3	AN11	_	-		
		2	PD2	AN10	_	-		
		1	PD1	AN9	_	_		
		0	PD0	AN8	_			
Port E		4	_	PE4*/ETMS	_	_	_	_
	port also functioning as	3	_	PE3*	ETDO	-		
	external sub-	2	_	PE2*/ETDI	_	-		
	clock input and emulator	1	_	PE1*/ETCK	_			
	input/output	0	_	PE0/ExEXCL	_	_		
Port F	General I/O	7	PF7	_	PWMU5A	0	_	_
	port also functioning as	6	PF6	_	PWMU4A	_		
	interrupt input,	5	PF5	_	PWMU3A	-		
	and TMR_X, TMR_Y, and	4	PF4	_	PWMU2A	-		
	PWMU_A	3	PF3	IRQ11	TMOX	-		
	outputs	2	PF2	IRQ10	TMOY	_		
		1	PF1	IRQ9	PWMU1A	-		
		0	PF0	IRQ8	PWMU0A	-		

			Function				LED Drive	
Port	Port Description Bit		1/0	Input	Output	Input Pull- up MOS Function	Capability (5 mA Sink Current)	
Port G	General I/O	7	PG7/SCLD	ExIRQ15				0
	port also functioning as	6	PG6/SDAD	ExIRQ14		_		
	interrupt,	5	PG5/SCLC	ExIRQ13	_	_		
	TMR_X, and TMR_Y inputs,	4	PG4/SDAC	ExIRQ12	—	_		
	and IIC_2	3	PG3/SCLB	ExIRQ11	_	_		
	input/output	2	PG2/SDAB	PG2/SDAB ExIRQ10 —		_		
		1	PG1/SCLA	ExIRQ9/TMIY	_	_		
		0	PG0/SDAA	ExIRQ8/TMIX	_	_		
Port H	General I/O	5	PH5	_	_	0	_	
	port also functioning as	4	PH4	_	_	_		
	interrupt input	3	PH3	_	_			
		2	PH2	_	—	_		
		1	PH1	ExIRQ7	_	_		
		0	PH0	ExIRQ6	_	_		

Note: * Not supported by the system development tool (emulator).



Section 8 I/O Ports

8.1 **Register Descriptions**

Table 8.2 lists each port registers.

Table 8.2 Register Configuration in Each Port

	Number					Register	'S			
Port	of Pins	DDR	DR	PIN	PCR	ODR	NCE	NCMC	NCCS	NOCR
Port 1	8	0	0	O*	0	_	_	_	_	_
Port 2	8	0	0	O*	0	_	_		_	_
Port 3	8	0	0	O*	0	_	_		_	_
Port 4	8	0	0	0*	_	_	0	0	0	_
Port 5	3	0	0	0*	_	_	_		_	_
Port 6	8	0	0	O*	0	_	0	0	0	_
Port 7	8	_		0	_	_	_		_	_
Port 8	7	0	0	O*	_	_	_		_	_
Port 9	8	0	0	0*	0	_	_		_	_
Port A	8	0		0	_	0	_		_	_
Port B	8	0		0	O*	0	_		_	_
Port C	8	0	_	0	0*	0	0	0	0	0
Port D	8	0		0	O*	0	_		_	0
Port E	5	_	_	0	_	_	_	_	_	_
Port F	8	0	_	0	0*	0	_	_	_	0
Port G	8	0	_	0	_	0	0	0	0	0
Port H	6	0	_	0	O*	0	_	_		0

[Legend]

O: Register exists

--: No register exists

Note: * Valid only when the PORTS bit in the port control register 2 (PTCNT2) is 1.

8.1.1 Data Direction Register (PnDDR) (n = 1 to 6, 8, 9, A to D, and F to H)

DDR specifies the port input or output for each bit.

The upper five bits in P5DDR, the upper one bit in P8DDR, and the upper two bits in PHDDR are reserved.

(1) **PORTS = 0**

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7DDR	0	W	The corresponding pins act as output ports when
6	Pn6DDR	0	W	these bits are set to 1 and act as input ports when cleared to 0.
5	Pn5DDR	0	W	Note: These bits cannot be set with bit manipulation
4	Pn4DDR	0	W	instructions such as BSET and BCLR.
3	Pn3DDR	0	W	
2	Pn2DDR	0	W	
1	Pn1DDR	0	W	
0	Pn0DDR	0	W	

(2) PORTS = 1

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7DDR	0	R/W	The corresponding pins act as output ports when
6	Pn6DDR	0	R/W	these bits are set to 1 and act as input ports when cleared to 0.
5	Pn5DDR	0	R/W	
4	Pn4DDR	0	R/W	_
3	Pn3DDR	0	R/W	-
2	Pn2DDR	0	R/W	-
1	Pn1DDR	0	R/W	-
0	Pn0DDR	0	R/W	-

8.1.2 Data Register (PnDR) (n = 1 to 6, 8, and 9)

DR is a register that stores output data of the pins to be used as the general output port. Since the P96DR bit is determined by the state of the P96 pin, the initial value is undefined. The upper five bits in P5DR and the upper one bit in P8DR are reserved.

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7DR	0	R/W	PnDR stores output data for the pins that are used
6	Pn6DR	0	R/W	as the general output port.
5	Pn5DR	0	R/W	When the PORTS bit in PTCNT2 is 0, reading this register reads out the current settings of these bits
4	Pn4DR	0	R/W	for pins corresponding to PnDDR bits set to 1 and
3	Pn3DR	0	R/W	reads out the states of pins corresponding to PnDDB bits cleared to 0.
2	Pn2DR	0	R/W	When the PORTS bit in PTCNT2 is 1, reading this
1	Pn1DR	0	R/W	register reads out the current settings of these bits
0	Pn0DR	0	R/W	for pins, regardless of the PnDDR values.

8.1.3 Input Data Register (PnPIN) (n = 1 to 9 and A to J)

PIN is an 8-bit read-only register that reflects the port pin state. A write to PIN is invalid. The upper five bits in P5PIN, the upper one bit in P8PIN, the upper three bits in PEPIN, and the upper two bits in PHPIN are reserved.

Bits P1PIN to P9PIN are valid only when PORTS in PTCNT2 is 1.

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7PIN	Undefined*	R	When this register is read, the pin states are
6	Pn6PIN	Undefined*	R	returned.
5	Pn5PIN	Undefined*	R	_
4	Pn4PIN	Undefined*	R	-
3	Pn3PIN	Undefined*	R	_
2	Pn2PIN	Undefined*	R	_
1	Pn1PIN	Undefined*	R	_
0	Pn0PIN	Undefined*	R	

Note: * The initial values of these pins are determined in accordance with the states of pins Pn7 to Pn0.

8.1.4 Pull-Up MOS Control Register (PnPCR) (n = 1 to 3, 6, 9, B to D, F, and H)

PCR is a register that controls on/off of the port input pull-up MOS.

If a bit in PCR is set to 1 while the pin is in the input state, the input pull-up MOS corresponding to the bit in PCR is turned on. Table 8.3 shows the input pull-up MOS state. The upper two bits in P9PCR and the upper two bits in PHPCR are reserved.

PBPCR to PDPCR, PFPCR, and PHPCR are valid only when PORTS in PTCNT2 is 1.

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7PCR	0	R/W	For pins in the input state corresponding to bits in
6	Pn6PCR	0	R/W	this register that have been set to 1, the input pull- up MOSs are turned on.
5	Pn5PCR	0	R/W	
4	Pn4PCR	0	R/W	
3	Pn3PCR	0	R/W	
2	Pn2PCR	0	R/W	
1	Pn1PCR	0	R/W	
0	Pn0PCR	0	R/W	

• Ports 1 to 3, 6, and 9


Table 8.3 Input Pull-Up MOS State (1)

Port	Pin State	Reset	Software Standby Mode	Other Operation
Ports 1 to 3, 6,	Port output		Off	
and 9	Port input	Off	On/Off	

[Legend]

Off: The input pull-up MOS is always off.

On/Off: On when PnDDR = 0 and PnPCR = 1, otherwise off.



• Ports B to D, F, and H

Table 8.3 Input Pull-Up MOS State (2)

Port	Pin State	Reset	Software Standby Mode	Other Operation
,	Port output		Off	
F, and H	Port input	Off	On/Off	

[Legend]

Off: The input pull-up MOS is always off.

On/Off: On when the pin is in the input state, PnDDR = 0, and PnODR = 1, otherwise off (when PORTS in PTCNT2 = 0).

On when the pin is in the input state, PnDDR = 0, and PnPCR = 1, otherwise off (when PORTS in PTCNT2 = 1).

8.1.5 Output Data Register (PnODR) (n = A to D and F to H)

ODR is a register that stores output data for ports. The upper two bits in PHODR are reserved.

Bit	Bit Name	Initial Value	R/W	Description
7	Pn70DR	0	R/W	ODR stores output data for the pins that are used
6	Pn60DR	0	R/W	as the general output port.
5	Pn5ODR	0	R/W	
4	Pn40DR	0	R/W	
3	Pn3ODR	0	R/W	_
2	Pn2ODR	0	R/W	
1	Pn10DR	0	R/W	
0	Pn00DR	0	R/W	_

8.1.6 Noise Canceller Enable Register (PnNCE) (n = 4, 6, C, and G)

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7NCE	0	R/W	Noise cancel circuit is enabled when a bit in this
6	Pn6NCE	0	R/W	register is set to 1, and the pin setting state is fetched in P4DR, P6DR, or PnPIN in the sampling
5	Pn5NCE	0	R/W	cycle set by the PnNCCS.
4	Pn4NCE	0	R/W	
3	Pn3NCE	0	R/W	
2	Pn2NCE	0	R/W	
1	Pn1NCE	0	R/W	
0	Pn0NCE	0	R/W	

NCE enables or disables the noise cancel circuit at port n pins in bit units.

8.1.7 Noise Canceller Decision Control Register (PnNCMC) (n = 4, 6, C, and G)


NCMC controls whether 1 or 0 is expected for the input signal to port n pins in bit units.


Bit	Bit Name	Initial Value	R/W	Description
7	Pn7NCMC	0	R/W	1 expected: 1 is stored in the port data register
6	Pn6NCMC	0	R/W	when 1 is input stably.
5	Pn5NCMC	0	R/W	 0 expected: 0 is stored in the port data register when 0 is input stably.
4	Pn4NCMC	0	R/W	
3	Pn3NCMC	0	R/W	_
2	Pn2NCMC	0	R/W	_
1	Pn1NCMC	0	R/W	_
0	Pn0NCMC	0	R/W	-

8.1.8 Noise Cancel Cycle Setting Register (PnNCCS) (n = 4, 6, C, and G)

NCCS controls the sampling cycles of the noise canceller.

Bit	Bit Name	Initial Value	R/W	Descri	ption	
7 to 3	_	Undefined	R/W	Reserv	/ed	
				The read value is undefined. The write value should always be 0.		
2	PnNCCK2	0	R/W			ampling cycles of the noise
1	PnNCCK1	0	R/W	cancell	-	
0	PnNCCK0	0	R/W		∮ is 10 MHz	
				000:	0.80 μs	φ/2
				001:	12.8 μs	ф/32
				010:	3.3 ms	ф/8192
				011:	6.6 ms	ф/16384
				100:	13.1 ms	ф/32768
				101:	26.2 ms	φ/65536
				110:	52.4 ms	φ/131072
				111:	104.9 ms	φ/262144








Figure 8.2 Schematic View of Noise Cancel Operation

8.1.9 Port Nch-OD Control Register (PnNOCR) (n = C, D, F, G, and H)

The individual bits of NOCR specify output driver type for the pins of port n that is specified as output. The upper two bits in PHNOCR are reserved.

Bit	Bit Name	Initial Value	R/W	Description
7	Pn7NOCR	0	R/W	Ports C, D, F, and H:
6	Pn6NOCR	0	R/W	
5	Pn5NOCR	0	R/W	 (P-channel driver is enabled)
4	Pn4NOCR	0	R/W	 1: N channel open-drain (P-channel driver is disabled)
3	Pn3NOCR	0	R/W	Port G:
2	Pn2NOCR	0	R/W	0: NMOS push-pull output
1	Pn1NOCR	0	R/W	(N-channel driver at Vcc is enabled)
0	Pn0NOCR	0	R/W	1: N channel open-drain (N-channel driver at Vcc is disabled)

8.1.10 MOS State of Output Buffer

The pin function is switched according to the setting of the PORTS bit in PTCNT2. (Ports C, D, F, G, and H)

(1) **PORTS = 0**

DDR	0		0 1			
NOCR	—		()		1
ODR	0	1	0	1	0	1
Driver at Vss	0	ff	On	Off	On	Off
Driver at Vcc	Off		Off	On	C	Off
Input pull-up MOS*	Off	On	Off			
Pin function	Inpu	t pin		Outp	ut pin	

Note: * Port G does not have an input pull-up MOS.

$(2) \quad PORTS = 1$

DDR	0			1		
NOCR	_		()	1	
ODR	=	_	0	1	0	1
PCR	0	1			_	
Driver at Vss	C	Off	On	Off	On	Off
Driver at Vcc	C	Off	Off	On	0	ff
Input pull-up MOS*	Off	On	Off			
Pin function	Inpu	t pin		Outpu	ıt pin	

Note: * Port G does not have an input pull-up MOS.

8.2 Pin Functions

8.2.1 Port 1

(1) P17/WUE7, P16/WUE6, P15/WUE5, P14/WUE4, P13/WUE3, P12/WUE2, P11/WUE1, P10/WUE0

The pin function is switched as shown below according to the P1nDDR bit setting.

When the WUEMRn bit in WUEMRB of the interrupt controller is cleared to 0, the pin functions as the \overline{WUEn} input pin.

P1nDDR	0	1
Pin function	P1n input pin	P1n output pin
	WUEn i	nput pin
P	-	(n = 7 to 0)

8.2.2 Port 2

(1) P27 to P20

The pin function is switched as shown below according to the P2nDDR bit setting.

P2nDDR	0	1
Pin function	P2n input pin	P2n output pin

RENESAS

(n = 7 to 0)

8.2.3 Port 3

(1) P37/SERIRQ, P36/LCLK, P35/<u>LRESET</u>, P34/<u>LFRAME</u>, P33/LAD3, P32/LAD2, P31/LAD1, P30/LAD0

The pin function is switched as shown below according to the combination of the SCIFE bit in HICR5, the LPC4E bit in HICR4, and the LPC3E to LPC1E bits in HICR0 of LPC, and the P3nDDR bit. LPCENABLE in the following table is expressed by the following logical expression.

LPCENABLE = 1: SCIFE + LPC4E + LPC3E + LPC2E + LPC1E

LPCENABLE	(1	
P3nDDR	0 1		—
Pin function	P3n input pin P3n output pin		LPC I/O pin

(n = 7 to 0)



8.2.4 Port 4

(1) P47/PWMU5B

The pin function is switched as shown below according to the combination of the PWM5E bit in PWMOUTCR of PWMU_B, and the P47DDR bit.

P47DDR	0	-	1
PWM5E	—	0	1
Pin function	P47 input pin	P47 output pin	PWMU5B output pin

(2) P46/PWMU4B

The pin function is switched according to the combination of the settings of the PWM4E bit in the PWMOUTCR register of PWMU_B, the CNTMD45A bit in PWMPCR, and the P46DDR bit, as shown below. PWM4OE in the table is represented by the following logical expression.

$PWM4OE = PWM4E \bullet \overline{CNTMD45A}.$

P46DDR	0	1	
PWM4OE	—	0	1
Pin function	P46 input pin	P46 output pin	PWMU4B output pin

(3) P45/PWMU3B/TCMCKI2/TCMMCI2

The pin function is switched as shown below according to the combination of the PWM3E bit in PWMOUTCR of PWMU_B, and the P45DDR bit. When an external clock is selected by the CKS2 to CKS0 bits in TCMCR of TCM_2, the pin functions as the TCMCKI2 input pin. When the CMMS bit in TCMIER of TCM_2 is set to 1, the pin functions as the TCMMCI2 input pin.

P45DDR	0	1			
PWM3E	_	0	1		
Pin function	P45 input pin	P45 output pin	PWMU3B output pin		
	TCMCKI2 input pin/TCMMCI2 input pin				



(4) **P44/TMO1/PWMU2B/TCMCYI2**

The pin function is switched according to the combination of the settings of the OS3 to OS0 bits in the TCR register of TMR_1, the PWM2E bit in the PWMOUTCR register of PWMU_B, the CNTMD23A bit in PWMPCR, and the P44DDR bit, as shown below. PWM2OE in the table is represented by the following logical expression.

OS3 to OS0	All 0			Any of them is 1	
P44DDR	0 1			—	
PWM2OE		0	1	—	
Pin function	P44 input pin	P44 output pin	PWMU2B output pin	TM01 output pin	
	TCMCYI2 input pin				

 $PWM2OE = PWM2E \bullet \overline{CNTMD23A}.$

(5) **P43/TMI1/TCMCKI1/TCMMCI1**

The pin function is switched as shown below according to the P43DDR bit. TMR11 and TMC11 are multiplexed as the TMI1 input pin. When the CCLR1 and CCLR0 bits in TCR of TMR_1 are set to 1, the pin functions as the TMI1 (TMR11) input pin. When an external clock is selected by the CKS2 to CKS0 bits in TCR of TMR_1, the pin functions as the TMI1 (TMCI1) input pin. When an external clock is selected by the CKS2 to CKS0 bits in TCR of TCM_1, the pin functions as the TCMCK11 input pin. When the CMMS bit in TCMIER of TCM_1 is set to 1, the pin functions as the TCMCK11 input pin.

P43DDR	0	1		
Pin function	P43 input pin	P43 output pin		
	TMI1 input pin/TCMCKI1 input pin/TCMMCI1 input pin			

(6) P42/TCMCYI1

The pin function is switched as shown below according to the P42DDR bit. When the TCMIPE bit in TCMIER_1 of TCM_1 is set to 1, the pin functions as the TCMCYI1 input pin.

P42DDR	0	1		
Pin function	P42 input pin P42 output pin			
	TCMCYI1 input pin			

(7) **P41/TMO0/TCMCKI0/TCMMCI0**

The pin function is switched as shown below according to the combination of the OS3 to OS0 bits in TCSR of TMR_0 and the P41DDR bit. When an external clock is selected by the CKS2 to CKS0 bits in TCMCR of TCM_0, the pin functions as the TCMCKI0 input pin. When the CMMS bit in TCMIER of TCM_0 is set to 1, the pin functions as the TCMMCI0 input pin.

OS3 to OS0	All 0		Any of them is 1
P41DDR	0	—	
Pin function	P41 input pin	TMO0 output pin	
	TCMCKI0 input pin/TCMMCI0 input pin		

(8) **P40/TMI0/TCMCYI0**

The pin function is switched as shown below according to the P40DDR bit. TMRI0 and TMCI0 are multiplexed as the TMI0 input pin. When the CCLR1 and CCLR0 bits in TCR of TMR_0 are set to 1, the pin functions as the TMI0 (TMRI0) input pin. When an external clock is selected by the CKS2 to CKS0 bits in TCR of TMR_0, the pin functions as the TMI0 (TMCI0) input pin. When the TCMIPE bit in TCMIER_0 of TCM_0 is set to 1, the pin functions as the TCMCYI0 input pin.

P40DDR	0	1			
Pin function	P40 input pin	P40 output pin			
	TMI0 input pin/TCMCYI0 input pin				



8.2.5 Port 5

(1) P52/SCL0

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_0 and the P52DDR bit.

ICE	(1	
P52DDR	0	_	
Pin function	P52 input pin	P52 output pin	SCL0 I/O pin

Note: The output format for SCL0 is NMOS output only and direct bus drive is possible. When this pin is used as the P52 output pin, the output format is NMOS push-pull.

(2) P51/FRxD

The pin function is switched as shown below according to the combination of the SCIFOE1 bit in SCIFCR and the SCIFE bit in HICR5 of SCIF, and the P51DDR bit.

SCIFENABLE = 1: SCIFOE1 + SCIFE

SCIFENABLE	(1	
P51DDR	0	1	—
Pin function	P51 input pin	P51 output pin	FRxD input pin

(3) P50/FTxD

The pin function is switched as shown below according to combination of the SCIFOE1 bit in SCIFCR and the SCIFE bit in HICR5 of SCIF, and the P50DDR bit.

SCIFENABLE = 1: SCIFOE1 + SCIFE

SCIFENABLE	0		1
P50DDR	0	—	
Pin function	P50 input pin	P50 output pin	FTxD output pin

8.2.6 Port 6

(1) P67/IRQ7/KIN7

When the KMIM7 bit in KMIMR of the interrupt controller is cleared to 0, this pin functions as the $\overline{\text{KIN7}}$ input pin. When the ISS7 bit in ISSR is cleared to 0 and the IRQ7E bit in IER of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ7}}$ input pin.

The pin function is switched as shown below according to the P67DDR bit.

P67DDR	0	—		
Pin function	P67 input pin	P67 output pin		
	IRQ7 input pin/KIN7 input pin			

(2) P66/IRQ6/KIN6

When the KMIM6 bit in KMIMR of the interrupt controller is cleared to 0, this pin functions as the $\overline{\text{KIN6}}$ input pin. When the EIVS bit in SYSCR3 is cleared to 0 and the IRQ6E bit in IER of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ6}}$ input pin.

The pin function is switched as shown below according to the P66DDR bit.

P66DDR	0	1			
Pin function	P66 input pin	P66 output pin			
	IRQ6 input pin/KIN6 input pin				

(3) P65/KIN5, P64/KIN4, P63/KIN3, P62/KIN2, P61/KIN1, P60/KIN0

When the KMIMn bit in KMIMRB of the interrupt controller is cleared to 0, this pin functions as the $\overline{\text{KINn}}$ input pin.

The pin function is switched as shown below according to the P6nDDR bit.

P6nDDR	0	1		
Pin function	P6n input pin P6n output pin			
	KINn input pin			

RENESAS

(n = 5 to 0)

8.2.7 Port 7

(1) P77/AN7, P76/AN6, P75/AN5, P74/AN4, P73/AN3, P72/AN2, P71/AN1, P70/AN0

Pin function	ANn/P7n input

(n = 7 to 0)

8.2.8 Port 8

(1) P86/IRQ5/SCK1

The pin function is switched as shown below according to the combination of the C/A bit in SMR and the CKE0 and CKE1 bits in SCR of SCI_1, and the P86DDR bit. When the ISS5 bit in ISSR is cleared to 0 and the IRQ5E bit in IER of the interrupt controller is set to 1, this pin functions as the $\overline{IRQ5}$ input pin.

CKE1		0			1
C/Ā		0 1			—
CKE0	(0	1		—
P86DDR	0	1			—
Pin function	P86 input pin	P86 output pin	SCK1 output pin	SCK1 output pin	SCK1 input pin
	IRQ5 input pin				

(2) P85/IRQ4/RxD1

The pin function is switched as shown below according to the combination of the RE bit in SCR of SCI_1 and the P85DDR bit. When the ISS4 bit in ISSR is cleared to 0 and the IRQ4E bit in IER of the interrupt controller is set to 1, this pin functions as the $\overline{IRQ4}$ input pin.

RE	0		1
P85DDR	0 1		—
Pin function	P85 input pin P85 output pin		RxD1 input pin
	IRQ4 input pin		

(3) P84/IRQ3/TxD1

The pin function is switched as shown below according to the combination of the TE bit in SCR of SCI_1 and the P84DDR bit. When the ISS3 bit in ISSR is cleared to 0 and the IRQ3E bit in IER of the interrupt controller is set to 1, this pin functions as the IRQ3 input pin.

TE	0		1
P84DDR	0	1	_
Pin function	P84 input pin	P84 output pin	TxD1 output pin
	IRQ3 input pin		

(4) **P83/LPCPD**

The pin function is switched as shown below according to the combination of the SCIFE bit in HICR5, the LPC4E bit in HICR4, and the LPC3E to LPC1E bits in HICR0 of LPC, and the P83DDR bit. LPCENABLE in the following table is expressed by the following logical expression.

LPCENABLE = 1: SCIFE + LPC4E + LPC3E + LPC2E + LPC1E

LPCENABLE	0		1
P83DDR	0	1	_
Pin function	P83 input pin	P83 output pin	LPCPD input pin

(5) P82/CLKRUN

The pin function is switched as shown below according to the combination of the SCIFE bit in HICR5, the LPC4E bit in HICR4, and the LPC3E to LPC1E bits in HICR0 of LPC, and the P82DDR bit. LPCENABLE in the following table is expressed by the following logical expression.

LPCENABLE = 1: SCIFE + LPC4E + LPC3E + LPC2E + LPC1E

LPCENABLE	0		1
P82DDR	0	1	—
Pin function	P82 input pin	P82 output pin	CLKRUN I/O pin

RENESAS

(6) **P81/GA20**

The pin function is switched as shown below according to the combination of the FGA20E bit in HICR0 of LPC and the P81DDR bit.

FGA20E	0		1
P81DDR	0	1	—
Pin function	P81 input pin	P81 output pin	GA20 output pin

(7) **P80/PME**

The pin function is switched as shown below according to the combination of the PMEE bit in HICR0 of LPC and the P80DDR bit.

PMEE	0		1
P80DDR	0	1	—
Pin function	P80 input pin	P80 output pin	PME output pin



8.2.9 Port 9

(1) P97/IRQ15/SDA0

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_0 and the P97DDR bit. When the ISS15 bit in ISSR16 is cleared to 0 and the IRQ15E bit in IER16 of the interrupt controller is set to 1, this pin functions as the IRQ15 input pin.

ICE	0		1
P97DDR	0	1	—
Pin function	P97 input pin P97 output pin		SDA0 I/O pin
	IRQ15 input pin		

Note: The output format for SDA0 is NMOS output only and direct bus drive is possible. When this pin is used as the P97 output pin, the output format is NMOS push-pull.

(2) **P96/\$**/**EXCL**

The pin function is switched as shown below according to the combination of the register settings of the EXCLS bit in PTCNT0 and the EXCLE bit in LPWRCR, and the P96DDR bit.

P96DDR	0			1
EXCLS	0		1	—
EXCLE	0	1		
Pin function	P96 input pin	EXCL input pin	P96 input pin	output pin

(3) P95/IRQ14, P94/IRQ13, P93/IRQ12, P92/IRQ0, P91/IRQ1, P90/IRQ2

The pin function is switched as shown below according to the P9nDDR bit. When the ISSm bit in ISSR (ISSR16) is cleared to 0 and the IRQmE bit in IER (IER16) of the interrupt controller is set to 1, this pin functions as the IRQm input pin.

P9nDDR	0	1
Pin function	P9n input pin	P9n output pin
	IRQm input pin	

RENESAS

(n = 5 to 0)

(m = 14 to 12, 2 to 0)

8.2.10 Port A

(1) PA7/KIN15, PA6/KIN14, PA1/KIN9, PA0/KIN8

The pin function is switched according to the PAnDDR bit. When the KMIMRm bit in KMIMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{\text{KINm}}$ input pin.

PAnDDR	0	1	
Pin function	PAn input pin	PAn output pin	
	KINm input pin		

(n = 7, 6, 1, 0, m = 15, 14, 9, 8)

Note: When the IICS bit in STCR is set to 1, the output format for PA7 and PA6 is NMOS opendrain, and direct bus drive is possible.

(2) PA5/KIN13/PS2BD, PA4/KIN12/PCS2BC, PA3/KIN11/PS2AD, PA2/KIN10/PS2AC

The pin function is switched according to the combination of the KBIOE bit in KBCRH of PS2 and the PAnDDR bit. When the KMIMRm bit in KMIMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{\text{KINm}}$ input pin.

KBIOE	0		1
PAnDDR	0	1	—
Pin function	PAn input pin	PAn output pin	PS2 I/O pin
	KINm input pin		

(n = 5 to 2, m = 13 to 10)

Note: When the KBIOE bit is set to 1, this pin functions as an NMOS open-drain output, and direct bus drive is possible.

When the IICS bit in STCR is set to 1, the output format for PA5 and PA4 is NMOS opendrain, and direct bus drive is possible.

8.2.11 Port B

(1) $PB7/\overline{RTS}$

The pin function is switched as shown below according to the combination of the SCIFE bit in HICR5 of LPC and the PB7DDR bit. SCIFOE in the following table is expressed by the following logical expression.

 $SCIFOE = 1: (\overline{SCIFE} \bullet SCIFOE1 \bullet \overline{SCIFOE0} + SCIFE \bullet \overline{SCIFOE0})$

SCIFOE	0		1
PB7DDR	0	1	—
Pin function	PB7 input pin	PB7 output pin	RTS output pin

(2) $PB6/\overline{CTS}$

The pin function is switched as shown below according to the PB6DDR bit.

PB6DDR	0	1
Pin function	PB6 input pin	PB6 output pin
	CTS input pin	

(3) PB5/DTR

The pin function is switched as shown below according to the combination of the SCIFE bit in HICR5 of LPC and the PB5DDR bit. SCIFOE in the following table is expressed by the following logical expression.

$SCIFOE = 1: (\overline{SCIFE} \bullet SCIFOE1 \bullet \overline{SCIFOE0} + SCIFE \bullet \overline{SCIFOE0})$

SCIFOE	0		1
PB5DDR	0 1		—
Pin function	PB5 input pin	PB5 output pin	DTR output pin

RENESAS

(4) $PB4/\overline{DSR}$

The pin function is switched as shown below according to the PB4DDR bit.

PB4DDR	0	1	
Pin function	PB4 input pin	PB4 output pin	
	DSR input pin		

(5) PB3/DCD/PWMU1B

The pin function is switched as shown below according to the combination of the PWMIE bit in PWM of PWMU_B and the PB3DDR bit.

PB3DDR	0	1	
PWM1E	—	0	1
Pin function	PB3 input pin	PB3 output pin	PWMU1B output pin
	DCD input pin		

(6) $PB2/\overline{RI}/PWMU0B$

The pin function is switched according to the combination of the settings of the PWM0E bit in the PWM0UTCR register of PWMU_B, the CNTMD01A bit in PWMMDCR, and the PB2DDR bit, as shown below. PWM0OE in the table is represented by the following logical expression.

$PWM0OE = PWM0E \bullet \overline{CNTMD01A}.$

PB2DDR	0	1	
PWM0OE	—	0	1
Pin function	PB2 input pin	PB2 output pin	PWMU0B output pin
	RI input pin		

(7) PB1/LSCI

The pin function is switched as shown below according to the combination of the LSCIE bit in HICR0 of LPC and the PB1DDR bit.

LSCIE	0		1
PB1DDR	0 1		—
Pin function	PB1 input pin	PB1 output pin	LSCI output pin



(8) PB0/LSMI

The pin function is switched as shown below according to the combination of the LSMIE bit in HICR0 of LPC and the PB0DDR bit.

LSMIE	0		1
PB0DDR	0 1		_
Pin function	PB0 input pin	PB0 output pin	LSMI output pin



8.2.12 Port C

(1) PC7/WUE15/TIOCB2/TCLKD

The pin function is switched as shown below according to the combination of the TPU channel 2 setting, the TPSC2 to TPSC0 bits in TCR_0 of TPU, and the PC7DDR bit.

When the WUEMR15 bit in WUEMR of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE15}$ input pin.

TPU channel 2 setting	Input setting or initial value		Output setting
PC7DDR	0 1		_
Pin function	PC7 input pin PC7 output pin		TIOCB2 output pin
	TIOCB2		
	WL	ut pin*1	

Notes: 1. This pin functions as the TCLKD input pin when the TPSC2 to TPSC0 bits in TCR_0 are B'111. Also, when channel 2 is set to phase counting mode, this pin functions as the TCLKD input pin.

2. This pin functions as the TIOCB2 input pin when the TPU channel 2 timer is set to normal operation mode, or to phase counting mode while the IOB3 bit in TIOR_2 is set to 1.

(2) $PC6/\overline{WUE14}/TIOCA2$

The pin function is switched as shown below according to the combination of the TPU channel 2 setting and the PC6DDR bit.

When the WUEMR14 bit in WUEMR of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE14}$ input pin.

TPU channel 2 setting	Input setting or initial value		Output setting
PC6DDR	0 1		_
Pin function	PC6 input pin PC6 output pin		TIOCA2 output pin
	TIOCA2 input pin*		

Note: * This pin functions as the TIOCA2 input pin when the TPU channel 2 timer is set to normal operation mode, or to phase counting mode while the IOA3 bit in TIOR_2 is set to 1.

RENESAS

(3) PC5/WUE13/TIOCB1/TCLKC

The pin function is switched as shown below according to the combination of the TPU channel 1 setting, the TPSC2 to TPSC0 bits in TCR_0 or TCR_2 of TPU, and the PC5DDR bit.

When the WUEMR13 bit in WUEMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE13}$ input pin.

TPU channel 1 setting	Input setting or initial value		Output setting
PC5DDR	0 1		—
Pin function	PC5 input pin PC5 output pin		TIOCB1 output pin
	TIOCB		
	WUE13 input pin/TCLKC input pin*1		

Notes: 1. This pin functions as the TCLKC input pin when the TPSC2 to TPSC0 bits in TCR_0 or TCR_2 are B'110. Also, when channel 1 is set to phase counting mode, this pin functions as the TCLKC input pin.

 This pin functions as the TIOCB1 input pin when the TPU channel 1 timer is set to normal operation mode, or to phase counting mode while the IOB3 to IOB0 bits in TIOR_1 are set to B'10xx. (x: Don't care)

(4) $PC4/\overline{WUE12}/TIOCA1$

The pin function is switched as shown below according to the combination of the TPU channel 1 setting and the PC4DDR bit.

When the WUEMR12 bit in WUEMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE12}$ input pin.

TPU channel 1 setting	Input setting or initial value		Output setting
PC4DDR	0 1		—
Pin function	PC4 input pin PC4 output pin		TIOCA1 output pin
	TIOCA1 input pin*		

Note: * This pin functions as the TIOCA1 input pin when the TPU channel 1 timer is set to normal operation mode, or to phase counting mode while the IOA3 to IOA0 bits in TIOR_1 are set to B'10xx. (x: Don't care)



(5) PC3/WUE11/TIOCD0/TCLKB

The pin function is switched as shown below according to the combination of the TPU channel 0 setting, the TPSC2 to TPSC0 bits in any of TCR_0 to TCR_2 of TPU, and the PC3DDR bit.

When the WUEMR11 bit in WUEMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE11}$ input pin.

TPU channel 0 setting	Input setting or initial value		Output setting
PC3DDR	0 1		—
Pin function	PC3 input pin PC3 output pin		TIOCD0 output pin
	TIOCD0 input pin* ²		
	WL	ut pin* ¹	

Notes: 1. This pin functions as the TCLKB input pin when the TPSC2 to TPSC0 bits in any of TCR_0 to TCR_2 are B'101. Also, when channel 0 is set to phase counting mode, this pin functions as the TCLKB input pin.

 This pin functions as the TIOCD0 input pin when the TPU channel 0 timer is set to normal operation mode, or to phase counting mode while the IOD3 to IOD0 bits in TIOR_0 are set to B'10xx. (x: Don't care)

(6) PC2/WUE10/TIOCC0/TCLKA

The pin function is switched as shown below according to the combination of the TPU channel 0 setting, the TPSC2 to TPSC0 bits in any of TCR_0 to TCR_2 of TPU, and the PC2DDR bit.

When the WUEMR10 bit in WUEMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE10}$ input pin.

TPU channel 0 setting	Input setting or initial value		Output setting
PC2DDR	0 1		_
Pin function	PC2 input pin PC2 output pin		TIOCC0 output pin
	TIOCCO		
	WL	ut pin* ¹	

Notes: 1. This pin functions as the TCLKA input pin when the TPSC2 to TPSC0 bits in any of TCR_0 to TCR_2 are B'100. Also, when channel 0 is set to phase counting mode, this pin functions as the TCLKA input pin.

 This pin functions as the TIOCC0 input pin when the TPU channel 0 timer is set to normal operation mode, or to phase counting mode while the IOC3 to IOC0 bits in TIOR_0 are set to B'10xx. (x: Don't care)

(7) **PC1/WUE9/TIOCB0**

The pin function is switched as shown below according to the combination of the TPU channel 0 setting and the PC1DDR bit.

When the WUEMR9 bit in WUEMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE9}$ input pin.

TPU channel 0 setting	Input setting or initial value		Output setting
PC1DDR	0 1		_
Pin function	PC1 input pin PC1 output pin		TIOCB0 output pin
	TIOCB0 input pin*		
		WUE9 input pin	

Note: * This pin functions as the TIOCB0 input pin when the TPU channel 0 timer is set to normal operation mode, or to phase counting mode while the IOB3 to IOB0 bits in TIORH_0 are set to B'10xx. (x: Don't care)

(8) **PC0/WUE8/TIOCA0**

The pin function is switched as shown below according to the combination of the TPU channel 0 setting and the PC0DDR bit.

When the WUEMR8 bit in WUEMRA of the interrupt controller is cleared to 0, this pin functions as the $\overline{WUE8}$ input pin.

TPU channel 0 setting	Input setting or initial value		Output setting
PC0DDR	0 1		—
Pin function	PC0 input pin PC0 output pin		TIOCA0 output pin
	TIOCA0 input pin*		
		WUE8 input pin	

Note: * This pin functions as the TIOCA0 input pin when the TPU channel 0 timer is set to normal operation mode, or to phase counting mode while the IOA3 to IOA0 bits in TIORH_0 are set to B'10xx. (x: Don't care)



8.2.13 Port D

(1) PD7, PD6, PD5, PD4

The pin function is switched as shown below according to the PDnDDR bit.


PDnDDR	0	1
Pin function	PDn input pin	PDn output pin

(n = 7 to 4)

(2) PD3/AN11, PD2/AN10, PD1/AN9, PD0/AN8

The pin function is switched as shown below according to the PDnDDR bit.

When this pin is used as an analog input pin, do not set the pin as output.



(n = 3 to 0)

(m = 11 to 8)



8.2.14 Port E

(1) PE4/ETMS, PE3/ETDO, PE2/ETDI, PE1/ETCK

The pin function is switched as shown below according to the operating mode.

Operating mode	On-chip emulation mode	Single-chip mode
Pin function	Emulator input/output	PEn input

(n = 4 to 1)

Note: Pins PE4 to PE1 are not supported by the system development tool (emulator).

(2) PE0/ExEXCL

The pin function is switched as shown below according to the combination of the EXCLS bit in PTCNT0 and the EXCLE bit in LPWRCR.

When the EXCLS bit in PTCNT0 and the EXCLE bit in LPWRCR are set to 1 in this order, this pin functions as the EXEXCL input pin.

EXCLS	0		1
EXCLE	—	0	1
Pin function	PE0 input pin	PE0 input pin	ExEXCL input pin



8.2.15 Port F

(1) PF7/PWMU5A, PF5/PWMU3A

The pin function is switched as shown below according to the combination of the PWMmE bit in PWMOUTCR of PWMU_A and the PFnDDR bit.

PFnDDR	0	1	
PWMmOE		0	1
Pin function	PFn input pin	PFn output pin	PWMUmA output pin

(n = 7, 5, m = 5, 3)

(2) PF6/PWMU4A, PF4/PWMU2A

The pin function is switched according to the combination of the settings of the PWMmE bit in the PWMOUTCR register of PWMU_A, the CNTMDiA bit in PWMPCR, the CNTMDiB bit in PWMOUTCR, and the PFnDDR bit, as shown below. PWMmOE in the table is represented by the following logical expression.

$PWMmOE = PWMmE \bullet \overline{CNTMDiA} \bullet \overline{CNTMDiB}.$

PFnDDR	0		1
PWMmOE	—	0	1
Pin function	PFn input pin	PFn output pin	PWMUmA output pin
		(i =	45, 23, n = 6, 4, m = 4, 2)

(3) PF3/TMOX/IRQ11

The pin function is switched as shown below according to the combination of the OS3 to OS0 bits in TCSR of TMR_X and the PF3DDR bit.

When the ISS11 bit in ISSR16 is cleared to 0 and the IRQ11E bit in IER16 of the interrupt controller is set to 1, this functions as the $\overline{IRQ11}$ input pin.

OS3 to OS0	All 0		Any of them is 1
PF3DDR	0 1		—
Pin function	PF3 input pin	PF3 output pin	TMOX output pin
	IRQ11 input pin		

RENESAS

(4) **PF2/TMOY/IRQ10**

The pin function is switched as shown below according to the combination of the OS3 to OS0 bits in TCSR of TMR_Y and the PF2DDR bit.

When the ISS10 bit in ISSR16 is cleared to 0 and the IRQ10E bit in IER16 of the interrupt controller is set to 1, this pin functions as the $\overline{IRQ10}$ input pin.

OS3 to OS0	All 0		Any of them is 1
PF2DDR	0 1		—
Pin function	PF2 input pin	PF2 output pin	TMOY output pin
	IRQ10 input pin		

(5) $PF1/\overline{IRQ9}/PWMU1A$

The pin function is switched as shown below according to the combination of the PWM1E bit in PWMOUTCR of PWMU_A and the PF1DDR bit. When the ISS9 bit in ISSR16 is cleared to 0 and the IRQ9E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the IRQ9 input pin.

PF1DDR	0		1
PWM1E	—	0	1
Pin function	PF1 input pin	PF1 output pin	PWMU1A output pin
	IRQ9 input pin		

(6) $PF0/\overline{IRQ8}/PWMU0A$

The pin function is switched according to the combination of the settings of the PWM0E bit in the PWM0UTCR register of PWMU_A, the CNTMD01A bit in PWMMDCR, and the PF0DDR bit, as shown below.

When the ISS8 bit in ISSR16 is cleared to 0 and the IRQ8E bit in the IER16 register of the interrupt controller is set to 1, this pin can be used as the $\overline{IRQ8}$ input pin. PWM00E in the table is represented by the following logical expression.

$PWM00E = PWM0E \bullet \overline{CNTMD01A}.$

PF0DDR	0		1
PWM0OE	_	0	1
Pin function	PF0 input pin	PF0 output pin	PWMU0A output pin
	IRQ8 input pin		



8.2.16 Port G

(1) PG7/SCLB/ExIRQ15

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG7DDR bit. When the ISS15 bit in ISSR16 is set to 1 and the IRQ15E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ15 input pin. SCLD_EN in the following table is expressed by the following logical expression.

$SCLD_EN = ICE \cdot IIC2BS \cdot IIC2AS$

SCLD_EN	0		1
PG7DDR	0 1		_
Pin function	PG7 input pin	PG7 input pin PG7 output pin	
	ExIRQ15 input pin		

Note: The output format for SCLD is NMOS output only, and direct bus drive is possible. When this pin is used as the PG7 output pin, the output format is NMOS push-pull.

(2) PG6/SDAD/ExIRQ14

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG6DDR bit. When the ISS14 bit in ISSR16 is set to 1 and the IRQ14E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ14 input pin. SDAD_EN in the following table is expressed by the following logical expression.

$SDAD_EN = ICE \cdot IIC2BS \cdot IIC2AS$

SDAD_EN		1				
PG6DDR	0	—				
Pin function	PG6 input pin	SDAD I/O pin				
	ExIRQ14 input pin					

Note: The output format for SDAD is NMOS output only, and direct bus drive is possible. When this pin is used as the PG6 output pin, the output format is NMOS push-pull.

(3) PG5/SCLC/ExIRQ13

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG5DDR bit. When the ISS13 bit in ISSR16 is set to 1 and the IRQ13E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ13 input pin. SCLC_EN in the following table is expressed by following logical expression.

$SCLC_EN = ICE \cdot IIC2BS \cdot \overline{IIC2AS}$

SCLC_EN		1				
PG5DDR	0	—				
Pin function	PG5 input pin PG5 output pin		SCLC I/O pin			
	ExIRQ13 input pin					

Note: The output format for SCLC is NMOS output only, and direct bus drive is possible. When this pin is used as the PG5 output pin, the output format is NMOS push-pull.

(4) PG4/SDAC/ExIRQ12

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG4DDR bit. When the ISS12 bit in ISSR16 is set to 1 and the IRQ12E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ12 input pin. SDAC_EN in the following table is expressed by the following logical expression.

$SDAC_EN = ICE \cdot IIC2BS \cdot \overline{IIC2AS}$

SDAC_EN		1			
PG4DDR	0	_			
Pin function	PG4 input pin PG4 output pin		SDAC I/O pin		
	ExIRQ12 input pin				

Note: The output format for SDAC is NMOS output only, and direct bus drive is possible. When this pin is used as the PG4 output pin, the output format is NMOS push-pull.



(5) PG3/SCLB/ExIRQ11

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG3DDR bit. When the ISS11 bit in ISSR16 is set to 1 and the IRQ11E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ11 input pin. SCLB_EN in the following table is expressed by the following logical expression.

$SCLB_EN = ICE \cdot \overline{IIC2BS} \cdot IIC2AS$

SCLB_EN		1				
PG3DDR	0	—				
Pin function	PG3 input pin	SCLB I/O pin				
	ExIRQ11 input pin					

Note: The output format for SCLB is NMOS output only, and direct bus drive is possible. When this pin is used as the PG3 output pin, the output format is NMOS push-pull.

(6) PG2/SDAB/ExIRQ10

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG2DDR bit. When the ISS10 bit in ISSR16 is set to 1 and the IRQ10E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ10 input pin. SDAB_EN in the following table is expressed by the following logical expression.

$SDAB_EN = ICE \cdot \overline{IIC2BS} \cdot IIC2AS$

SDAB_EN	(1				
PG2DDR	0	—				
Pin function	PG2 input pin	SDAB I/O pin				
	ExIRQ10 input pin					

Note: The output format for SDAB is NMOS output only, and direct bus drive is possible. When this pin is used as the PG2 output pin, the output format is NMOS push-pull.

PG1/SCLA/ExIRO9/TMIY (7)

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC 2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG1DDR bit. TMRIY and TMCIY are multiplexed as the TMIY input pin. When the CCLR1 and CCLR0 bits in TCR of TMR Y are set to1, the pin functions as the TMIY (TMRIY) input pin. When and external clock is selected by the CKS2 to CKS0 bits in TCR of TMR_Y, the pin functions as the TMIY (TMCIY) input pin. When the ISS9 bit in ISSR16 is set to 1 and the IRQ9E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRO9 input pin. SCLA EN in the following table is expressed by the following logical expression.

SCLA EN = $ICE \cdot \overline{IIC2BS} \cdot \overline{IIC2AS}$

SCLA_EN	(1			
PG1DDR	0	—			
Pin function	PG1 input pin	PG1 output pin	SCLA I/O pin		
	ExIRQ9 input pin / TMIY input pin				

The output format for SCLA is NMOS output only, and direct bus drive is possible. When Note: this pin is used as the PG1 output pin, the output format is NMOS push-pull.

PG0/SDAA/ExIRO8/TMIX (8)

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC 2, the IIC2AS bit in IIC2BS of PTCNT1, and the PG0DDR bit. TMRIX and TMCIX are multiplexed as the TMIX input pin. When the CCLR1 and CCLR0 bits in TCR of TMR_X are set to1, the pin functions as the TMIX (TMRIX) input pin. When and external clock is selected by the CKS2 to CKS0 bits in TCR of TMR X, the pin functions as the TMIX (TMCIX) input pin. When the ISS8 bit in ISSR16 is set to 1 and the IRQ8E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the ExIRQ8 input pin. SDAA EN in the following table is expressed by the following logical expression.

SDAA EN = $ICE \cdot \overline{IIC2BS} \cdot \overline{IIC2AS}$

SDAA_EN		1			
PG0DDR	0	—			
Pin function	PG0 input pin	SDAA I/O pin			
	ExIRQ8 input pin / TMIX input pin				

Note: The output format for SDAA is NMOS output only, and direct bus drive is possible. When this pin is used as the PG0 output pin, the output format is NMOS push-pull.

8.2.17 Port H

(1) PH5, PH4, PH3, PH2

The pin function is switched as shown below according to the PHnDDR bit.

PHnDDR	0	1
Pin function	PHn input pin	PHn output pin
		(n = 5 to 2)

(2) PH1/ExIRQ7

The pin function is switched as shown below according to the PH1DDR bit. When the ISS7 bit in ISSR is set to 1 and the IRQ7E bit in IER of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{ExIRQ7}}$ input pin.

PH1DDR	0	1		
Pin function	PH1 input pin	PH1 output pin		
	ExIRQ7 input pin			

(3) PH0/ExIRQ6

The pin function is switched as shown below according to the PH0DDR bit. When the EIVS bit in SYSCR3 is set to 1 and the IRQ6E bit in IER of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{ExIRQ6}}$ input pin.

PHODDR	0	1			
Pin function	PH0 input pin	PH0 output pin			
	ExIRQ6 input pin				

8.3 Change of Peripheral Function Pins

For the external sub-clock input and IIC input/output, the multi-function I/O ports can be changed. The external interrupt can be changed by the setting of ISSR16 and ISSR. I/O ports that also function as the external sub-clock input pin are changed by the setting of PTCNT0. For IIC input/output, change the setting of PTCNT1. The pin name of the peripheral function is indicated by adding 'Ex' at the head of the original pin name. In each peripheral function description, only the original pin name is used.

The following registers are available as the port control register.

- Port control register 0 (PTCNT0)
- Port control register 1 (PTCNT1)
- Port control register 2 (PTCNT2)

8.3.1 Port Control Register 0 (PTCNT0)

PTCNT0 selects ports that also function as the external sub-clock input pin.

Bit	Bit Name	Initial Value	R/W	Description	
7 to 1	_	All 0	R/W	Reserved	
				The initial value should not be changed.	
0	EXCLS	0	R/W 0: P96/EXCL is selected.		
				1: PE0/ExEXCL is selected.	



8.3.2 Port Control Register 1 (PTCNT1)

PTCNT1 selects ports that also function as IIC_2 input/output pins.

Bit	Bit Name	Initial Value	R/W	Descript	ion	
7	IIC2BS	0	R/W	These bits select input/output pins for IIC_2		
6	IIC2AS	1	R/W	IIC2BS	IIC2AS	
				0	0:	Selects PG1/SCLA and PG0/SDAA
				0	1:	Selects PG3/SCLB and PG2/SDAB
				1	0:	Selects PG5/SCLC and PG4/SDAC
				1	1:	Selects PG7/SCLD and PG6/SDAD
5 to 0		All 0	R/W	Reserved	ł	
				The initia	l value sh	ould not be changed.



8.3.3 Port Control Register 2 (PTCNT2)

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R/W	Reserved
				The initial value should not be changed.
4	TxD1RS	0	R/W	0: TxD1 direct output
				1: TxD1 inverted output
3	RxD1RS	0	R/W	0: RxD1 direct input
				1: RxD1 inverted input
2	_	0	R/W	Reserved
				The initial value should not be changed.
1	PORTS	0	R/W	0: Existing port specification
				1: New port specification
0	_	0	R/W	Reserved
				The initial value should not be changed.

PTCNT2 selects SCI input/output conversion and controls the port specification.





Section 9 8-Bit PWM Timer (PWMU)

This LSI has two channels of 8-bit PWM timers, A and B (PWMU_A and PWMU_B). Each PWMU outputs 6 PWM waveforms. Each of the PWM channels of a PWMU can operate independently. A PWMU allows long-period PWM outputs for six channels in 8-bit single-pulse mode and for three channels in 16-bit/12-bit single-pulse mode. In addition, PWM outputs at a high carrier frequency are available in 8-bit pulse division mode. Connecting a low-pass filter externally to the LSI allows the PWMU to be used as an 8-bit D/A converter.

9.1 Features

- Selectable from four types of counter input clock
 Selection of four internal clock signals (φ, φ/2, φ/4, and φ/8)
- Independent operation and variable cycle for each channel Cascaded connection of two channels is possible.

Operation of channel 1 (higher order) and channel 0 (lower order) as a 16-bit/12-bit singlepulse PWM timer

Operation of channel 3 (higher order) and channel 2 (lower order) as a 16-bit/12-bit singlepulse PWM timer

Operation of channel 5 (higher order) and channel 4 (lower order) as a 16-bit/12-bit singlepulse PWM timer

• 8-bit single pulse mode

Operates at a maximum carrier frequency of 98.0 kHz (at 25-MHz operation) Pulse output settable with a duty cycle from 0/255 to 255/255 PWM output enable/disable control, and selection of direct or inverted PWM output

• 12-bit single pulse mode

Two channels are cascade-connected for operation in this mode.


Operates at a maximum carrier frequency of 6.1 kHz (at 25-MHz operation)

Pulse output settable with a duty cycle from 0/4095 to 4095/4095

PWM output enable/disable control, and selection of direct or inverted PWM output

• 16-bit single pulse mode

Two channels are cascade-connected for operation in this mode. Operates at a maximum carrier frequency of 381.6 Hz (at 25-MHz operation) Pulse output settable with a duty cycle from 0/65535 to 65535/65535 PWM output enable/disable control, and selection of direct or inverted PWM output



• 8-bit pulse division mode

Operable at a maximum carrier frequency of 1.57 MHz (at 25-MHz operation) Pulse output settable with a duty cycle from 0/16 to 15/16 PWM output enable/disable control, and selection of direct or inverted PWM output

Figure 9.1 shows a block diagram of the PWMU.




Figure 9.1 Block Diagram of PWMU Timer

RENESAS

9.2 Input/Output Pins

Table 9.1 shows the PWMU pin configuration.

Table 9.1Pin Configuration

Channel		Pin Name	I/O	Function
Channel A	0	PWMU0A	Output	PWM pulse output (8-bit single pulse, 8-bit pulse division)
	1	PWMU1A	Output	PWM pulse output (8/12/16-bit single pulse, 8-bit pulse division)
	2	PWMU2A	Output	PWM pulse output (8-bit single pulse, 8-bit pulse division)
	3	PWMU3A	Output	PWM pulse output (8/12/16-bit single pulse, 8-bit pulse division)
	4	PWMU4A	Output	PWM pulse output (8-bit single pulse, 8-bit pulse division)
	5	PWMU5A	Output	PWM pulse output (8/12/16-bit single pulse, 8-bit pulse division)
Channel B	0	PWMU0B	Output	PWM pulse output (8-bit single pulse, 8-bit pulse division)
	1	PWMU1B	Output	PWM pulse output (8/12/16-bit single pulse, 8-bit pulse division)
	2	PWMU2B	Output	PWM pulse output (8-bit single pulse, 8-bit pulse division)
	3	PWMU3B	Output	PWM pulse output (8/12/16-bit single pulse, 8-bit pulse division)
	4	PWMU4B	Output	PWM pulse output (8-bit single pulse, 8-bit pulse division)
	5	PWMU5B	Output	PWM pulse output (8/12/16-bit single pulse, 8-bit pulse division)



9.3 **Register Descriptions**

The PWMU has the following registers.

Table 9.2Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel A	PWM clock control register_A	PWMCKCR_A	R/W	H'00	H'FD0C	8
	PWM output control register_A	PWMOUTCR_A	R/W	H'00	H'FD0D	8
	PWM mode control register_A	PWMMDCR_A	R/W	H'00	H'FD0E	8
	PWM phase control register_A	PWMPCR_A	R/W	H'00	H'FD0F	8
	PWM prescaler register 0_A	PWMPRE0_A	R/W	H'00	H'FD01	8
	PWM prescaler register 1_A	PWMPRE1_A	R/W	H'00	H'FD03	8
	PWM prescaler register 2_A	PWMPRE2_A	R/W	H'00	H'FD05	8
	PWM prescaler register 3_A	PWMPRE3_A	R/W	H'00	H'FD07	8
	PWM prescaler register 4_A	PWMPRE4_A	R/W	H'00	H'FD09	8
	PWM prescaler register 5_A	PWMPRE5_A	R/W	H'00	H'FD0B	8
	PWM duty setting register 0_A	PWMREG0_A	R/W	H'00	H'FD00	8
	PWM duty setting register 1_A	PWMREG1_A	R/W	H'00	H'FD02	8
	PWM duty setting register 2_A	PWMREG2_A	R/W	H'00	H'FD04	8
	PWM duty setting register 3_A	PWMREG3_A	R/W	H'00	H'FD06	8
	PWM duty setting register 4_A	PWMREG4_A	R/W	H'00	H'FD08	8
	PWM duty setting register 5_A	PWMREG5_A	R/W	H'00	H'FD0A	8

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel B	PWM clock control register_B	PWMCKCR_B	R/W	H'00	H'FD1C	8
	PWM output control register_B	PWMOUTCR_B	R/W	H'00	H'FD1D	8
	PWM mode control register_B	PWMMDCR_B	R/W	H'00	H'FD1E	8
	PWM phase control register_B	PWMPCR_B	R/W	H'00	H'FD1F	8
	PWM prescaler register 0_B	PWMPRE0_B	R/W	H'00	H'FD11	8
	PWM prescaler register 1_B	PWMPRE1_B	R/W	H'00	H'FD13	8
	PWM prescaler register 2_B	PWMPRE2_B	R/W	H'00	H'FD15	8
	PWM prescaler register 3_B	PWMPRE3_B	R/W	H'00	H'FD17	8
	PWM prescaler register 4_B	PWMPRE4_B	R/W	H'00	H'FD19	8
	PWM prescaler register 5_B	PWMPRE5_B	R/W	H'00	H'FD1B	8
	PWM duty setting register 0_B	PWMREG0_B	R/W	H'00	H'FD10	8
	PWM duty setting register 1_B	PWMREG1_B	R/W	H'00	H'FD12	8
	PWM duty setting register 2_B	PWMREG2_B	R/W	H'00	H'FD14	8
	PWM duty setting register 3_B	PWMREG3_B	R/W	H'00	H'FD16	8
	PWM duty setting register 4_B	PWMREG4_B	R/W	H'00	H'FD18	8
	PWM duty setting register 5_B	PWMREG5_B	R/W	H'00	H'FD1A	8



9.3.1 PWM Clock Control Register (PWMCKCR)

Initial Bit Bit Name Value R/W Description 7,6 CLK1, CLK0 All 0 R/W Clock Select 1, 0 These bits select the PWM count clock source. CLK1 CLK0 0 0: Internal clock ϕ is selected 1: Internal clock 6/2 is selected 0 0: Internal clock 6/4 is selected 1 1: Internal clock 6/8 is selected 1 All 0 R 5 to 0 Reserved These bits are always read as 0 and cannot be modified.

PWMCKCR selects the PWM clock source.

9.3.2 PWM Output Control Register (PWMOUTCR)

PWMOUTCR controls enabling and disabling of the PWM output and counter operation of each channel.

Bit	Bit Name	Initial Value	R/W	Description
7	CNTMD45B	0	R/W	Channel 4 and 5, 12-bit Counter Select
				0: Channel 4 and 5 are set to 8-bit count operating mode
				1: Channel 4 and 5 are set to 12-bit count operating mode
				When selecting 12-bit count operating mode, 16-bit count mode must be non-selectable (CNTMD45A = 0). For details, see table 9.5.

Bit	Bit Name	Initial Value	R/W	Description
6	CNTMD23B	0	R/W	Channel 4 and 5, 12-bit Counter Select
				0: Channel 4 and 5 are set to 8-bit count operating mode
				1: Channel 4 and 5 are set to 12-bit count operating mode
				When selecting 12-bit count operating mode, 16-bit count mode must be non-selectable (CNTMD23A = 0). For details, see table 9.4.
5	PWM5E	0	R/W	PWMU5 Output Enable
				 PWMU5 output and counter operation are disabled.
				1: PWMU5 output and counter operation are enabled.
4	PWM4E	0	R/W	PWMU4 Output Enable
				8-bit single-pulse/pulse-division mode
				 PWMU4 output and counter operation are disabled.
				1: PWMU4 output and counter operation are enabled.
				12/16-bit single-pulse mode
				 PWMU4 output and counter operation are disabled.
				1: PWMU4 output and counter operation are enabled.
3	PWM3E	0	R/W	PWMU3 Output Enable
				 PWMU3 output and counter operation are disabled.
				1: PWMU3 output and counter operation are enabled.



Bit	Bit Name	Initial Value	R/W	Description
2	PWM2E	0	R/W	PWMU2 Output Enable
				8-bit single-pulse/pulse division mode
				 PWMU2 output and counter operation are disabled.
				 PWMU2 output and counter operation are enabled.
				12/16-bit single-pulse mode
				 PWMU2 output and counter operation are disabled.
				 PWMU2 output and counter operation are enabled.
1	PWM1E	0	R/W	PWMU1 Output Enable
				 PWMU1 output and counter operation are disabled.
				1: PWMU1 output and counter operation are enabled.
0	PWM0E	0	R/W	PWMU0 Output Enable
				8-bit single-pulse/pulse division mode
				 PWMU0 output and counter operation are disabled.
				1: PWMU0 output and counter operation are enabled.
				12/16-bit single-pulse mode
				 PWMU0 output and counter operation are disabled.
				1: PWMU0 output and counter operation are enabled.

9.3.3 PWM Mode Control Register (PWMMDCR)

PWMMDCR selects the PWM count mode and operating mode for each channel.

Bit	Bit Name	Initial Value	R/W	Description
7	CNTMD01B	0	R/W	Channel 0 and 1, 12-bit Counter Select
				0: Channel 0 and 1 are set to 8-bit count operating mode
				1: Channel 0 and 1 are set to 12-bit count operating mode
				When selecting 12-bit count operating mode, 16-bit count mode must be non-selectable (CNTMD01A = 0). For details, see table 9.3.
6	CNTMD01A	0	R/W	Channel 0 and 1, 16-bit Counter Select
				0: Channel 0 and 1 are set to 8-bit count operating mode
				1: Channel 0 and 1 are set to 16-bit count operating mode
				When selecting 16-bit count operating mode, 12-bit count mode must be non-selectable (CNTMD01B = 0). For details, see table 9.3.
5	PWMSL5	0	R/W	Channel 5 Operating Mode Select
				0: Single-pulse mode
				1: Pulse division mode (Specify 8-bit counter mode.)
4	PWMSL4	0	R/W	Channel 4 Operating Mode Select
				0: Single pulse mode
_				1: Pulse division mode (Specify 8-bit counter mode.)
3	PWMSL3	0	R/W	Channel 3 Operating Mode Select
				0: Single pulse mode
				1: Pulse division mode (Specify 8-bit counter mode.)
2	PWMSL2	0	R/W	Channel 2 Operating Mode Select
				0: Single pulse mode
				1: Pulse division mode (Specify 8-bit counter mode.)

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
1	PWMSL1	0	R/W	Channel 1 Operating Mode Select
				0: Single pulse mode
				1: Pulse division mode (Specify 8-bit counter mode.)
0	PWMSL0	0	R/W	Channel 0 Operating Mode Select
				0: Single pulse mode
				1: Pulse division mode (Specify 8-bit counter mode.)

9.3.4 PWM Phase Control Register (PWMPCR)

PWMPCR selects the PWM count mode and output phase for each channel.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PH5S	0	R/W	Channel 5 Output Phase Select
				0: PWMU5 direct output
				1: PWMU5 inverted output
6	PH4S	0	R/W	Channel 4 Output Phase Select
				0: PWMU4 direct output
				1: PWMU4 inverted output
5	PH3S	0	R/W	Channel 3 Output Phase Select
				0: PWMU3 direct output
				1: PWMU3 inverted output
4	PH2S	0	R/W	Channel 2 Output Phase Select
				0: PWMU2 direct output
				1: PWMU2 inverted output
3	PH1S	0	R/W	Channel 1 Output Phase Select
				0: PWMU1 direct output
				1: PWMU1 inverted output
2	PH0S	0	R/W	Channel 0 Output Phase Select
				0: PWMU0 direct output
				1: PWMU0 inverted output

Bit	Bit Name	Initial Value	R/W	Description
1	CNTMD45A	0	R/W	Channel 4 and 5, 16-bit Counter Select
				0: Channel 4 and 5 are set to 8-bit count operating mode
				1: Channel 4 and 5 are set to 16-bit count operating mode
				When selecting 16-bit count operating mode, 12-bit count mode must be non-selectable (CNTMD45B = 0). For details, see table 9.5.
0	CNTMD23A	0	R/W	Channel 2 and 3, 16-bit Counter Select
				0: Channel 2 and 3 are set to 8-bit count operating mode
				1: Channel 2 and 3 are set to 16-bit count operating mode
				When selecting 16-bit count operating mode, 12-bit count mode must be non-selectable (CNTMD23B = 0). For details, see table 9.4.

9.3.5 PWM Prescaler Latch Register (PRELAT)

PRELAT is a shift register in PWMPRE. When one pulse is completed, the data of PWMPRE is transferred to PRELAT automatically. This register cannot be accessed by the CPU directly.



9.3.6 PWM Duty Setting Latch Register (REGLAT)

REGLAT is a shift register in PWMREG. When one pulse is completed, the data of PWMREG is transferred to PRELAT automatically. This register cannot be accessed by the CPU directly.

CNTMD01A in PWMMDCR	CNTMD01B in PWMMDCR	Counter Operation of the Channel 0 and 1
0	0	8-bit counter operation
0	1	12-bit counter operation (higher order: channel 1, lower order: channel 0)
1	0	16-bit counter operation (higher order: channel 1, lower order: channel 0)
1	1	Setting prohibited

Table 9.3	Counter Operation of the Channel 0 and 1
-----------	--

Note: When 12/16-bit counter is selected, single pulse mode must be selected.

Table 9.4Counter Operation of the Channel 2 and 3

	ID23A in MPCR	CNTMD23B in PWMOUTCR	Counter Operation of the Channel 2 and 3
0		0	8-bit counter operation
0		1	12-bit counter operation (higher order: channel 3, lower order: channel 2)
1		0	16-bit counter operation (higher order: channel 3, lower order: channel 2)
1		1	Setting prohibited
Note:	When 12	/16-bit counter is selec	ted single pulse mode must be selected

Note: When 12/16-bit counter is selected, single pulse mode must be selected.

CNTMD45A in PWMMPCR	CNTMD45B in PWMOUTCR	Counter Operation of the Channel 4 and 5
0	0	8-bit counter operation
0	1	12-bit counter operation (higher order: channel 5, lower order: channel 4)
1	0	16-bit counter operation (higher order: channel 5, lower order: channel 4)
1	1	Setting prohibited

Table 9.5Counter Operation of the Channel 4 and 5

Note: When 12/16-bit counter is selected, single pulse mode must be selected.

9.3.7 PWM Prescaler Registers 0 to 5 (PWMPRE0 to PWMPRE5)

PWMPRE are 8-bit readable/writable registers used to set the PWM cycle. The initial value is H'00.

When the PWMPRE value is n, the PWM cycle is calculated as follows.

(1) 8-Bit Single Pulse Mode

PWM cycle = $[255 \times (n + 1)]$ / internal clock frequency ($0 \le n \le 255$)

Table 9.6Resolution, PWM Conversion Period, and Carrier Frequency when φ = 20 MHz
(8-Bit Counter Operation)

				Carrier Freq	uency
Internal Clock		PWM Conve	ersion Period	Single Pulse	e Mode
Frequency	Resolution	Min.	Max.	Min.	Max.
φ	50 ns	12.8 μs	3.3 ms	306.4 Hz	78.4 kHz
φ/2	100 ns	25.5 μs	6.5 ms	153.2 Hz	39.2 kHz
φ/4	200 ns	51.0 μs	13.1 ms	76.6 Hz	19.6 kHz
φ/8	400 ns	102.0 μs	26.1 ms	38.3 Hz	9.8 kHz

RENESAS

(2) 12-Bit Single Pulse Mode

When 12-bit single pulse mode is selected, PWMPRE0, PWMPRE2, and PWMPRE4 are valid. The settings of PWMPRE1, PWMPRE3, and PWMPRE5 are invalid.

PWM cycle = $[4095 \times (n + 1)]$ / internal clock frequency $(0 \le n \le 255)$

Table 9.7Resolution, PWM Conversion Period, and Carrier Frequency when φ = 20 MHz
(12-Bit Counter Operation)

				Carrier Free	quency
Internal Clock		PWM Conve	ersion Period	Single Puls	e Mode
Frequency	Resolution	Min.	Max.	Min.	Max.
φ	50 ns	204.8 μs	52.4 ms	19.1 Hz	4.9 kHz
φ/2	100 ns	409.5 μs	104.8 ms	9.5 Hz	2.4 kHz
φ/4	200 ns	819.0 μs	209.7 ms	4.8 Hz	1.2 kHz
φ/8	400 ns	1.6 ms	419.3 ms	2.4 Hz	0.6 kHz

(3) 16-Bit Single Pulse Mode

When 16-bit single pulse mode is selected, PWMPRE0, PWMPRE2, and PWMPRE4 are valid. The settings of PWMPRE1, PWMPRE3, and PWMPRE5 are invalid.

PWM cycle = $[65535 \times (n + 1)]$ / internal clock frequency $(0 \le n \le 255)$

Table 9.8Resolution, PWM Conversion Period, and Carrier Frequency when φ = 20 MHz
(at 16-bit counter operation)

				Carrier Fre	quency
Internal Clock		PWM Conv	ersion Period	Single Puls	se Mode
Frequency	Resolution	Min.	Max.	Min.	Max.
φ	50 ns	3.3ms	838.8 ms	1.2 Hz	305.2 Hz
ф/2	100 ns	6.6ms	1.7 s	0.6 Hz	152.6 Hz
φ/4	200 ns	13.1ms	3.4 s	0.3 Hz	76.3 Hz
φ/8	400 ns	26.2ms	6.7 s	0.1 Hz	38.1 Hz

(4) 8-Bit Pulse Division Mode

 $\begin{array}{l} \mathsf{PWM} \ \text{cycle} = \left[16 \times (n+1)\right] / \ \text{internal clock frequency} \quad (0 \leq n \leq 255) \\ \mathsf{PWM} \ \text{conversion cycle} = \left[256 \times (n+1)\right] / \ \text{internal clock frequency} \quad (0 \leq n \leq 255) \end{array}$

Table 9.9Resolution, PWM Conversion Period, and Carrier Frequency when φ = 20 MHz
(at 8-bit counter operation)

Internal Clock		PWM Conve	ersion Period	Carrier Frequ (1/PWM cycle	
Frequency	Resolution	Min.	Max.	Min.	Max.
φ	50 ns	12.8 μs	3.3ms	4882.8 Hz	1250.0 kHz
φ/2	100 ns	25.5 μs	6.6ms	2441.4 Hz	625.0 kHz
φ/4	200 ns	51.2 μs	13.1ms	1220.7 Hz	312.5 kHz
ф/8	400 ns	102.4 μs	26.2ms	610.4 Hz	156.3 kHz



9.3.8 PWM Duty Setting Registers 0 to 5 (PWMREG0 to PWMREG5)

PWMREG are 8-bit readable/writable registers used to set the high period (duty) of the PWM output pulse. The initial value is H'00.

(1) 8-Bit Single Pulse Mode

Directly set the high period of the pulse for PWM output. With PWMREG registers, the duty cycle of the PWM output pulse is specified as a value from 0/255 to 255/255 with a resolution of 1/255.

When the PWMREG value is m, the high period of the output pulse is calculated as follows:

Output pulse high period = (PWM cycle \times m) / 255 (0 \le m \le 255)

(2) 12-Bit Single Pulse Mode

Directly set the high period of the pulse for PWM output. With PWMREG registers, the duty cycle of the PWM output pulse is specified as a value from 0/4095 to 4095/4095 with a resolution of 1/4095.

When the PWMREG value is m, the high period of the output pulse is calculated as follows:

Output pulse high period = (PWM cycle \times m) / 4095 (0 \le m \le 4095)

Set the respective high-level pulse periods by using the following register combinations: PWMREG1 (higher order) and PWMREG0 (lower order), PWMREG3 (higher order) and PWMREG2 (lower order), and PWMREG5 (higher order) and PWMREG4 (lower order).

Note: Setting of the bits 3 to 0 in the higher order registers and lower order registers is enabled. The bits 7 to 4 in the higher order registers are disabled. The higher order registers must be set after setting the lower order registers, otherwise the output performance is not as desired.



(3) 16-Bit Single Pulse Mode

Directly set the high period of the pulse for PWM output. With cascade-connected PWMREG registers, the duty cycle of the PWM output pulse is specified as a value from 0/65535 to 65535/65535.

When the PWMREG value is m, the high period of the output pulse is calculated as follows:

Output pulse high period = (PWM cycle \times m) / 65535 (0 \le m \le 65535)

Set the respective high-level pulse periods by using the following register combinations (cascaded connection): PWMREG1 (higher order) and PWMREG0 (lower order), PWMREG3 (higher order) and PWMREG2 (lower order), and PWMREG5 (higher order) and PWMREG4 (lower order).

Note: The higher order registers must be set after setting the lower order registers, otherwise the output performance is not as desired.

(4) 8-Bit Pulse Division Mode

Specify the basic pulse duty cycle and the number of additional pulses for PWM output. The higher-order four bits of the PWMREG setting specify the duty cycle of the basic pulse as 0/16 to 15/16 with a resolution of 1/16, and the lower-order four bits specify the number of pulses to be added within the conversion period comprising the basic pulses.



9.4 Operation

The PWMU operates in 8-bit single pulse mode, 12-bit single pulse mode, 16-bit single pulse mode, or 8-bit division pulse mode.

9.4.1 Single-Pulse Mode (8 Bits, 12 Bits, and 16 Bits)

Figure 9.2 shows a block diagram of 8-bit single pulse mode. Figure 9.3 shows a block diagram of 12 and 16-bit single pulse mode.




Figure 9.2 Block Diagram of 8-Bit Single Pulse Mode






Figure 9.3 Block Diagram of 12 and 16-bit Single Pulse Mode

When the PWMnE bit (n = 0 to 5) in PWMOUTCR is set to 1, the PWMU outputs pulses that start with a high level. The updated PWMREG value is written in REGLAT, and the updated PWMPRE value is written in PRELAT.

When the REGLAT value is less than the duty counter value, the PWMU outputs a high level (when direct output is selected). At each PWM clock timing, the duty counter is incremented. When the clock generator counter is H'00, the PWM clock is generated by decrementing the PRELAT value.

Figure 9.4 shows an example of duty counter and clock generator counter operation.




Figure 9.4 Example of Duty Counter and Clock Generator Counter Operation (When PWMPRE = H'01 and PWMREG = H'80 with $\phi/4$ Selected as Count Clock Source) The following shows the duty counter value and PWMU output timing.




Figure 9.5 Duty Counter Value and PWMU Output Timing

If the PWMREG value is changed during PWM output, the PWMREG value is loaded into REGLAT when the duty counter overflows (at the beginning of the next PWM cycle). The following shows the PWMU output waveform when the PWMREG value is changed.




Figure 9.6 PWMU Output Waveform When PWMREG Value is Changed

When the PWMPRE value is changed during PWM output, the PWM cycle changes from the next cycle. When the clock generator counter underflows, the PWMPRE value is loaded into PRELAT. The following shows the PRELAT update timing when the PWMPRE value is changed.




Figure 9.7 PRELAT Update Timing When PWMPRE Value is Changed



9.4.2 Pulse Division Mode

In pulse division mode, the higher-order four bits in PWMREG specify the duty cycle of the basic pulse as 0/16 to 15/16 with a resolution of 1/16. The following shows the duty cycle of the basic pulse.

Upper 4 bits	Basic Pulse Waveform (Internal)
B'0000	: 0 : 1 : 2 : 3 : 4 : 5 : 6 : 7 : 8 : 9 : A : B : C : D : E : F :
B'0001	
B'0010	
B'0011	
B'0100	
B'0101	
B'0110	
B'0111	
B'1000	
B'1001	
B'1010	
B'1011	
B'1100	
B'1101	
B'1110	
B'1111	

Table 9.10Basic Pulse Duty Cycle

Resolution

RENESAS

The lower four bits in PWMREG specify the position of pulses added to the 16 basic pulses. The additional pulse adds a high period (when PHnS = 0) at the resolution width before the rising edge of the basic pulse. Although there is no rising edge of the basic pulse when the upper four bits in PWMREG is B'0000, the timing for adding pulses is the same. Table 9.7 shows the additional pulse positions corresponding to the basic pulses, and figure 9.8 shows an example of additional pulse timing.

Lower 4							Bas	ic Pu	lse N	umbe	ər					
Bits	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
B'0000																
B'0001																0
B'0010								0								0
B'0011								0				0				0
B'0100				0				0				0				0
B'0101				0				0				0		0		0
B'0110				0		0		0				0		0		0
B'0111				0		0		0		0		0		0		0
B'1000		0		0		0		0		0		0		0		0
B'1001		0		0		0		0		0		0		0	0	0
B'1010		0		0		0	0	0		0		0		0	0	0
B'1011		0		0		0	0	0		0	0	0		0	0	0
B'1100		0	0	0		0	0	0		0	0	0		0	0	0
B'1101		0	0	0		0	0	0		0	0	0	0	0	0	0
B'1110		0	0	0	0	0	0	0		0	0	0	0	0	0	0
B'1111		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

 Table 9.11
 Additional Pulse Positions Corresponding to Basic Pulse




Figure 9.8 Example of Additional Pulse Timing (Upper 4 Bits in PWMREG = B'1000)

RENESAS

(1) Example of Setting




Figure 9.9 Example of WMU Setting

(2) Example of Circuit for Use as D/A Converter

The following shows an example of a circuit in which PWMU output pulses are used as a D/A converter. When a low-pass filter is connected externally to the LSI, low-ripple analog output can be generated. If pulse division mode is used, a D/A output with even less ripple is available.




Figure 9.10 Example of Circuit for Use as a D/A Converter

9.5 Usage Note

9.5.1 Setting Module Stop Mode

The module stop control register can be used to enable or disable PWMU operation. The default setting disables PWMU operation. Clearing the module stop mode enables registers to be accessed. For details, see section 24, Power-Down Modes.

9.5.2 Note on Using 16-Bit/12-Bit Single-Pulse PWM Timer

When the duty cycle is to be changed in usage of a 16-bit/12-bit single-pulse PWM timer, the higher- and lower-order eight bits must be individually written to the respective PWMREGn (n = 0 to 5) registers. There will thus be a time lag between the write operations, and this may lead to the output of a pulse waveform with a duty cycle other than the intended one during the corresponding period.

Also, care must be taken to ensure that there are no interrupts while writing to PWMREGn is in progress, since interrupt processing can lead to the continued output of pulses with a duty cycle other than the intended one.





Section 10 16-Bit Timer Pulse Unit (TPU)

This LSI has an on-chip 16-bit timer pulse unit (TPU) that comprises three 16-bit timer channels. The function list of the 16-bit timer unit and its block diagram are shown in table 10.1 and figure 10.1, respectively.

10.1 Features

- Maximum 8-pulse input/output
- Selection of eight counter input clocks for channels 0 and 2, seven counter input clocks for channel 1
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture possible
 - Register simultaneous input/output possible by counter synchronous operation
 - Maximum of 7-phase PWM output possible by combination with synchronous operation
- Buffer operation settable for channel 0
- Phase counting mode settable independently for each of channels 1 and 2
- Fast access via internal 16-bit bus
- 13 interrupt sources
- Automatic transfer of register data
- A/D converter conversion start trigger can be generated






Figure 10.1 Block Diagram of TPU

Item	Channel 0	Channel 1	Channel 2
Count clock	φ/1	φ/1	φ/1
	ф/4	φ/4	φ/4
	ф/16	ф/16	φ /16
	ф/64	φ/64	φ/64
	TCLKA	ф/256	φ /1024
	TCLKB	TCLKA	TCLKA
	TCLKC	TCLKB	TCLKB
	TCLKD		TCLKC
General registers	TGRA_0	TGRA_1	TGRA_2
(TGR)	TGRB_0	TGRB_1	TGRB_2
General registers/buffer	TGRC_0		
registers	TGRC_0		
I/O pins	TIOCA0	TIOCA1	TIOCA2
	TIOCB0	TIOCB1	TIOCB2
	TIOCC0		
	TIOCD0		
Counter clear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare 0 output	0	0	0
match 1 output	0	0	0
Toggle output	0	0	0
Input capture function	0	0	0
Synchronous operation	0	0	0
PWM mode	0	0	0
Phase counting mode		0	0
Buffer operation	0	_	_

RENESAS

Table 10.1TPU Functions

Item	Channel 0	Channel 1	Channel 2
A/D converter trigger	TGRA_0 compare match or input capture	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture
Interrupt sources	 5 sources Compare match or input capture 0A Compare match or input capture 0B Compare match or input capture 0C Compare match or input capture 0D Overflow 	 4 sources Compare match or input capture 1A Compare match or input capture 1B Overflow Underflow 	 4 sources Compare match or input capture 2A Compare match or input capture 2B Overflow Underflow
[Legend]			
O: Enable			

-: Disable

10.2 Input/Output Pins

Table 10.2 Pin Configuration

Channel	Pin Name	I/O	Function
Common	TCLKA	Input	External clock A input pin (Channel 1 phase counting mode A phase input)
	TCLKB	Input	External clock B input pin (Channel 1 phase counting mode B phase input)
	TCLKC	Input	External clock C input pin (Channel 2 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin (Channel 2 phase counting mode B phase input)
0	TIOCA0	I/O	TGRA_0 input capture input/output compare output/PWM output pin
	TIOCB0	I/O	TGRB_0 input capture input/output compare output/PWM output pin
	TIOCC0	I/O	TGRC_0 input capture input/output compare output/PWM output pin
	TIOCD0	I/O	TGRD_0 input capture input/output compare output/PWM output pin
1	TIOCA1	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOCB1	I/O	TGRB_1 input capture input/output compare output/PWM output pin
2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOCB2	I/O	TGRA_2 input capture input/output compare output/PWM output pin

RENESAS

10.3 Register Descriptions

The TPU has the following registers.

Table 10.3 Register Configuration

Channel	Register Name	Abbreviatior	ו R/W	Initial Value	Address	Data Bus Width
Channel 0	Timer control register_0	TCR_0	R/W	H'00	H'FE50	8
	Timer mode register_0	TMDR_0	R/W	H'C0	H'FE51	8
	Timer I/O control register H_0	TIORH_0	R/W	H'00	H'FE52	8
	Timer I/O control register L_0	TIORL_0	R/W	H'00	H'FE53	8
	Timer interrupt enable register_0	TIER_0	R/W	H'40	H'FE54	8
	Timer status register_0	TSR_0	R/W	H'C0	H'FE55	8
	Timer counter_0	TCNT_0	R/W	H'0000	H'FE56	16
	Timer general register A_0	TGRA_0	R/W	H'FFFF	H'FE58	16
	Timer general register B_0	TGRB_0	R/W	H'FFFF	H'FE5A	16
	Timer general register C_0	TGRC_0	R/W	H'FFFF	H'FE5C	16
	Timer general register D_0	TGRD_0	R/W	H'FFFF	H'FE5E	16
Channel 1	Timer control register_1	TCR_1	R/W	H'00	H'FD40	8
	Timer mode register_1	TMDR_1	R/W	H'C0	H'FD41	8
	Timer I/O control register _1	TIOR_1	R/W	H'00	H'FD42	8
	Timer interrupt enable register_1	TIER_1	R/W	H'40	H'FD44	8
	Timer status register_1	TSR_1	R/W	H'C0	H'FD45	8
	Timer counter_1	TCNT_1	R/W	H'0000	H'FD46	16
	Timer general register A_1	TGRA_1	R/W	H'FFFF	H'FD48	16
	Timer general register B_1	TGRB_1	R/W	H'FFFF	H'FD4A	16
Channel 2	Timer control register_2	TCR_2	R/W	H'00	H'FE70	8
	Timer mode register_2	TMDR_2	R/W	H'C0	H'FE71	8
	Timer I/O control register_2	TIOR_2	R/W	H'00	H'FE72	8
	Timer interrupt enable register_2	TIER_2	R/W	H'40	H'FE74	8
	Timer status register_2	TSR_2	R/W	H'C0	H'FE75	8
	Timer counter_2	TCNT_2	R/W	H'0000	H'FE76	16

Channel	Register Name	Abbreviatio	n R/W	Initial Value	Address	Data Bus Width
Channel 2	Timer general register A_2	TGRA_2	R/W	H'FFFF	H'FE78	16
	Timer general register B_2	TGRB_2	R/W	H'FFFF	H'FE7A	16
Common	Timer start register	TSTR	R/W	H'00	H'FEB0	8
_	Timer synchro register	TSYR	R/W	H'00	H'FEB1	8

10.3.1 Timer Control Register (TCR)

The TCR registers control the TCNT operation for each channel. The TPU has a total of three TCR registers, one for each channel (channel 0 to 2). TCR register settings should be made only when TCNT operation is stopped.

		Initial		
Bit	Bit Name	value	R/W	Description
7	CCLR2	0	R/W	Counter Clear 2 to 0
6	CCLR1	0	R/W	These bits select the TCNT counter clearing source.
5	CCLR0	0	R/W	For details, see tables 10.4 and 10.5.
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge. When the input clock is counted using both edges, the input clock cycle is divided in 2 ($\phi/4$ both edges = $\phi/2$ rising edge). If phase counting mode is used on channels 1, 2, 4, and 5, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$ and rising edge count is selected.
				00: Count at rising edge
				01: Count at falling edge
				1x: Count at both edges
2	TPSC2	0	R/W	Time Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The clock
0	TPSC0	0	R/W	source can be selected independently for each channel. For details, see tables 10.6 to 10.8.
[Leger	nd]			
	Devilterene			

RENESAS

Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description
0	0	0	0	TCNT clearing disabled (Initial value)
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous/clearing synchronous operation* ¹
	1	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRC compare match/input capture* ²
		1	0	TCNT cleared by TGRD compare match/input capture* ²
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation* ¹

Table 10.4 CCLR2 to CCLR0 (channel 0)

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register. TCNT is not cleared because the buffer register setting has priority, and compare match/input capture dose not occur.

Table 10.5 CCLR2 to CCLR0 (channels 1 and 2)

Channel	Bit 7 Reserved* ²	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation* ¹

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be modified.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on ϕ
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

Table 10.6 TPSC2 to TPSC0 (channel 0)

Table 10.7 TPSC2 to TPSC0 (channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $\boldsymbol{\phi}$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on \$\$/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on \$\phi/256
			1	Setting prohibited

Note: This setting is ignored when channel 1 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on $\boldsymbol{\phi}$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on $\phi/1024$

Table 10.8 TPSC2 to TPSC0 (channel 2)

Note: This setting is ignored when channel 2 is in phase counting mode.

10.3.2 Timer Mode Register (TMDR)

The TMDR registers are used to set the operating mode for each channel. The TPU has three TMDR registers, one for each channel. TMDR register settings should be made only when TCNT operation is stopped.

Bit	Bit Name	Initial value	R/W	Description
7, 6		All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register. TGRD input capture/output compare is not generation. Because channels 1 and 2 have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer operation
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated. Because channels 1 and 2 have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.
				0: TGRA operates normally
				1: TGRA and TGRC used together for buffer operation
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	These bits are used to set the timer operating mode.
1	MD1	0	R/W	MD3 is a reserved bit. In a write, the write value should
0	MD0	0	R/W	always be 0. For details, see table 10.9.

RENESAS

Table 10.9 MD3 to MD0

Normal operation Reserved
Reserved
PWM mode 1
PWM mode 2
Phase counting mode 1
Phase counting mode 2
Phase counting mode 3
Phase counting mode 4
Setting prohibited

[Legend]

x: Don't care

Notes: 1. MD3 is reserved bit. In a write, it should be written with 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always be written to MD2.

10.3.3 Timer I/O Control Register (TIOR)

The TIOR registers control the TGR registers. The TPU has four TIOR registers, two each for channels 0, and one each for channels 1 and 2. Care is required since TIOR is affected by the TMDR setting. The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified. When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

Bit	Bit Name	Initial value	R/W	Description
Dit	Dit Name	value		•
7	IOB3	0	R/W	I/O Control B3 to B0
6	IOB2	0	R/W	Specify the function of TGRB.
5	IOB1	0	R/W	
4	IOB0	0	R/W	
3	IOA3	0	R/W	I/O Control A3 to A0
2	IOA2	0	R/W	Specify the function of TGRA.
1	IOA1	0	R/W	
0	IOA0	0	R/W	

• TIORH_0, TIOR_1, TIOR_2

• TIORL_0

Bit	Bit Name	Initial value	R/W	Description
7	IOD3	0	R/W	I/O Control D3 to D0
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	
4	IOD0	0	R/W	
3	IOC3	0	R/W	I/O Control C3 to C0
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	
0	IOC0	0	R/W	

Table 10.10	TIORH_	0 (channel 0)
-------------	--------	---------------

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_0 Function	TIOCB0 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0 output
				register	0 output at compare match
		1	0		Initial output is 0 output
					1 output at compare match
			1		Initial output is 0 output
					Toggle output at compare match
	1	0	0		Output disabled
			1		Initial output is 1 output
					0 output at compare match
		1	0		Initial output is 1 output
					1 output at compare match
			1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCB0 pin Input capture at rising edge
			1		Capture input source is TIOCB0 pin Input capture at falling edge
		1	×		Capture input source is TIOCB0 pin Input capture at both edges
	1	×	×		Setting prohibited
[] egend	1				

[Legend]



					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_0 Function	TIOCA0 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0 output
				Tegister	0 output at compare match
		1	0	_	Initial output is 0 output
					1 output at compare match
			1	_	Initial output is 0 output
					Toggle output at compare match
	1	0	0	_	Output disabled
			1	_	Initial output is 1 output
					0 output at compare match
		1	0	—	Initial output is 1 output
					1 output at compare match
			1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input capture	Capture input source is TIOCA0 pin
				register	Input capture at rising edge
			1	_	Capture input source is TIOCA0 pin
					Input capture at falling edge
		1	×	_	Capture input source is TIOCA0 pin
					Input capture at both edges
	1	×	×	_	Setting prohibited

Table 10.11 TIORH_0 (channel 0)

[Legend]

Table 10.12	TIORL_0	(channel 0)
-------------	---------	-------------

			Bit 5 Bit 4 IOD1 IOD0	Description		
Bit 7 IOD3	Bit 6 IOD2			TGRD_0 Function	TIOCD0 Pin Function	
0	0	0	0	Output	Output disabled	
			1	Compare register*	Initial output is 0 output	
				register	0 output at compare match	
		1	0		Initial output is 0 output	
					1 output at compare match	
			1		Initial output is 0 output	
					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1 output	
					0 output at compare match	
		1	0		Initial output is 1 output	
					1 output at compare match	
			1		Initial output is 1 output	
					Toggle output at compare match	
1	0	0	0	Input capture register*	Capture input source is TIOCD0 pin Input capture at rising edge	
			1		Capture input source is TIOCD0 pin Input capture at falling edge	
		1	×		Capture input source is TIOCD0 pin Input capture at both edges	
	1	×	×		Setting prohibited	

[Legend]

×: Don't care

Note: * When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Description

				Description		
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_0 Function	TIOCA0 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare	Initial output is 0 output	
				register*	0 output at compare match	
		1	0		Initial output is 0 output	
					1 output at compare match	
			1		Initial output is 0 output	
					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1 output	
					0 output at compare match	
		1	0		Initial output is 1 output	
					1 output at compare match	
			1		Initial output is 1 output	
					Toggle output at compare match	
1	0	0	0	Input capture register*	Capture input source is TIOCA0 pin Input capture at rising edge	
			1		Capture input source is TIOCA0 pin Input capture at falling edge	
		1	×		Capture input source is TIOCA0 pin Input capture at both edges	
	1	×	×		Setting prohibited	

Table 10.13 TIORL_0 (channel 0)

[Legend]

×: Don't care

Note: * When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.14 TIOR_1 (channel 1)

				Description		
Bit 7 IOB3	Bit 6 IOB2			TGRB_1 Function	TIOCB1 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Initial output is 0 output	
				register	0 output at compare match	
		1	0		Initial output is 0 output	
					1 output at compare match	
			1		Initial output is 0 output	
					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1 output	
					0 output at compare match	
		1	0		Initial output is 1 output	
					1 output at compare match	
			1		Initial output is 1 output	
					Toggle output at compare match	
1	0	0	0	Input capture register	Capture input source is TIOCB1 pin Input capture at rising edge	
			1		Capture input source is TIOCB1 pin Input capture at falling edge	
		1	×		Capture input source is TIOCB1 pin Input capture at both edges	
	1	×	×		Setting prohibited	

[Legend]

Description

Bit 3 IOA3				Description		
	Bit 2 IOA2	Bit 1 IOA1		TGRA_1 Function	TIOCA1 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare	Initial output is 0 output	
				register	0 output at compare match	
		1	0		Initial output is 0 output	
					1 output at compare match	
			1		Initial output is 0 output	
					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1 output	
					0 output at compare match	
		1	0		Initial output is 1 output	
					1 output at compare match	
			1		Initial output is 1 output	
					Toggle output at compare match	
1	0	0	0	Input capture register	Capture input source is TIOCA0 pin Input capture at rising edge	
			1		Capture input source is TIOCA0 pin Input capture at falling edge	
		1	×		Capture input source is TIOCA0 pin Input capture at both edges	
	1	×	×		Setting prohibited	

Table 10.15 TIOR_1 (channel 1)

Table 10.16 TIOR_2 (channel 2)

				Description		
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOCB2 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Initial output is 0 output	
				register	0 output at compare match	
		1	0		Initial output is 0 output	
					1 output at compare match	
			1		Initial output is 0 output	
					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1 output	
					0 output at compare match	
		1	0		Initial output is 1 output	
					1 output at compare match	
			1		Initial output is 1 output	
					Toggle output at compare match	
1	×	0	0	Input capture register	Capture input source is TIOCB2 pin Input capture at rising edge	
			1	_	Capture input source is TIOCB2 pin Input capture at falling edge	
		1	×	_	Capture input source is TIOCB2 pin Input capture at both edges	

[Legend]

Description

				Description		
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_2 Function	TIOCA2 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Initial output is 0 output	
				register	0 output at compare match	
		1	0		Initial output is 0 output	
					1 output at compare match	
			1		Initial output is 0 output	
					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1 output	
		1			0 output at compare match	
			0		Initial output is 1 output	
					1 output at compare match	
			1		Initial output is 1 output	
					Toggle output at compare match	
1	×	0	0	Input capture register	Capture input source is TIOCA2 pin Input capture at rising edge	
			1		Capture input source is TIOCA2 pin Input capture at falling edge	
		1	×		Capture input source is TIOCA2 pin Input capture at both edges	

Table 10.17 TIOR_2 (channel 2)

[Legend]

10.3.4 Timer Interrupt Enable Register (TIER)

The TIER registers control enabling or disabling of interrupt requests for each channel. The TPU has three TIER registers, one for each channel.

Bit	Bit Name	Initial value	R/W	Description
7	TTGE	0	R/W	A/D Conversion Start Request Enable
				Enables or disables generation of A/D conversion start requests by TGRA input capture/compare match.
				0: A/D conversion start request generation disabled
				1: A/D conversion start request generation enabled
6	_	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channel 0, bit 5 is reserved.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled
3	TGIED	0	R/W	TGR Interrupt Enable D
				Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channel 0. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and cannot be modified.
				0: Interrupt requests (TGID) by TGFD disabled
				1: Interrupt requests (TGID) by TGFD enabled.

		Initial		
Bit	Bit Name	value	R/W	Description
2	TGIEC	0	R/W	TGR Interrupt Enable C
				Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channel 0. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and cannot be modified.
				0: Interrupt requests (TGIC) by TGFC disabled
				1: Interrupt requests (TGIC) by TGFC enabled
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB disabled
				1: Interrupt requests (TGIB) by TGFB enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.
				0: Interrupt requests (TGIA) by TGFA disabled
				1: Interrupt requests (TGIA) by TGFA enabled

10.3.5 Timer Status Register (TSR)

The TSR registers indicate the status of each channel. The TPU has three TSR registers, one for each channel.

Bit	Bit Name	Initial value	R/W	Description	
7	TCFD	1	R	Count Direction Flag	
				Status flag that shows the direction in which TCNT counts in channel 1 and 2. In channel 0, bit 7 is reserved. It is always read as 0 and cannot be modified.	
				0: TCNT counts down	
				1: TCNT counts up	
6	_	1	R	Reserved	
				This bit is always read as 1 and cannot be modified.	
5	TCFU	0	R/(W)*	Underflow Flag	
				Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode.	
				In channel 0, bit 5 is reserved. It is always read as 0 and cannot be modified.	
				[Setting condition]	
				When the TCNT value underflows (change from H'0000 to H'FFFF)	
				[Clearing condition]	
				When 0 is written to TCFU after reading TCFU = 1	
4	TCFV	0	R/(W) *	Overflow Flag	
				Status flag that indicates that TCNT overflow has occurred.	
				[Setting condition]	
				When the TCNT value overflows (change from H'FFFF to H'0000)	
				[Clearing condition]	
				When 0 is written to TCFV after reading TCFV = 1	

Bit	Bit Name	Initial value	R/W	Description	
3	TGFD	0	R/(W)*	Input Capture/Output Compare Flag D	
				Status flag that indicates the occurrence of TGRD input capture or compare match in channel 0.	
				In channels 1 and 2, bit 3 is reserved. It is always read as 0 and cannot be modified.	
				[Setting conditions]	
				• When TCNT = TGRD while TGRD is functioning as output compare register	
				 When TCNT value is transferred to TGRD by input capture signal while TGRD is functioning as input capture register [Clearing condition] 	
				When 0 is written to TGFD after reading TGFD = 1	
2	TGFC	0	R/(W)*	Input Capture/Output Compare Flag C	
-		Ũ		Status flag that indicates the occurrence of TGRC input capture or compare match in channel 0.	
				In channels 1 and 2, bit 2 is reserved. It is always read as 0 and cannot be modified.	
				[Setting conditions]	
				• When the TCNT = TGRC while TGRC is functioning as output compare register	
				• When TCNT value is transferred to TGRC by input capture signal while TGRC is functioning as input capture register	
				[Clearing condition]	
				When 0 is written to TGFC after reading TGFC = 1	

Bit	Bit Name	Initial value	R/W	Description
1	TGFB	0	R/(W)*	Input Capture/Output Compare Flag B
				Status flag that indicates the occurrence of TGRB input capture or compare match.
				[Setting conditions]
				• When TCNT = TGRB while TGRB is functioning as output compare register
				 When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register
				[Clearing condition]
				When 0 is written to TGFB after reading TGFB = 1
0	TGFA	0	R/(W)*	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGRA input capture or compare match. The write value should always be 0 to clear this flag.
				[Setting conditions]
				• When TCNT = TGRA while TGRA is functioning as output compare register
				 When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register
				[Clearing condition]
				When 0 is written to TGFA after reading TGFA = 1
Note:	* The write	value shoul	d alwavs	be 0 to clear the flag.

Note: * The write value should always be 0 to clear the flag.

10.3.6 Timer Counter (TCNT)

The TCNT registers are 16-bit counters. The TPU has three TCNT counters, one for each channel. The TCNT counters are initialized to H'0000 by a reset. The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

10.3.7 Timer General Register (TGR)

The TGR registers are 16-bit registers with a dual function as output compare and input capture registers. The TPU has 16 TGR registers, four for channel 0 and two each for channels 1 and 2. TGRC and TGRD for channel 0 can also be designated for operation as buffer registers. The TGR registers are initialized to H'FFFF by a reset. The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD.

10.3.8 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels 0 to 2. TCNT of a channel performs counting when the corresponding bit in TSTR is set to 1. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

Bit	Bit Name	Initial value	R/W	Description
7 to 3	_	All 0	R	Reserved
				The initial value should not be changed.
2	CST2	0	R/W	Counter Start 2 to 0 (CST2 to CST0)
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained.
				If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_n count operation is stopped
				1: TCNT_n performs count operation
				(n = 2 to 0)

RENESAS

10.3.9 Timer Synchro Register (TSYR)

TSYR selects independent operation or synchronous operation for the channel 0 to 2 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

Bit	Bit Name	Initial value	R/W	Description
7 to 3	_	All 0	R/W	Reserved
				The initial value should not be changed.
2	SYNC2	0	R/W	Timer Synchro 2 to 0
1	SYNC1	0	R/W	These bits select whether operation is independent of
0	SYNC0	0	R/W	or synchronized with other channels. When synchronous operation is selected, synchronous presetting of multiple channels, and synchronous clearing through counter clearing on another channel are possible. To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.
				 TCNT_n operates independently (TCNT presetting /clearing is unrelated to other channels)
				1: TCNT_n performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible
				(n = 2 to 0)

10.4 Interface to Bus Master

10.4.1 16-Bit Registers

TCNT and TGR are 16-bit registers. As the data bus to the bus master is 16 bits wide, these registers can be read and written to in 16-bit units.

These registers cannot be read from or written to in 8-bit units; 16-bit access must always be used.

An example of 16-bit register access operation is shown in figure 10.2.




Figure 10.2 16-Bit Register Access Operation [Bus Master ↔ TCNT (16 Bits)]

10.4.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits wide, these registers can be read and written to in 16-bit units. They can also be read and written to in 8-bit units.

Examples of 8-bit register access operation are shown in figures 10.3, 10.4, and 10.5.




Figure 10.3 8-Bit Register Access Operation [Bus Master ↔ TCR (Upper 8 Bits)]




Figure 10.4 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower 8 Bits)]




Figure 10.5 8-Bit Register Access Operation [Bus Master ↔ TCR and TMDR (16 Bits)]

RENESAS

10.5 Operation


10.5.1 Basic Functions

Each channel has a TCNT and TGR. TCNT performs up-counting, and is also capable of freerunning operation, synchronous counting, and external event counting. Each TGR can be used as an input capture register or output compare register.

(1) Counter Operation

When one of bits CST0 to CST2 is set to 1 in TSTR, the TCNT counter for the corresponding channel starts counting. TCNT can operate as a free-running counter, periodic counter, and so on.

(a) Example of count operation setting procedure






Figure 10.6 Example of Counter Operation Setting Procedure

RENESAS

(b) Free-running count operation and periodic count operation

Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000. Figure 10.7 illustrates free-running counter operation.




Figure 10.7 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts up-count operation as periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000. If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000. Figure 10.8 illustrates periodic counter operation.




Figure 10.8 Periodic Counter Operation

(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

(a) Example of setting procedure for waveform output by compare match

Figure 10.9 shows an example of the setting procedure for waveform output by compare match.




Figure 10.9 Example of Setting Procedure for Waveform Output by Compare Match

(b) Examples of waveform output operation

Figure 10.10 shows an example of 0 output/1 output. In this example TCNT has been designated as a free-running counter, and settings have been made so that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 10.10 Example of 0 Output/1 Output Operation

Figure 10.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.




Figure 10.11 Example of Toggle Output Operation

(3) **Input Capture Function**

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge. Rising edge, falling edge, or both edges can be selected as the detected edge.

(a) Example of input capture operation setting procedure

Figure 10.12 shows an example of the input capture operation setting procedure.





Figure 10.12 Example of Input Capture Operation Setting Procedure



(b) Example of input capture operation

Figure 10.13 shows an example of input capture operation. In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 10.13 Example of Input Capture Operation

10.5.2 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing). Synchronous operation enables TGR to be incremented with respect to a single time base. Channels 0 to 2 can all be designated for synchronous operation.

(1) Example of Synchronous Operation Setting Procedure

Figure 10.14 shows an example of the synchronous operation setting procedure.





Figure 10.14 Example of Synchronous Operation Setting Procedure



(2) Example of Synchronous Operation

Figure 10.15 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source. Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, is performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle. For details of PWM modes, see section 10.5.4, PWM Modes.




Figure 10.15 Example of Synchronous Operation

10.5.3 Buffer Operation

Buffer operation, provided for channels 0 and 3, enables TGRC and TGRD to be used as buffer registers. Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register. Table 10.18 shows the register combinations used in buffer operation.

Table 10.18	Register	Combinations in	Buffer Operation
--------------------	----------	------------------------	-------------------------

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register. This operation is illustrated in figure 10.16.




Figure 10.16 Compare Match Buffer Operation

• When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register. This operation is illustrated in figure 10.17.




Figure 10.17 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 10.18 shows an example of the buffer operation setting procedure.




Figure 10.18 Example of Buffer Operation Setting Procedure

(2) Examples of Buffer Operation

(a) When TGR is an output compare register

Figure 10.19 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time compare match A occurs. For details of PWM modes, see section 10.5.4, PWM Modes.




Figure 10.19 Example of Buffer Operation (1)

(b) When TGR is an input capture register

Figure 10.20 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC. Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge. As buffer operation has been set, when the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 10.20 Example of Buffer Operation (2)

10.5.4 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle output can be selected as the output level in response to compare match of each TGR. Settings of TGR registers can output a PWM waveform in the range of 0 % to 100 % duty. Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible. There are two PWM modes, as described below.

• PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 4-phase PWM output is possible.

• PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs. In PWM mode 2, a maximum 7-phase PWM output is possible by combined use with synchronous operation. The correspondence between PWM output pins and registers is shown in table 10.19.

			Output Pins	
Channel	Registers	PWM Mode 1	PWM Mode 2	
0	TGRA_0	TIOCA0	TIOCA0	
	TGRB_0		TIOCB0	
	TGRC_0	TIOCC0	TIOCC0	
	TGRD_0		TIOCD0	
1	TGRA_1	TIOCA1	TIOCA1	
	TGRB_1		TIOCB1	
2	TGRA_2	TIOCA2	TIOCA2	
_	TGRB_2		TIOCB2	

Table 10.19 PWM Output Registers and Output Pins

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

(1) Example of PWM Mode Setting Procedure

Figure 10.21 shows an example of the PWM mode setting procedure.




Figure 10.21 Example of PWM Mode Setting Procedure

RENESAS

(2) Examples of PWM Mode Operation

Figure 10.22 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value. In this case, the value set in TGRA is used as the period, and the values set in TGRB registers as the duty.




Figure 10.22 Example of PWM Mode Operation (1)

Figure 10.23 shows an example of PWM mode 2 operation. In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), to output a 5-phase PWM waveform. In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs as the duty.




Figure 10.23 Example of PWM Mode Operation (2)

Figure 10.24 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.




Figure 10.24 Example of PWM Mode Operation (3)

RENESAS

10.5.5 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1 and 2. When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in TCR. However, the functions of bits CCLR1 and CCLR0 in TCR, and of TIOR, TIER, and TGR are valid, and input capture/compare match and interrupt functions can be used. This can be used for two-phase encoder pulse input. When overflow occurs while TCNT is counting down, the TCFU flag is set. The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an indication of whether TCNT is counting up or down. Table 10.20 shows the correspondence between external clock pins and channels.

Table 10.20 Phase Counting Mode Clock Input Pins

	Ext	ernal Clock Pins	
Channels	A-Phase	B-Phase	
When channel 1 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 is set to phase counting mode	TCLKC	TCLKD	

(1) Example of Phase Counting Mode Setting Procedure

Figure 10.25 shows an example of the phase counting mode setting procedure.





Figure 10.25 Example of Phase Counting Mode Setting Procedure



(2) Examples of Phase Counting Mode Operation

In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

(a) Phase counting mode 1

Figure 10.26 shows an example of phase counting mode 1 operation, and table 10.21 summarizes the TCNT up/down-count conditions.




Figure 10.26 Example of Phase Counting Mode 1 Operation


Table 10.21 Up/Down-Count Conditions in Phase Counting Mode 1


TCLKA (Channel 1)	TCLKB (Channel 1)	
TCLKC (Channel 2)	TCLKD (Channel 2)	Operation
High level	_	Up-count
Low level	T_	
Ā	Low level	
T_	High level	
High level	₹_	Down-count
Low level	_ _	
_ F	High level	
T_	Low level	
[Legend]		
F: Rising edge		
L: Falling edge		

Rev. 2.00 Sep. 28, 2009 Page 270 of 868 REJ09B0451-0200

(b) Phase counting mode 2

Figure 10.27 shows an example of phase counting mode 2 operation, and table 10.22 summarizes the TCNT up/down-count conditions.





TCLKA (Channel 1)	TCLKB (Channel 1)	
TCLKC (Channel 2)	TCLKD (Channel 2)	Operation
High level	_ F	Don't care
Low level	T_	Don't care
<u> </u>	Low level	Don't care
T_	High level	Up-count
High level	T_	Don't care
Low level	<u> </u>	Don't care
<u> </u>	High level	Don't care
Ť_	Low level	Down-count

RENESAS

 Table 10.22 Up/Down-Count Conditions in Phase Counting Mode 2


[Legend]

: Rising edge

L: Falling edge

(c) Phase counting mode 3

Figure 10.28 shows an example of phase counting mode 3 operation, and table 10.23 summarizes the TCNT up/down-count conditions.






Table 10.23 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channel 1)	TCLKB (Channel 1)	
TCLKC (Channel 2)	TCLKD (Channel 2)	Operation
High level	_ F	Don't care
Low level	T_	Don't care
<u> </u>	Low level	Don't care
₹_	High level	Up-count
High level	T_	Down-count
Low level	_ F	Don't care
<u> </u>	High level	Don't care
₹	Low level	Don't care


[Legend]

: Rising edge

L: Falling edge

(d) Phase counting mode 4

Figure 10.29 shows an example of phase counting mode 4 operation, and table 10.24 summarizes the TCNT up/down-count conditions.






Table 10.24 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1)	TCLKB (Channel 1)	
TCLKC (Channel 2)	TCLKD (Channel 2)	Operation
High level	_ _	Up-count
Low level	▼ _	
_ _	Low level	Don't care
₹	High level	
High level	T_	Down-count
Low level	_ _	
_ F	High level	Don't care
T_	Low level	
[Legend]		

RENESAS

E: Rising edge

L: Falling edge

10.6 Interrupts

10.6.1 Interrupt Source and Priority

There are three kinds of TPU interrupt source: TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing generation of interrupt request signals to be enabled or disabled individually. When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0. Relative channel priorities can be changed by the interrupt controller, but the priority order within a channel is fixed. For details, see section 6, Interrupt Controller. Table 10.25 lists the TPU interrupt sources.

Table 10.25 TPU Interrupts

Channel	Name	Interrupt Source	Interrupt Flag	Priority *
0	TGI0A	TGRA_0 input capture/compare match	TGFA	High
	TGI0B	TGRB_0 input capture/compare match	TGFB	_ ↑
	TGI0C	TGRC_0 input capture/compare match	TGFC	
	TGI0D	TGRD_0 input capture/compare match	TGFD	
	TCI0V	TCNT_0 overflow	TCFV	
1	TGI1A	TGRA_1 input capture/compare match	TGFA	_
	TGI1B	TGRB_1 input capture/compare match	TGFB	_
	TCI1V	TCNT_1 overflow	TCFV	
	TCI1U	TCNT_1 underflow	TCFU	_
2	TGI2A	TGRA_2 input capture/compare match	TGFA	_
	TGI2B	TGRB_2 input capture/compare match	TGFB	
	TCI2V	TCNT_2 overflow	TCFV	_
	TCI2U	TCNT_2 underflow	TCFU	Low

Note: * This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has 8 input capture/compare match interrupts, four each for channel 0, and two each for channels 1 and 2.

(2) Overflow Interrupt


An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has three overflow interrupts, one for each channel.

(3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has two underflow interrupts, one each for channels 1 and 2.

10.6.2 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match for a channel. If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the TPU conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started. In the TPU, a total of three TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.



10.7 Operation Timing

10.7.1 Input/Output Timing

(1) TCNT Count Timing

Figure 10.30 shows TCNT count timing in internal clock operation, and figure 10.31 shows TCNT count timing in external clock operation.




Figure 10.30 Count Timing in Internal Clock Operation




Figure 10.31 Count Timing in External Clock Operation

(2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated. Figure 10.32 shows output compare output timing.




Figure 10.32 Output Compare Output Timing

Input Capture Signal Timing: Figure 10.33 shows input capture signal timing.




Figure 10.33 Input Capture Input Signal Timing

(3) Timing for Counter Clearing by Compare Match/Input Capture

Figure 10.34 shows the timing when counter clearing by compare match occurrence is specified, and figure 10.35 shows the timing when counter clearing by input capture occurrence is specified.




Figure 10.34 Counter Clear Timing (Compare Match)





Figure 10.35 Counter Clear Timing (Input Capture)

(4) Buffer Operation Timing



Figures 10.36 and 10.37 show the timing in buffer operation.






Figure 10.37 Buffer Operation Timing (Input Capture)

10.7.2 Interrupt Signal Timing

(1) TGF Flag Setting Timing in Case of Compare Match

Figure 10.38 shows the timing for setting of the TGF flag in TSR by compare match occurrence, and TGI interrupt request signal timing.






Figure 10.38 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 10.39 shows the timing for setting of the TGF flag in TSR by input capture occurrence, and TGI interrupt request signal timing.





RENESAS

(3) TCFV Flag/TCFU Flag Setting Timing

Figure 10.40 shows the timing for setting of the TCFV flag in TSR by overflow occurrence, and TCIV interrupt request signal timing. Figure 10.41 shows the timing for setting of the TCFU flag in TSR by underflow occurrence, and TCIU interrupt request signal timing.




Figure 10.40 TCIV Interrupt Setting Timing




Figure 10.41 TCIU Interrupt Setting Timing

(4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. Figure 10.42 shows the timing for status flag clearing by the CPU.




Figure 10.42 Timing for Status Flag Clearing by CPU



10.8 Usage Notes

10.8.1 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly with a narrower pulse width. In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.43 shows the input clock conditions in phase counting mode.




Figure 10.43 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

10.8.2 Caution on Period Setting

When counter clearing by compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

Where f: Counter frequency \$\overline{0}\$: Operating frequency N: TGR set value

10.8.3 Conflict between TCNT Write and Clear Operations

If the counter clear signal is generated in the T_2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed. Figure 10.44 shows the timing in this case.




Figure 10.44 Conflict between TCNT Write and Clear Operations

10.8.4 Conflict between TCNT Write and Increment Operations

If incrementing occurs in the T_2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented. Figure 10.45 shows the timing in this case.




Figure 10.45 Conflict between TCNT Write and Increment Operations

10.8.5 Conflict between TGR Write and Compare Match

If a compare match occurs in the T_2 state of a TGR write cycle, the TGR write takes precedence and the compare match signal is inhibited. A compare match does not occur even if the same value as before is written. Figure 10.46 shows the timing in this case.




Figure 10.46 Conflict between TGR Write and Compare Match

10.8.6 Conflict between Buffer Register Write and Compare Match

If a compare match occurs in the T_2 state of a TGR write cycle, the data transferred to TGR by the buffer operation will be the data prior to the write. Figure 10.47 shows the timing in this case.




Figure 10.47 Conflict between Buffer Register Write and Compare Match

10.8.7 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T_1 state of a TGR read cycle, the data that is read will be the data after input capture transfer. Figure 10.48 shows the timing in this case.




Figure 10.48 Conflict between TGR Read and Input Capture

10.8.8 Conflict between TGR Write and Input Capture

If the input capture signal is generated in the T_2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed. Figure 10.49 shows the timing in this case.




Figure 10.49 Conflict between TGR Write and Input Capture

10.8.9 Conflict between Buffer Register Write and Input Capture

If the input capture signal is generated in the T_2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed. Figure 10.50 shows the timing in this case.





Figure 10.50 Conflict between Buffer Register Write and Input Capture



10.8.10 Conflict between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence. Figure 10.51 shows the operation timing when a TGR compare match is specified as the clearing source, and H'FFFF is set in TGR.




Figure 10.51 Conflict between Overflow and Counter Clearing

10.8.11 Conflict between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T_2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set. Figure 10.52 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 10.52 Conflict between TCNT Write and Overflow

10.8.12 Multiplexing of I/O Pins

In this LSI, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

10.8.13 Module Stop Mode Setting

TPU operation can be enabled or disabled by the module stop control register. In the initial state, TPU operation is disabled. Access to TPU registers is enabled when module stop mode is cancelled. For details, see section 24, Power-Down Modes.





Section 11 16-Bit Cycle Measurement Timer (TCM)

This LSI has three channels on-chip 16-bit cycle measurement timers (TCM). Each TCM has a 16-bit counter that provides the basis for measuring the periods of input waveforms.

11.1 Features

- Capable of measuring the periods of input waveforms
- Sensed edge is selectable
- 16-bit compare match
- 16-bit resolution
- Selectable counter clock
 - Any of seven internal clocks or an external clock
- Five interrupt sources
 - Counter overflow
 - Cycle upper limit overflow
 - Cycle lower limit underflow
 - Compare match
 - Triggering of input capture



Figure 11.1 is a block diagram of the TCM.




Figure 11.1 Block Diagram of the TCM

11.2 Input/Output Pins

Table 11.1 lists the input and output pins for the TCMs.

 Table 11.1
 Pin Configuration

Channel	Pin Name	I/O	Function
0	TCMCKI0	Input	External counter clock input
	(TCMMCI0)		Cycle measurement control input
	TCMCYI0	Input	External event input
1	TCMCKI1	Input	External counter clock input
	(TCMMCI1)		Cycle measurement control input
	TCMCYI1	Input	External event input
2	TCMCKI2	Input	External counter clock input
	(TCMMCI2)		Cycle measurement control input
	TCMCYI2	Input	External event input



11.3 Register Descriptions

The TCMs have the following registers.

Table 11.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel 0	TCM timer counter_0	TCMCNT_0	R/W	H'0000	H'FBC0	16
	TCM cycle upper limit register_0	TCMMLCM_0	R/W	H'FFFF	H'FBC2	16
	TCM cycle lower limit register_0	TCMMINCM_0	R/W	H'0000	H'FBCC	16
	TCM input capture register_0	TCMICR_0	R	H'0000	H'FBC4	16
	TCM input capture buffer register_0	TCMICRF_0	R	H'0000	H'FBC6	16
	TCM status register_0	TCMCSR_0	R/W	H'00	H'FBC8	8
	TCM control register_0	TCMCR_0	R/W	H'00	H'FBC9	8
	TCM interrupt enable register_0	TCMIER_0	R/W	H'00	H'FBCA	8
Channel 1	TCM timer counter_1	TCMCNT_1	R/W	H'0000	H'FBD0	16
	TCM cycle upper limit register_1	TCMMLCM_1	R/W	H'FFFF	H'FBD2	16
	TCM cycle lower limit register_1	TCMMINCM_1	R/W	H'0000	H'FBDC	16
	TCM input capture register_1	TCMICR_1	R	H'0000	H'FBD4	16
	TCM input capture buffer register_1	TCMICRF_1	R	H'0000	H'FBD6	16
	TCM status register_1	TCMCSR_1	R/W	H'00	H'FBD8	8
	TCM control register_1	TCMCR_1	R/W	H'00	H'FBD9	8
	TCM interrupt enable register_1	TCMIER_1	R/W	H'00	H'FBDA	8
Channel 2	TCM timer counter_2	TCMCNT_2	R/W	H'0000	H'FBE0	16
	TCM cycle upper limit register_2	TCMMLCM_2	R/W	H'FFFF	H'FBE2	16
	TCM cycle lower limit register_2	TCMMINCM_2	R/W	H'0000	H'FBEC	16
	TCM input capture register_2	TCMICR_2	R	H'0000	H'FBE4	16
	TCM input capture buffer register_2	TCMICRF_2	R	H'0000	H'FBE6	16
	TCM status register_2	TCMCSR_2	R/W	H'00	H'FBE8	8
	TCM control register_2	TCMCR_2	R/W	H'00	H'FBE9	8
	TCM interrupt enable register_2	TCMIER_2	R/W	H'00	H'FBEA	8

11.3.1 TCM Timer Counter (TCMCNT)

TCMCNT is a 16-bit readable/writable up-counter. The input clock is selected by the bits CKS2 to CKS0 in TCMCR. When CKS2 to CKS0 are set to B'111, the external clock is selected. In this case, the rising or falling edge is selected by CKSEG in TCMCR.

When TCMCNT overflows (counting changes the value from H'FFFF to H'0000), OVF in TCMCSR is set to 1. When the CST bit in TCMCR is cleared in timer mode, TCMCR is initialized to H'0000. In cycle measurement mode, TCMCNT is cleared by detection of the first edge (the edge selected with the IEDG bit in TCMCR) of the measurement period (one period of the input waveform forms one measurement period).

In timer mode, TCMCNT is always writable. TCMCNT cannot be modified in cycle measurement mode. TCMCNT should always be accessed in 16-bit units and cannot be accessed in 8-bit units. TCMCNT is initialized to H'0000.

11.3.2 TCM Cycle Upper Limit Register (TCMMLCM)

TCMMLCM is a 16-bit readable/writable register. TCMMLCM is available as a compare match register when the TCMMDS bit in TCMCR is cleared (operation is in timer mode). TCMMLCM is available as a cycle upper limit register when the TCMMDS bit in TCMCR is set to 1 (operation is in cycle measurement mode).

In timer mode, the value in TCMMLCM is constantly compared with that in TCMCNT, when the values match, CMF in TCMCSR is set to 1. However, comparison is disabled in the second half of a cycle of writing to TCMMLCM.

In cycle measurement mode, a value that sets an upper limit on the measurement period can be set in TCMMLCM. When the second edge (first edge of the following cycle) of the measurement period is detected, the value in TCMCNT is transferred to TCMICR. At this time, the values in TCMICR and TCMMLCM are compared. The MAXOVF flag in TCMCSR is set to 1 if the value in TCMICR is greater than that in TCMMLCM. TCMMLCM should always be accessed in 16-bit units and cannot be accessed in 8-bit units. TCMMLCM is initialized to H'FFFF.



11.3.3 TCM Cycle Lower Limit Register (TCMMINCM)

TCMMINCM is a 16-bit readable/writable register. TCMMINCM is available as a cycle lower limit register when the TCMMDS bit in TCMCR is set to 1 (operation is in cycle measurement mode).

In cycle measurement mode, a value that sets a lower limit on the measurement period can be set in TCMMINCM. When the second edge (selectable with the IEDG bit in TCMCR) of the measurement period is detected, the value in TCMCNT is transferred to TCMICR. At this time, the values in TCMICR and TCMMINCM are compared. The MINUDF flag in TCMCSR is set to 1 if the value in TCMICR is smaller than that in TCMMINCM. TCMMLCM should always be accessed in 16-bit units and cannot be accessed in 8-bit units. TCMMINCM is initialized to H'0000.

11.3.4 TCM Input Capture Register (TCMICR)

TCMICR is a 16-bit read-only register. In timer mode, the value in TCMCNT is transferred to TCMICR on the edge selected by the IEDG bit in TCMCR. At the same time, the ICPF flag in TCMCSR is set to 1. In cycle measurement mode, the value in TCMCNT is transferred to TCMICR on detection of the second edge of the measurement period. At this time, the ICPF flag in TCMCSR is set to 1. TCMICR should always be accessed in 16-bit units and cannot be accessed in 8-bit units. TCMICR is initialized to H'0000.

11.3.5 TCM Input Capture Buffer Register (TCMICRF)

TCMICRF is a 16-bit read only register. TCMICRF can be used as TCMICR buffer register. When input capture is generated, the value in TCMICR is transferred to TCMICRF.

TCMICR and TCMICRF should always be accessed in 16-bit units and cannot be accessed in 8bit units. TCMICRF is initialized to H'0000.



11.3.6 TCM Status Register (TCMCSR)

TCMCSR is an 8-bit readable/writable register that controls operation of the interrupt sources.

Bit	Bit Name	Initial Value	B/W	Description
	2		-	Description
7	OVF	0	R/(W)*	Timer Overflow
				This flag indicates that the TCMCNT has overflowed.
				[Setting condition]
				Overflow of TCMCNT (change in value from H'FFFF to H'0000)
				[Clearing condition]
				Reading OVF when OVF = 1 and then writing 0 to OVF.
6	MAXOVF	0	R/(W)*	Measurement Period Upper Limit Overflow
				This flag indicates that the measured number of cycles of the waveform for measurement in cycle measurement mode has reached the upper limit set in TCMMLCM, causing an overflow.
				[Setting condition]
				A greater value for TCMICR than TCMMLCM
				[Clearing condition]
				Reading MAXOVF when MAXOVF = 1 and then writing 0 to MAXOVF
5	CMF	0	R/(W)*	Compare Match Flag (only valid in timer mode)
				[Setting condition]
				When the values in TCMCNT and TCMMLCM match.
				[Clearing condition]
				Reading CMF when CMF = 1 and then writing 0 to CMF
				Note: CMF is not set in cycle measurement mode, even when the values in TCMCNT and TCMMLCM match.
4	CKSEG	0	R/W	External Clock Edge Select
				When bits CKS2 to CKS0 in TCMCR are set to B'111, this bit selects the edge for counting of external count clock edge.
				0: Count falling edges of the external clock.
				1: Count rising edges of the external clock.

Bit	Bit Name	Initial Value	R/W	Description
3	ICPF	0	R/(W)*	Input Capture Generation
				Timer mode: The flag indicates that the value in TCMCNT has been transferred to TCMICR on generation of an input capture signal. This flag is set when the input capture signal is generated, i.e. on detection of the edge selected by the IEDGD bit on the TCMCYI input pin.
				Cycle measurement mode: The flag indicates that the value in TCMCNT has been transferred to TCMICR on detection of the second edge (rising or falling as determined by the IEDG bit in TCMCR) during the measurement period.
				[Setting condition]
				Generation of the input capture signal
				[Clearing condition]
				Reading ICPF when ICPF = 1 and then writing 0 to ICPF
2	MINUDF	0	R/(W)*	Measurement Period Lower Limit Underflow
				This flag indicates that the measured number of cycles of the waveform for measurement in cycle measurement mode has reached the lower limit set in TCMMINCM, causing an underflow.
				[Setting condition]
				A smaller value for TCMICR than TCMMINCM
				[Clearing condition]
				Reading MINUDF when MINUDF = 1 and then writing 0 to MINUDF
1	MCICTL	0	R/W	TCMMCI Input Polarity Inversion
				0: TCMMCI input is inverted for use.
				1: TCMMCI input is directly used.
				Note: Change this bit when CST = 0 and TCMMDS = 0
0	_	0	R/W	Reserved
				The initial value should not be changed.

RENESAS

Note: * Only 0 can be written to clear the flag.

11.3.7 TCM Control Register (TCMCR)

TCMCR is an 8-bit readable/writable register. TCMCR selects input capture input edge, counter start, and counter clock, and controls operation mode.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CST	0	R/W	Counter Start
				In timer mode, setting this bit to 1 starts counting by TCMCNT; clearing this bit stops counting by TCMCNT. Then, the counter is initialized to H'0000, and input-capture operation stops.
				Clear this bit and thus return TCMCNT to H'0000 in initialization for cycle measurement mode.
6	POCTL	0	R/W	TCMCYI Input Polarity Reversal
				0: Use the TCMCYI input directly
				1: Use the inverted TCMCYI input
				Note: Modify this bit while $CST = 0$ and $TCMMDS = 0$
5	CPSPE	0	R/W	Input Capture Stop Enable
				Controls whether or not counting up by TCMCNT and input- capture operation stop or continue when either of MAXOVF or MINUDF is set to 1 in cycle measurement mode. The bit does not affect operation in timer mode.
				0: Counting up and input-capture operation continue when the flag is set to 1.
				1: Counting up and input-capture operation are disabled when the flag is set to 1.



Bit	Bit Name	Initial Value	R/W	Description
4	IEDG	0	R/W	Input Edge Select
·		•		In timer mode, selects the falling or rising edge of the TCMCYI input for use in input capture, in combination with the value of the POCTL bit.
				In cycle measurement mode, selects the falling or rising edge of the TCMCYI input for use in measurement, in combination with the value of the POCTL bit.
				POCTL = 0
				0: Selects the rising edge of the TCMCYI input
				1: Selects the falling edge of the TCMCYI input
				POCTL = 1
				0: Selects the falling edge of the TCMCYI input
				1: Selects the rising edge of the TCMCYI input
3	TCMMDS	0	R/W	TCM Mode Select
				Selects the TCM operating mode.
				0: Timer mode The TCM provides compare match and input capture facilities.
				1: Cycle measurement mode Setting this bit to 1 starts counting by TCMCNT. TCMCNT should be initialized to H'0000. Clear the CST in TCMCR to 0 before setting to cycle measurement mode.
2	CKS2	0	R/W	Clock Select 2, 1, 0
1	CKS1	0	R/W	Selects the clock signal for input to TCMCNT.
0	CKS0	0	R/W	Note: Modify this bit when $CST = 0$ and $TCMMDS = 0$
				000: Count
				001: Count
				010: Count
				011: Count
				100: Count
				101: Count
				110: Count ø/256 internal clock
				111: Count external clock (select the external clock edge with CKSEG in TCMCSR.)

11.3.8 TCM Interrupt Enable Register (TCMIER)

TCMIER is an 8-bit readable/writable register that enables or disables interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	OVIE	0	R/W	Counter Overflow Interrupt Enable
				Enables or disables the issuing of interrupt requests on setting of the OVF flag in TCMCSR to 1.
				0: Disable interrupt requests by OVF
				1: Enable interrupt requests by OVF
6	MAXOVIE	0	R/W	Cycle Upper Limit Overflow Interrupt Enable
				Enables or disables the issuing of interrupt requests on setting of the MAXOVF flag in TCMCSR to 1.
				0: Disable interrupt requests by MAXOVF
				1: Enable interrupt requests by MAXOVF
5	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables the issuing of interrupt requests when the CMF bit in TCMCSR is set to 1.
				0: Disable interrupt requests by CMF
				1: Enable interrupt requests by CMF
4	TCMIPE	0	R/W	Input Capture Input Enable
				Enables or disables input to the pin. When using interrupt capture mode and cycle measurement mode, set this bit to 1.
				0: Disable input
				1: Enable input
				Note: Modify this bit when $CST = 0$ and $TCMMDS = 0$.
3	ICPIE	0	R/W	Input Capture Interrupt Enable
				Enables or disables interrupt requests when the ICPF flag in TCMCSR is set to 1.
				0: Disable interrupt requests by ICPF
				1: Enable interrupt requests by ICPF



D	D'I N	Initial	5.44	
Bit	Bit Name	Value	R/W	Description
2	MINUDIE	0	R/W	Cycle Lower Limit Underflow Interrupt Enable
				Enables or disables the issuing of the TUDI interrupt requests when the MINUDF flag in TCMCSR is set to 1.
				0: Disable interrupt requests by MINUDF
				1: Enable interrupt requests by MINUDF
1	CMMS	0	R/W	Cycle Measurement Mode Selection
				Selects use of the TCMMCI signal in cycle measurement mode.
				 The TCMMCI signal is not used (cycle measurement is always performed).
				1: The TCMMCI signal is used. When MCICTL in TCMCSR is 0, cycle measurement is performed only while TCMMCI is low. When MCICTL is 1, cycle measurement is performed only while TCMMCI is high.
				Note: Change this bit when $CST = 0$ and $TCMMDS = 0$.
0		0	R	Reserved
				This bit is always read as 0 and cannot be modified.



11.4 Operation

The TCM operates in timer mode or cycle measurement mode. TCM is in timer mode after a reset.

11.4.1 Timer Mode

When the TCMMDS bit in TCMCR is cleared to 0, TCM operates in timer mode.

(1) Counter Operation

TCMCNT operates as a free running counter in timer mode. TCMCNT starts counting up when the CST bit in TCMCR is set to 1. When TCMCNT overflows (the value changes from H'FFFF to H'0000), the OVF bit in TCMCSR is set to 1 and an interrupt request is generated if the OVIE bit in TCMIER is 1. Figure 11.2 shows an example of free running counter operation. In addition, figure 11.3 shows TCMCNT count timing of external clock operation. The external clock should have a pulse width of no less than 1.5 cycles. The counter will not operate correctly if the pulses are narrower than this.




Figure 11.2 Example of Free Running Counter Operation




Figure 11.3 Count Timing of External Clock Operation (Falling Edges)

(2) Input Capture

The value in TCMCNT is transferred to TCMICR by detecting input edge of TCMCYI pin in timer mode. At this time, the ICPF flag in TCMCSR is set. Detection of rising or falling edges is selectable with the setting of the IEDG bit in TCMCR. Figure 11.4 shows an example of the timing of input capture operations and figure 11.5 shows buffer operation of input capture.




Figure 11.4 Input Capture Operation Timing (Sensing of Rising Edges)




Figure 11.5 Buffer Operation of Input Capture

(3) CMF Set Timing when a Compare Match occurs

The CMF flag in TCMCSR is set in the last state where the values in TCMCNT and TCMMLCM match in timer mode. Therefore, a compare match signal is not generated until a further cycle of the TCMCNT input clock is generated after a match between the values in TCMCNT and TCMMLCM. For details, see section 11.6.2, Conflict between TCMMLCM Write and Compare Match. Figure 11.6 shows the timing with which the CMF flag is set.




Figure 11.6 Timing of CMF Flag Setting on a Compare Match

11.4.2 Cycle Measurement Mode

When the TCMMDS bit in TCMCR is set to 1, the TCM operates in cycle measurement mode.

(1) Counter Operation

Setting the TCMMDS bit in TCMCR to 1 selects cycle measurement mode, in which counting up proceeds regardless of the setting of the CST bit in TCMCR. TCMCNT is cleared to H'0000 on detection of the first edge in the measurement period and counts up from there. Figure 11.7 shows an example of counter operation in cycle measurement mode.




Figure 11.7 Example of Counter Operation in Cycle Measurement Mode

(2) Measuring a Cycle

In cycle measurement mode, one cycle of the input waveform for TCM form one measurement cycle. Start by setting TCMMDS = 0 and then set CST = 0, which clears TCMCNT to H'0000. After that, set an upper or lower limit on the measurement cycle in the TCMMLCM/TCMMINCM register. Finally, place the timer in cycle measurement mode by setting the TCMMDS bit in TCMCR to 1. TCMCNT will count cycles of the selected clock. On detection of the first edge (either rising or falling as selected with the IEDG bit in TCMCR) of the measurement cycle, TCMCNT is automatically cleared to H'0000. On detection of the second edge, the value in TCMCNT is transferred to TCMICR. At this time, the value in TCMICR is compared with the value in TCMMLCM/TCMMINCM. If TCMICR is larger than TCMMLCM, the MAXOVF bit in TCMCSR is set to 1. If TCMICR is smaller than TCMMINCM, the MINUDF bit in TCMCSR is set to 1. If generation of the corresponding interrupt request is enabled by the setting in TCMIER, the request is generated. In addition, on detection of the third edge, TCMCNT is cleared to H'0000, and the next round of measurement starts.

When the CPSPE bit in TCMCR has been cleared to 0, the next round of cycle measurement will start, even if the MAXOVF/MINUDF flag is set to 1.

If the MAXOVF/MINUDF flag is set to 1 while the CPSPE bit in TCMCR is set to 1, counting up by TCMCNT stops and so does cycle measurement. Subsequently clearing MAXOVF/MINUDF to 0 automatically clears TCMCNT to H'0000, and counting up for cycle measurement is then restarted.





Figure 11.8 shows an example of timing in speed measurement.

Figure 11.8 Example of Timing in Cycle Measurement

When the CMMS bit in TCMIER is set to 1, cycle measurement is performed only while the TCMMCI signal is high (MCICTL in TCMCSR is 1). Figure 11.9 shows an example of timing in cycle measurement when the CMMS bit is set to 1.





(3) Determination of External Event (TCMCYI) Stoppage

The timer overflow flag can be used to determine the external event (TCMCYI) stopped state. Either of two sets of conditions represents the external event stopped state.

The external event can be considered to have stopped when a timer overflow is generated within the period from the start of cycle measurement mode to detection of the first edge (rising or falling as selected with the IEDG bit in TCMCR).

Figure 11.10 shows an example of the timing of the external event stopped state (1).




Figure 11.10 Example of Timing in External Event Stopped State (1)

Cycle measurement stops if MAXOVF/MINUDF is set to 1 while the CPSPE bit in TCMCR is set to 1. Subsequently clearing MAXOVF/MINUDF to 0 restarts cycle measurement. In this case, the external event can be considered to have stopped if a timer overflow is generated before detection of the first edge.

Figure 11.11 shows an example of the timing of the external event stopped state (2).




Figure 11.11 Example of Timing in External Event Stopped State (2)



(4) Example of Settings for Cycle Measurement Mode

Figure 11.12 shows an example of the flow when cycle measurement mode is to be used.




Figure 11.12 Example of Cycle Measurement Mode Settings

11.5 Interrupt Sources

TCM has five interrupt sources: TICI, TCMI, TOVMI, TUDI, and TOVI. Each interrupt source is either enabled or disabled by the corresponding interrupt enable bit in TCMIER and independently transferred to the interrupt controller. Since a single vector address is allocated for each type of interrupt source from all channels, the flags must be used to discriminate between the sources.

Table 11.3 lists the interrupt sources in priority order.

Channel	Name	Interrupt Source	Interrupt Flag	Priority
TCM_0	TICI0	TCMICR_0 input capture	ICPF_0	High
	TCMI0	TCMMLCM_0 compare match	CMF_0	↑
	TOVMI0	TCMMLCM_0 overflow	MAXOVF_0	
	TUDI0	TCMMINCM_0 underflow	MINUDF_0	
	TOVI0	TCMCNT_0 overflow	OVF_0	
TCM_1	TICI1	TCMICR_1 input capture	ICPF_1	
	TCMI1	TCMMLCM_1 compare match	CMF_1	
	TOVMI1	TCMMLCM_1 overflow	MAXOVF_1	
	TUDI1	TCMMINCM_1 underflow	MINUDF_1	
	TOVI1	TCMCNT_1 overflow	OVF_1	
TCM_2	TICI2	TCMICR_2 input capture	ICPF_2	
	TCMI2	TCMMLCM_2 compare match	CMF_2	
	TOVMI2	TCMMLCM_2 overflow	MAXOVF_2	
	TUDI2	TCMMINCM_2 underflow	MINUDF_2	
	TOVI2	TCMCNT_2 overflow	OVF_2	Low

 Table 11.3
 TCM Interrupt Sources

11.6 Usage Notes

11.6.1 Conflict between TCMCNT Write and Count-Up Operation

When a conflict between TCMCNT write and count-up operation occurs in the second half of the TCMCNT write cycle, TCMCNT is not incremented and writing to TCMCNT takes priority. Figure 11.13 shows the timing of this conflict.




Figure 11.13 Conflict between TCMCNT Write and Count-Up Operation

11.6.2 Conflict between TCMMLCM Write and Compare Match

When a conflict between TCMMLCM write and a compare match should occur in the second half of a cycle of writing to TCMMLCM, writing to TCMMLCM takes priority and the compare match signal is inhibited. Figure 11.14 shows the timing of this conflict.





Figure 11.14 Conflict between TCMMLCM Write and Compare Match



11.6.3 Conflict between TCMICR Read and Input Capture

When operation is in timer mode and the corresponding input capture signal is detected during reading of TCMICR, the input capture signal is delayed by one system clock (ϕ). Figure 11.15 shows the timing of this conflict.




Figure 11.15 Conflict between TCMICR Read and Input Capture

11.6.4 Conflict between Edge Detection in Cycle Measurement Mode and Writing to TCMMLCM or TCMMINCM

If the selected edge of TCMCYI is detected in the second half of a cycle of writing to the register (TCMMLCM or TCMMINCM) in cycle measurement mode, the detected edge signal is delayed by one cycle of the system clock (ϕ).

Figure 11.16 shows the timing of this conflict.




Figure 11.16 Conflict between Edge Detection and Register Write (Cycle Measurement Mode)

11.6.5 Conflict between Edge Detection in Cycle Measurement Mode and Clearing of TCMMDS Bit in TCMCR

If the CST bit in TCMCR is set to 1 in cycle measurement mode, and the TCMMDS bit in TCMCR is cleared, but the selected edge from TCMCYI is detected at the same time, detection of the selected edge will cause the timer to continue to operate in cycle measurement mode. The timer will not make the transition to timer mode until the next detection of the selected edge. Thus, ensure that the CST bit is cleared to 0 in cycle measurement mode.





Figure 11.17 shows the timing of this conflict.




11.6.6 Settings of TCMCKI and TCMMCI

TCMCKI and TCMMCI are multiplexed on the same pin of this LSI. Therefore, the selected external clock and the TCMMCI signal cannot be used at the same time. Do not make the settings CKS2 to CKS0 = B'111 and CMMS = B'1.

11.6.7 Setting for Module Stop Mode

The module-stop control register can be used to select either continuation or stoppage of TCM operation in module-stopped mode. The default setting is for TCM operation to stop. TCM registers become accessible on release from module stop mode. For details, see section 24, Power-Down Modes.





Section 12 8-Bit Timer (TMR)

This LSI has an on-chip 8-bit timer module (TMR_0, TMR_1, TMR_Y, and TMR_X) with four channels operating on the basis of an 8-bit counter. The 8-bit timer module can be used as a multifunction timer in a variety of applications, such as generation of counter reset, interrupt requests, and pulse output with an arbitrary duty cycle using a compare-match signal with two registers.

12.1 Features

Selection of clock sources

The counter input clock can be selected from six internal clocks and an external clock

- Selection of three ways to clear the counters The counters can be cleared on compare-match A, compare-match B, or by an external reset signal.
- Timer output controlled by two compare-match signals

The timer output signal in each channel is controlled by two independent compare-match signals, enabling the timer to be used for various applications, such as the generation of pulse output or PWM output with an arbitrary duty cycle.

- Cascading of two channels
 - Cascading of TMR_0 and TMR_1

Operation as a 16-bit timer can be performed using TMR_0 as the upper half and TMR_1 as the lower half (16-bit count mode).

TMR_1 can be used to count TMR_0 compare-match occurrences (compare-match count mode).

- Cascading of TMR_Y and TMR_X

Operation as a 16-bit timer can be performed using TMR_Y as the upper half and TMR_X as the lower half (16-bit count mode).

TMR_X can be used to count TMR_Y compare-match occurrences (compare-match count mode).

• Multiple interrupt sources for each channel

TMR_0, TMR_1, and TMR_Y: Three types of interrupts: Compare-match A, comparematch B, and overflow

RENESAS

TMR_X: Four types of interrupts: Compare-match A, compare match B, overflow, and input capture

Figures 12.1 and 12.2 show block diagrams of 8-bit timers.

An input capture function is added to TMR_X.




Figure 12.1 Block Diagram of 8-Bit Timer (TMR_0 and TMR_1)




Figure 12.2 Block Diagram of 8-Bit Timer (TMR_Y and TMR_X)

RENESAS

Rev. 2.00 Sep. 28, 2009 Page 317 of 868 REJ09B0451-0200

12.2 Input/Output Pins

Table 12.1 summarizes the input and output pins of the TMR.

Table 12.1 Pin Configuration


Channel	Pin Name	I/O	Function
TMR_0	TMO0	Output	Output controlled by compare-match
	TMI0 (TMCI0/TMRI0)	Input	External clock input/external reset input for the counter
TMR_1	TMO1	Output	Output controlled by compare-match
	TMI1 (TMCI1/TMRI1)	Input	External clock input/external reset input for the counter
TMR_Y	TMIY (TMCIY/TMRIY)	Input	External clock input/external reset input for the counter
	TMOY	Output	Output controlled by compare-match
TMR_X	TMOX	Output	Output controlled by compare-match
	TMIX (TMCIX/TMRIX)	Input	External clock input/external reset input for the counter

12.3 Register Descriptions

The TMR has the following registers. For details on the serial/timer control register, see section 3.2.3, Serial/Timer Control Register (STCR).

Table 12.2	Register	Configuration
-------------------	----------	---------------

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel 0	Timer counter_0	TCNT_0	R/W	H'00	H'FFD0	16
	Time constant register A_0	TCORA_0	R/W	H'FF	H'FFCC	16
	Time constant register B_0	TCORB_0	R/W	H'FF	H'FFCE	16
	Timer control register_0	TCR_0	R/W	H'00	H'FFC8	8
	Timer control/status register_0	TCSR_0	R/W	H'00	H'FFCA	8
Channel 1	Timer counter_1	TCNT_1	R/W	H'00	H'FFD1	16
	Time constant register A_1	TCORA_1	R/W	H'FF	H'FFCD	16
	Time constant register B_1	TCORB_1	R/W	H'FF	H'FFCF	16
	Timer control register_1	TCR_1	R/W	H'00	H'FFC9	8
	Timer control/status register_1	TCSR_1	R/W	H'10	H'FFCB	8
Channel Y	Timer counter_Y	TCNT_Y	R/W	H'00	H'FFF4 H'FECC	8
	Time constant register A_Y	TCORA_Y	R/W	H'FF	H'FFF2 H'FECA	8
	Time constant register B_Y	TCORB_Y	R/W	H'FF	H'FFF3 H'FECB	8
	Timer control register_Y	TCR_Y	R/W	H'00	H'FFF0 H'FEC8	8
	Timer control/status register_Y	TCSR_Y	R/W	H'00	H'FFF1 H'FEC9	8
	Timer connection register S	TCONRS	R/W	H'00	H'FFFE	8



Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel X	Timer counter_X	TCNT_X	R/W	H'00	H'FFF4	8
	Time constant register A_X	TCORA_X	R/W	H'FF	H'FFF6	8
	Time constant register B_X	TCORB_X	R/W	H'FF	H'FFF7	8
	Timer control register_X	TCR_X	R/W	H'00	H'FFF0	8
	Timer control/status register_X	TCSR_X	R/W	H'00	H'FFF1	8
	Time constant register	TCORC	R/W	H'FF	H'FFF5	8
	Input capture register R	TICRR	R	H'00	H'FFF2	8
	Input capture register F	TICRF	R	H'00	H'FFF3	8
	Timer connection register I	TCONRI	R/W	H'00	H'FFFC	8
Common	Timer XY control register	TCRXY	R/W	H'00	H'FEC6	8

Note: Some of the registers of TMR_X and TMR_Y use the same address. The registers can be switched by the TMRX/Y bit in TCONRS.

TCNT_Y, TCORA_Y, TCORB_Y, and TCR_Y can be accessed when the RELOCATE bit in SYSCR3 and the KINWUE bit in SYSCR are cleared to 0 and the TMRX/Y bit in TCONRS is set to 1, or when the RELOCATE bit in SYSCR3 is set to 1. TCNT_X, TCORA_X, TCORB_X, and TCR_X can be accessed when the RELOCATE bit in SYSCR3, the KINWUE bit in SYSCR, and the TMRX/Y bit in TCONRS are cleared to 0, or when the RELOCATE bit in SYSCR3 is set to 1.



12.3.1 Timer Counter (TCNT)

Each TCNT is an 8-bit readable/writable up-counter. TCNT_0 and TCNT_1 (or TCNT_X and TCNT_Y) comprise a single 16-bit register, so they can be accessed together by word access. The clock source is selected by the CKS2 to CKS0 bits in TCR. TCNT can be cleared by an external reset input signal, compare-match A signal or compare-match B signal. The method of clearing can be selected by the CCLR1 and CCLR0 bits in TCR. When TCNT overflows (changes from H'FF to H'00), the OVF bit in TCSR is set to 1. TCNT is initialized to H'00.

12.3.2 Time Constant Register A (TCORA)

TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 (or TCORA_X and TCORA_Y) comprise a single 16-bit register, so they can be accessed together by word access. TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag A (CMFA) in TCSR is set to 1. Note however that comparison is disabled during the T_2 state of a TCORA write cycle. The timer output from the TMO pin can be freely controlled by these compare-match A signals and the settings of output select bits OS1 and OS0 in TCSR. TCORA is initialized to H'FF.

12.3.3 Time Constant Register B (TCORB)

TCORB is an 8-bit readable/writable register. TCORB_0 and TCORB_1 (or TCORB_X and TCORB_Y) comprise a single 16-bit register, so they can be accessed together by word access. TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag B (CMFB) in TCSR is set to 1. Note however that comparison is disabled during the T_2 state of a TCORB write cycle. The timer output from the TMO pin can be freely controlled by these compare-match B signals and the settings of output select bits OS3 and OS2 in TCSR. TCORB is initialized to H'FF.

12.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition by which TCNT is cleared, and enables/disables interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare-Match Interrupt Enable B
				Selects whether the CMFB interrupt request (CMIB) is enabled or disabled when the CMFB flag in TCSR is set to 1.
				0: CMFB interrupt request (CMIB) is disabled
				1: CMFB interrupt request (CMIB) is enabled
6	CMIEA	0	R/W	Compare-Match Interrupt Enable A
				Selects whether the CMFA interrupt request (CMIA) is enabled or disabled when the CMFA flag in TCSR is set to 1.
				0: CMFA interrupt request (CMIA) is disabled
				1: CMFA interrupt request (CMIA) is enabled
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				Selects whether the OVF interrupt request (OVI) is enabled or disabled when the OVF flag in TCSR is set to 1.
				0: OVF interrupt request (OVI) is disabled
				1: OVF interrupt request (OVI) is enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits select the method by which the timer counter is cleared.
				00: Clearing is disabled
				01: Cleared on compare-match A
				10: Cleared on compare-match B
				11: Cleared on rising edge of external reset input
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select the clock input to TCNT and count
0	CKS0	0	R/W	condition, together with the ICKS1 and ICKS0 bits in STCR. For details, see table 12.3.

		TCR		S	TCR	
Channel	CKS2	CKS1	CKS0	ICKS1	ICKS0	Description
TMR_0	0	0	0		—	Disables clock input
	0	0	1	_	0	Increments at falling edge of internal clock $\phi/8$
	0	0	1	_	1	Increments at falling edge of internal clock $\phi/2$
	0	1	0	_	0	Increments at falling edge of internal clock $\phi/64$
	0	1	0		1	Increments at falling edge of internal clock $\phi/32$
	0	1	1	_	0	Increments at falling edge of internal clock $\phi/1024$
	0	1	1	_	1	Increments at falling edge of internal clock φ/256
	1	0	0	_	—	Increments at overflow signal from TCNT_1*
TMR_1	0	0	0	_	_	Disables clock input
	0	0	1	0	—	Increments at falling edge of internal clock $\phi/8$
	0	0	1	1	—	Increments at falling edge of internal clock $\phi/2$
	0	1	0	0	_	Increments at falling edge of internal clock \u00f6/64
	0	1	0	1	_	Increments at falling edge of internal clock \u00f6/128
	0	1	1	0	—	Increments at falling edge of internal clock $\phi/1024$
	0	1	1	1	—	Increments at falling edge of internal clock \$\phi\$/2048
	1	0	0	_	_	Increments at compare-match A from TCNT_0*

 Table 12.3
 Clock Input to TCNT and Count Condition (1)

		TCR		S	TCR	
Channel	CKS2	CKS1	CKS0	ICKS1	ICKS0	Description
Common	1	0	1	_	—	Increments at rising edge of external clock
	1	1	0	_	_	Increments at falling edge of external clock
	1	1	1	_	_	Increments at both rising and falling edges of external clock

Note: * If the TMR_0 clock input is set as the TCNT_1 overflow signal and the TMR_1 clock input is set as the TCNT_0 compare-match signal simultaneously, a count-up clock cannot be generated. These settings should not be made.

Table 12.3 Clock Input to TCNT and Count Condition (2)

		TCR			RXY	
Channel	CKS2	CKS1	CKS0	CKSX	CKSY	Description
TMR_Y	0	0	0	_	0	Disables clock input
	0	0	1	_	0	Increments at $\phi/4$
	0	1	0	_	0	Increments at \$\phi/256
	0	1	1	_	0	Increments at \$\phi/2048
	1	0	0	_	0	Disables clock input
	0	0	0	_	1	Disables clock input
	0	0	1	_	1	Increments at
	0	1	0	_	1	Increments at \$\phi/8192
	0	1	1	_	1	Increments at \$\phi\$16384
	1	0	0	_	1	Increments at overflow signal from TCNT_X*
	1	0	1	_	х	Increments at rising edge of external clock
	1	1	0		x	Increments at falling edge of external clock
	1	1	1		x	Increments at both rising and falling edges of external clock

	TCR			тс	RXY	
Channel	CKS2	CKS1	CKS0	CKSX	CKSY	Description
TMR_X	0	0	0	0	_	Disables clock input
	0	0	1	0	_	Increments at ϕ
	0	1	0	0	_	Increments at φ/2
	0	1	1	0	_	Increments at φ/4
	1	0	0	0	_	Disables clock input
	0	0	0	1	_	Disables clock input
	0	0	1	1	_	Increments at \$\phi/2048
	0	1	0	1	_	Increments at \phi/4096
	0	1	1	1	_	Increments at \$\phi/8192
	1	0	0	1	—	Increments at compare-match A from TCNT_Y*
	1	0	1	х	—	Increments at rising edge of external clock
	1	1	0	х	_	Increments at falling edge of external clock
	1	1	1	х	_	Increments at both rising and falling edges of external clock
Note: *	If the T	MR Y cl	ock input	is set as	the TCNT	X overflow signal and the TMB X clock

Note: * If the TMR_Y clock input is set as the TCNT_X overflow signal and the TMR_X clock input is set as the TCNT_Y compare-match signal simultaneously, a count-up clock cannot be generated. These settings should not be made.

[Legend]

x: Don't care

—: Invalid



12.3.5 Timer Control/Status Register (TCSR)

TCSR indicates the status flags and controls compare-match output.

• TCSR_0

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_0 and TCORB_0 match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_0 and TCORA_0 match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_0 overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	ADTE	0	R/W	A/D Trigger Enable
				Enables or disables A/D converter start requests by compare-match A.
				0: A/D converter start requests by compare-match A are disabled
				1: A/D converter start requests by compare-match A are enabled
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits specify how the TMO0 pin output level is to be changed by compare-match B of TCORB_0 and TCNT_0.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Bit	Bit Name	Initial Value	R/W	Description
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits specify how the TMO0 pin output level is to be changed by compare-match A of TCORA_0 and TCNT_0.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

• TCSR_1

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	
		-		[Setting condition]
				When the values of TCNT_1 and TCORB_1 match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_1 and TCORA_1 match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_1 overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	_	1	R	Reserved
				This bit is always read as 1 and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits specify how the TMO1 pin output level is to be changed by compare-match B of TCORB_1 and TCNT_1.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits specify how the TMO1 pin output level is to be changed by compare-match A of TCORA_1 and TCNT_1.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)
Note:	* Only 0 car	n ha writtar	for flag	clearing

• TCSR_Y

Bit	Bit Name	Initial Value	R/W	Description
Dit	Dit Name	value		Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_Y and TCORB_Y match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_Y and TCORA_Y match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA

		Initial		
Bit	Bit Name	Value	R/W	Description
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_Y overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	ICIE	0	R/W	Input Capture Interrupt Enable
				Enables or disables the ICF interrupt request (ICIX) when the ICF bit in TCSR_X is set to 1.
				0: ICF interrupt request (ICIX) is disabled
				1: ICF interrupt request (ICIX) is enabled
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits specify how the TMOY pin output level is to be changed by compare-match B of TCORB_Y and TCNT_Y.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits specify how the TMOY pin output level is to be changed by compare-match A of TCORA_Y and TCNT_Y.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)



• TCSR_X

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_X and TCORB_X match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_X and TCORA_X match
				[Clearing condition]
_				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_X overflows from H'FF to H'00
				[Clearing condition]
_				Read OVF when OVF = 1, then write 0 in OVF
4	ICF	0	R/(W)*	Input Capture Flag
				[Setting condition]
				When a rising edge and falling edge is detected in the external reset signal in that order
				[Clearing condition]
				Read ICF when ICF = 1, then write 0 in ICF
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits specify how the TMOX pin output level is to be changed by compare-match B of TCORB_X and TCNT_X.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

		Initial		
Bit	Bit Name	Value	R/W	Description
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits specify how the TMOX pin output level is to be changed by compare-match A of TCORA_X and TCNT_X.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

12.3.6 Time Constant Register C (TCORC)

TCORC is an 8-bit readable/writable register. The sum of contents of TCORC and TICR is always compared with TCNT. When a match is detected, a compare-match C signal is generated. However, comparison at the T_2 state in the write cycle to TCORC and at the input capture cycle of TICR is disabled. TCORC is initialized to H'FF.

12.3.7 Input Capture Registers R and F (TICRR and TICRF)

TICRR and TICRF are 8-bit read-only registers. While the ICST bit in TCONRI is set to 1, the contents of TCNT are transferred at the rising edge and falling edge of the external reset input (TMRIX) in that order. The ICST bit is cleared to 0 when one capture operation ends. TICRR and TICRF are initialized to H'00.



12.3.8 Timer Connection Register I (TCONRI)

TCONRI controls the input capture function.

D :	Dit Manua	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
7 to 5	—	All 0	R/W	Reserved
				The initial value should not be changed.
4	ICST	0	R/W	Input Capture Start Bit
				TMR_X has input capture registers (TICRR and TICRF). TICRR and TICRF can measure the width of a pulse by means of a single capture operation under the control of the ICST bit. When a rising edge followed by a falling edge is detected on TMRIX after the ICST bit is set to 1, the contents of TCNT at those points are captured into TICRR and TICRF, respectively, and the ICST bit is cleared to 0.
				[Clearing condition]
				When a rising edge followed by a falling edge is detected on TMRIX.
				[Setting condition]
				When 1 is written in ICST after reading ICST = 0.
3 to 0	_	All 0	R/W	Reserved
				The initial values should not be modified.

12.3.9 Timer Connection Register S (TCONRS)

TCONRS selects whether to access TMR_X or TMR_Y registers.

Bit	Bit Name	Initial Value	R/W	Description
7	TMRX/Y	0	R/W	TMR_X/TMR_Y Access Select
				For details, see table 12.4.
				0: The TMR_X registers are accessed at addresses H'(FF)FFF0 to H'(FF)FFF5.
				 The TMR_Y registers are accessed at addresses H'(FF)FFF0 to H'(FF)FFF5.
6 to 0	_	All 0	R/W	Reserved
				The initial values should not be modified.

TMRX/Y	H'FFF0	H'FFF1	H'FFF2	H'FFF3	H'FFF4	H'FFF5	H'FFF6	H'FFF7
0	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X
	TCR_X	TCSR_X	TICRR	TICRF	TCNT	TCORC	TCORA_X	TCORB_X
1	TMR_Y	TMR_Y	TMR_Y	TMR_Y	TMR_Y	TMR_Y	-	
	TCR_Y	TCSR_Y	TCORA_Y	TCORB_Y	TCNT_Y			

Table 12.4 Registers Accessible by TMR_X/TMR_Y

12.3.10 Timer XY Control Register (TCRXY)

TCRXY selects the TMR_X and TMR_Y output pins and internal clock.

Bit	Bit Name	Initial Value	R/W	Description
7, 6		All 0	R/W	Reserved
,				The initial value should not be changed.
5	CKSX	0	R/W	TMR_X Clock Select
				For details about selection, see table 12.3.
4	CKSY	0	R/W	TMR_Y Clock Select
				For details about selection, see table 12.3.
3 to 0	_	All 0	R/W	Reserved
				The initial value should not be changed.



12.4 Operation

12.4.1 Pulse Output

Figure 12.3 shows an example for outputting an arbitrary duty pulse.

- 1. Clear the CCLR1 bit in TCR to 0, and set the CCLR0 bit in TCR to 1 so that TCNT is cleared according to the compare match of TCORA.
- 2. Set the OS3 to OS0 bits in TCSR to B'0110 so that 1 is output according to the compare match of TCORA and 0 is output according to the compare match of TCORB.

According to the above settings, the waveforms with the TCORA cycle and TCORB pulse width can be output without the intervention of software.




Figure 12.3 Pulse Output Example



12.5 **Operation Timing**

12.5.1 TCNT Count Timing

Figure 12.4 shows the TCNT count timing with an internal clock source. Figure 12.5 shows the TCNT count timing with an external clock source. The pulse width of the external clock signal must be at least 1.5 system clocks (ϕ) for a single edge and at least 2.5 system clocks (ϕ) for both edges. The counter will not increment correctly if the pulse width is less than these values.




Figure 12.4 Count Timing for Internal Clock Input





Figure 12.5 Count Timing for External Clock Input (Both Edges)

12.5.2 Timing of CMFA and CMFB Setting at Compare-Match

The CMFA and CMFB flags in TCSR are set to 1 by a compare-match signal generated when the TCNT and TCOR values match. The compare-match signal is generated at the last state in which the match is true, just when the timer counter is updated. Therefore, when TCNT and TCOR match, the compare-match signal is not generated until the next TCNT input clock. Figure 12.6 shows the timing of CMF flag setting.





12.5.3 Timing of Timer Output at Compare-Match

When a compare-match signal occurs, the timer output changes as specified by the OS3 to OS0 bits in TCSR. Figure 12.7 shows the timing of timer output when the output is set to toggle by a compare-match A signal.




Figure 12.7 Timing of Toggled Timer Output by Compare-Match A Signal

12.5.4 Timing of Counter Clear at Compare-Match

TCNT is cleared when compare-match A or compare-match B occurs, depending on the setting of the CCLR1 and CCLR0 bits in TCR. Figure 12.8 shows the timing of clearing the counter by a compare-match.




Figure 12.8 Timing of Counter Clear by Compare-Match

12.5.5 TCNT External Reset Timing

TCNT is cleared at the rising edge of an external reset input, depending on the settings of the CCLR1 and CCLR0 bits in TCR. The width of the clearing pulse must be at least 1.5 states. Figure 12.9 shows the timing of clearing the counter by an external reset input.




Figure 12.9 Timing of Counter Clear by External Reset Input

12.5.6 Timing of Overflow Flag (OVF) Setting

The OVF bit in TCSR is set to 1 when the TCNT overflows (changes from H'FF to H'00). Figure 12.10 shows the timing of OVF flag setting.




Figure 12.10 Timing of OVF Flag Setting



12.6 TMR_0 and TMR_1 Cascaded Connection

If bits CKS2 to CKS0 in either TCR_0 or TCR_1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, the 16-bit count mode or compare-match count mode is available.

12.6.1 16-Bit Count Mode

When bits CKS2 to CKS0 in TCR_0 are set to B'100, the timer functions as a single 16-bit timer with TMR_0 occupying the upper 8 bits and TMR_1 occupying the lower 8 bits.

- Setting of compare-match flags
 - The CMF flag in TCSR_0 is set to 1 when a 16-bit compare-match occurs.
 - The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare-match occurs.
- Counter clear specification
 - If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare-match, the 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare-match occurs. The 16-bit counter (TCNT_0 and TCNT_1 together) is also cleared when counter clear by the TMI0 pin has been set.
 - The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits cannot be cleared independently.
- Pin output
 - Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR_0 is in accordance with the 16-bit compare-match conditions.
 - Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR_1 is in accordance with the lower 8-bit compare-match conditions.

12.6.2 Compare-Match Count Mode

When bits CKS2 to CKS0 in TCR_1 are B'100, TCNT_1 counts the occurrence of compare-match A for TMR_0. TMR_0 and TMR_1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clearing are in accordance with the settings for each or TMR_0 and TMR_1.



12.7 TMR_Y and TMR_X Cascaded Connection

If bits CKS2 to CKS0 in either TCR_Y or TCR_X are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, 16-bit count mode or compare-match count mode can be selected by the settings of the CKSX and CKSY bits in TCRXY.

12.7.1 16-Bit Count Mode

When bits CKS2 to CKS0 in TCR_Y are set to B'100 and the CKSY bit in TCRXY is set to 1, the timer functions as a single 16-bit timer with TMR_Y occupying the upper eight bits and TMR_X occupying the lower 8 bits.

- Setting of compare-match flags
 - The CMF flag in TCSR_Y is set to 1 when an upper 8-bit compare-match occurs.
 - The CMF flag in TCSR_X is set to 1 when a lower 8-bit compare-match occurs.
- Counter clear specification
 - If the CCLR1 and CCLR0 bits in TCR_Y have been set for counter clear at comparematch, only the upper eight bits of TCNT_Y are cleared. The upper eight bits of TCNT_Y are also cleared when counter clear by the TMRIY pin has been set.
 - The settings of the CCLR1 and CCLR0 bits in TCR_X are enabled, and the lower 8 bits of TCNT_X can be cleared by the counter.
- Pin output
 - Control of output from the TMOY pin by bits OS3 to OS0 in TCSR_Y is in accordance with the upper 8-bit compare-match conditions.
 - Control of output from the TMOX pin by bits OS3 to OS0 in TCSR_X is in accordance with the lower 8-bit compare-match conditions.

12.7.2 Compare-Match Count Mode

When bits CKS2 to CKS0 in TCR_X are set to B'100 and the CKSX bit in TCRXY is set to 1, TCNT_X counts the occurrence of compare-match A for TMR_Y. TMR_X and TMR_Y are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clearing are in accordance with the settings for each channel.

12.7.3 Input Capture Operation

TMR_X has input capture registers (TICRR and TICRF). A narrow pulse width can be measured with TICRR and TICRF, using a single capture. If the falling edge of TMRIX (TMR_X input capture input signal) is detected after its rising edge has been detected, the value of TCNT_X at that time is transferred to both TICRR and TICRF.

(1) Input Capture Signal Input Timing

Figure 12.11 shows the timing of the input capture operation.




Figure 12.11 Timing of Input Capture Operation

If the input capture signal is input while TICRR and TICRF are being read, the input capture signal is delayed by one system clock (ϕ) cycle. Figure 12.12 shows the timing of this operation.




Figure 12.12 Timing of Input Capture Signal (Input capture signal is input during TICRR and TICRF read)

(2) Selection of Input Capture Signal Input

TMRIX (input capture input signal of TMR_X) is selected according to the setting of the ICST bit in TCONRI. The input capture signal selection is shown in table 12.5.

Table 12.5 Input Capture Signal Selection

TCONRI	
Bit 4	
ICST	Description
0	Input capture function not used
1	TMIX pin input selection




12.8 Interrupt Sources

TMR_0, TMR_1, and TMR_Y can generate three types of interrupts: CMIA, CMIB, and OVI. TMR_X can generate four types of interrupts: CMIA, CMIB, OVI, and ICIX. Table 12.6 shows the interrupt sources and priorities. Each interrupt source can be enabled or disabled independently by interrupt enable bits in TCR or TCSR. Independent signals are sent to the interrupt controller for each interrupt.

Channel	Name	Interrupt Source	Interrupt Flag	Interrupt Priority
TMR_0	CMIA0	TCORA_0 compare-match	CMFA	High
	CMIB0	TCORB_0 compare-match	CMFB	↑
	OVI0	TCNT_0 overflow	OVF	
TMR_1	CMIA1	TCORA_1 compare-match	CMFA	
	CMIB1	TCORB_1 compare-match	CMFB	
	OVI1	TCNT_1 overflow	OVF	
TMR_Y	CMIAY	TCORA_Y compare-match	CMFA	
	CMIBY	TCORB_Y compare-match	CMFB	
	OVIY	TCNT_Y overflow	OVF	
TMR_X	ICIX	Input capture	ICF	
	CMIAX	TCORA_X compare-match	CMFA	
	CMIBX	TCORB_X compare-match	CMFB	
	OVIX	TCNT_X overflow	OVF	Low

Table 12.6 Interrupt Sources of 8-Bit Timers TMR_0, TMR_1, TMR_Y, and TMR_X



12.9 Usage Notes

12.9.1 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle as shown in figure 12.13, clearing takes priority and the counter write is not performed.




Figure 12.13 Conflict between TCNT Write and Clear

12.9.2 Conflict between TCNT Write and Count-Up

If a count-up occurs during the T_2 state of a TCNT write cycle as shown in figure 12.14, the counter write takes priority and the counter is not incremented.




Figure 12.14 Conflict between TCNT Write and Count-Up

12.9.3 Conflict between TCOR Write and Compare-Match

If a compare-match occurs during the T_2 state of a TCOR write cycle as shown in figure 12.15, the TCOR write takes priority and the compare-match signal is disabled. With TMR_X, a TICR input capture conflicts with a compare-match in the same way as with a write to TCORC. In this case also, the input capture takes priority and the compare-match signal is disabled.





Figure 12.15 Conflict between TCOR Write and Compare-Match

12.9.4 Conflict between Compare-Matches A and B

If compare-matches A and B occur at the same time, the operation follows the output status that is defined for compare-match A or B, according to the priority of the timer output shown in table 12.7.

Table 12.7 Timer Output Priorities




12.9.5 Switching of Internal Clocks and TCNT Operation


TCNT may increment erroneously when the internal clock is switched over. Table 12.8 shows the relationship between the timing at which the internal clock is switched (by writing to the CKS1 and CKS0 bits) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the falling edge of the internal clock pulse is detected. If clock switching causes a change from high to low level, as shown in no. 3 in table 12.8, a TCNT clock pulse is generated on the assumption that the switchover is a falling edge, and TCNT is incremented.

Erroneous incrementation can also happen when switching between internal and external clocks.

Table 12.8 Switching of Internal Clocks and TCNT Operation





- Notes: 1. Includes switching from low to stop, and from stop to low.
 - 2. Includes switching from stop to high.
 - 3. Includes switching from high to stop.
 - 4. Generated on the assumption that the switchover is a falling edge; TCNT is incremented.



12.9.6 Mode Setting with Cascaded Connection

If the 16-bit count mode and compare-match count mode are set simultaneously, the input clock pulses for TCNT_0 and TCNT_1, and TCNT_X and TCNT_Y are not generated, and thus the counters will stop operating. Simultaneous setting of these two modes should therefore be avoided.

12.9.7 Module Stop Mode Setting

TMR operation can be enabled or disabled using the module stop control register. The initial setting is for TMR operation to be halted. Register access is enabled by canceling the module stop mode. For details, see section 24, Power-Down Modes.



Section 13 Watchdog Timer (WDT)

This LSI incorporates two watchdog timer channels (WDT_0 and WDT_1). The watchdog timer can generate an internal reset signal or an internal NMI interrupt signal if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows. A block diagram of the WDT_0 and WDT_1 are shown in figure 13.1.

13.1 Features

- Selectable from eight (WDT_0) or 16 (WDT_1) counter input clocks.
- Switchable between watchdog timer mode and interval timer mode

Watchdog Timer Mode:

• If the counter overflows, whether an internal reset or an internal NMI interrupt is generated can be selected.

Interval Timer Mode:

• If the counter overflows, an interval timer interrupt (WOVI) is generated.






Figure 13.1 Block Diagram of WDT

13.2 Input/Output Pins

The WDT has the pins listed in table 13.1.

Table 13.1 Pin Configuration

Name	Pin Name	I/O	Function
External sub-clock input pin	EXCL	Input	Inputs the clock pulses to the WDT_1 prescaler counter

13.3 Register Descriptions

The WDT has the following registers. To prevent accidental overwriting, TCSR and TCNT have to be written to in a method different from normal registers. For details, see section 13.6.1, Notes on Register Access. For details on the system control register, see section 3.2.2, System Control Register (SYSCR).

Table 13.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel 0	Timer counter_0	TCNT_0	R/W	H'00	H'FFA8	16
					H'FFA9*	8
	Timer control/status register_0	TCSR_0	R/W	H'00	H'FFA8	16
					H'FFA8*	8
Channel 1	Timer counter_1	TCNT_1	R/W	H'00	H'FFEA	16
					H'FFEB*	8
	Timer control/status	TCSR_1	R/W	H'00	H'FFEA	16
	register_1				H'FFEA*	8
Note: * Address in the upper cell: when writing.						

RENESAS

Address in the lower cell: when reading

13.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter.

TCNT is initialized to H'00 when the TME bit in timer control/status register (TCSR) is cleared to 0.

13.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

• TCSR_0

		Initial		
Bit	Bit Name	Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting condition]
				When TCNT overflows (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				• When TCSR is read when OVF = 1, then 0 is written to OVF
				When 0 is written to TME
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
		-		

D ¹⁴	Dit Manua	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
4	—	0	R/(W)	Reserved
				The initial value should not be changed.
3	RST/NMI	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The
0	CKS0	0	R/W	overflow frequency for $\phi = 20$ MHz is enclosed in parentheses.
				000: φ/2 (frequency: 25.6 μs)
				001:
				010: φ/128 (frequency: 1.6 ms)
				011: φ/512 (frequency: 6.6 ms)
				100: φ/2048 (frequency: 26.2 ms)
				101:
				110:
				111: φ/131072 (frequency: 1.68 s)

Note: * Only 0 can be written, to clear the flag.



• TCSR_1

1: Counts the divided cycle of \$UB-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested	Bit	Bit Name	Initial Value	R/W	Description
 H'FF to H'00). [Setting condition] When TCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset. [Clearing conditions] When TCSR is read when OVF = 1*², then 0 is written to OVF When 0 is written to TME WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode TIME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of φ-based prescaler (PSM) 1: Counts the divided cycle of φ-based prescaler (PSM) 1: Counts the divided cycle of φ-based prescaler (PSM) 0: An NMI interrupt is requested 	7	OVF	0	R/(W)*1	Overflow Flag
When TCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset. [Clearing conditions] When TCSR is read when OVF = 1* ² , then 0 is written to OVF When 0 is written to TME 6 WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode 5 TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 7 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\$\$ -based prescaler (PSM) 1: Counts the divided cycle of \$\$UB-based prescaler (PSM) 1: Counts the divided cycle of \$\$UB-based prescaler (PSM) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					
 When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset. [Clearing conditions] When TCSR is read when OVF = 1*², then 0 is written to OVF When 0 is written to TME WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of					[Setting condition]
 watchdog timer mode, OVF is cleared automatically by the internal reset. [Clearing conditions] When TCSR is read when OVF = 1*², then 0 is written to OVF When 0 is written to TME WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$UB\$-based prescaler (PSM) 1: Counts the divided cycle of \$UB\$-based prescaler (PSM) 1: Counts the divided cycle of \$UB\$-based prescaler (PSM) 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested 					When TCNT overflows (changes from H'FF to H'00)
6 WT/IT 0 R/W Timer Mode Select 6 WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode 5 TME 0 R/W 4 PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of ϕ -based prescaler (PSM) 1: Counts the divided cycle of ϕ SUB-based prescaler (PSM) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					watchdog timer mode, OVF is cleared automatically by
to OVF When 0 is written to TME 6 WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode 5 TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\phi\$-based prescaler (PSM) 1: Counts the divided cycle of \$\phi\$-based prescaler (PSM) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					[Clearing conditions]
6 WT/IT 0 R/W Timer Mode Select 6 WT/IT 0 R/W Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode 5 TME 0 R/W 5 TME 0 R/W 7 When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 8 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of ϕ -based prescaler (PSM) 1: Counts the divided cycle of ϕ SUB-based prescaler (PSS) 3 3 RST/NMI 0 R/W 8 Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested 0: An NMI interrupt is requested					,
Selects whether the WDT is used as a watchdog timer or interval timer. 0: Interval timer mode 1: Watchdog timer mode 1: Watchdog timer mode 5 TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 F/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\$UB\$-based prescaler (PSM) 1: Counts the divided cycle of \$\$UB\$-based prescaler (PSS) 3 RST/NMI 0 RVW Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					When 0 is written to TME
 or interval timer. 0: Interval timer mode 1: Watchdog timer mode 5 TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\$\phi\$-based prescaler (PSM) 1: Counts the divided cycle of \$\$UB\$-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested 	6	WT/IT	0	R/W	Timer Mode Select
1: Watchdog timer mode 5 TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\phi\$-based prescaler (PSM) 1: Counts the divided cycle of \$\phi\$UB-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					6
5 TME 0 R/W Timer Enable When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\phi\$-based prescaler (PSM) 1: Counts the divided cycle of \$\phi\$SUB-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					0: Interval timer mode
 When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00. PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of \$\phi\$-based prescaler (PSM) 1: Counts the divided cycle of \$SUB\$-based prescaler (PSS) RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested 					1: Watchdog timer mode
When this bit is cleared, TCNT stops counting and is initialized to H'00. 4 PSS 0 R/W Prescaler Select Select Select select select the clock source to be input to TCNT. 0: Counts the divided cycle of \$\ophi\$-based prescaler (PSM) 1: Counts the divided cycle of \$\ophiSUB\$-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested 0: An NMI interrupt is requested	5	TME	0	R/W	Timer Enable
initialized to H'00. 4 PSS 0 R/W Prescaler Select Selects the clock source to be input to TCNT. 0: Counts the divided cycle of φ-based prescaler (PSM) 1: Counts the divided cycle of φSUB-based prescaler (PSS) 3 RST/NMI 0 8 Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					When this bit is set to 1, TCNT starts counting.
3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					· · ·
0: Counts the divided cycle of φ-based prescaler (PSM) 1: Counts the divided cycle of φSUB-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested	4	PSS	0	R/W	Prescaler Select
1: Counts the divided cycle of \$UB-based prescaler (PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					Selects the clock source to be input to TCNT.
(PSS) 3 RST/NMI 0 R/W Reset or NMI Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					0: Counts the divided cycle of $\ensuremath{\varphi}\xspace$ based prescaler (PSM)
Selects to request an internal reset or an NMI interrupt when TCNT has overflowed. 0: An NMI interrupt is requested					
when TCNT has overflowed. 0: An NMI interrupt is requested	3	RST/NMI	0	R/W	Reset or NMI
					•
					0: An NMI interrupt is requested
1: An internal reset is requested					1: An internal reset is requested

Bit	Bit Name	Initial Value	R/W	Description
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The
0	CKS0	0	R/W	overflow frequency for $\phi = 20$ MHz and ϕ SUB = 32.768 kHz is enclosed in parentheses.
				When PSS = 0:
				000: φ/2 (frequency: 25.6 μs)
				001:
				010:
				011:
				100:
				101:
				110:
				111:
				When PSS = 1:
				000:
				001:
				010:
				011:
				100:
				101:
				110:
				111:

Notes: 1. Only 0 can be written to clear the flag.

2. When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

13.4 Operation

13.4.1 Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/IT bit and the TME bit in TCSR to 1. While the WDT is used as a watchdog timer, if TCNT overflows without being rewritten because of a system malfunction or another error, an internal reset or NMI interrupt request is generated. TCNT does not overflow while the system is operating normally. Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00) before overflows occurs.

If the RST/ $\overline{\text{NMI}}$ bit of TCSR is set to 1, when the TCNT overflows, an internal reset signal for this LSI is issued for 518 system clocks as shown in figure 13.2. If the RST/ $\overline{\text{NMI}}$ bit is cleared to 0, when the TCNT overflows, an NMI interrupt request is generated.

An internal reset request from the watchdog timer, a reset input from the $\overline{\text{RES}}$ pin, and a power-on reset are processed in the same vector. Reset source can be identified by the XRST bit status in SYSCR.

If a reset caused by a signal input to the $\overline{\text{RES}}$ pin occurs at the same time as a reset caused by a WDT overflow, the $\overline{\text{RES}}$ pin reset has priority and the XRST bit in SYSCR is set to 1.

An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are processed in the same vector. Do not handle an NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin at the same time.




Figure 13.2 Watchdog Timer Mode (RST/<u>NMI</u> = 1) Operation

13.4.2 Interval Timer Mode

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each time the TCNT overflows, as shown in figure 13.3. Therefore, an interrupt can be generated at intervals. When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested at the same time the OVF flag of TCSR is set to 1. The timing is shown figure 13.4.




Figure 13.3 Interval Timer Mode Operation




Figure 13.4 OVF Flag Set Timing

13.5 Interrupt Sources

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

When the NMI interrupt request is selected in watchdog timer mode, an NMI interrupt request is generated by an overflow

 Table 13.3
 WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag
WOVI	TCNT overflow	OVF



13.6 Usage Notes


13.6.1 Notes on Register Access

The watchdog timer's registers, TCNT and TCSR differ from other registers in being more difficult to write to. The procedures for writing to and reading from these registers are given below.

(1) Writing to TCNT and TCSR (Example of WDT_0)

These registers must be written to by a word transfer instruction. They cannot be written to by a byte transfer instruction.


TCNT and TCSR both have the same write address. Therefore, satisfy the relative condition shown in figure 13.5 to write to TCNT or TCSR. To write to TCNT, the higher bytes must contain the value H'5A and the lower bytes must contain the write data before the transfer instruction execution. To write to TCSR, the higher bytes must contain the value H'A5 and the lower bytes must contain the value H'A5 and the lower bytes must contain the value H'A5 and the lower bytes must contain the write data.





(2) Reading from TCNT and TCSR (Example of WDT_0)

These registers are read in the same way as other registers. The read address is H'FFA8 for TCSR and H'FFA9 for TCNT.



13.6.2 Conflict between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the T_2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 13.6 shows this operation.




Figure 13.6 Conflict between TCNT Write and Increment

13.6.3 Changing Values of CKS2 to CKS0 Bits

If CKS2 to CKS0 bits in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the values of CKS2 to CKS0 bits.

13.6.4 Changing Value of PSS Bit

If the PSS bit in TCSR_1 is written to while the WDT is operating, errors could occur in the operation. Stop the watchdog timer (by clearing the TME bit to 0) before changing the values of PSS bit.

13.6.5 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from/to watchdog timer to/from interval timer, while the WDT is operating, errors could occur in the operation. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

Section 14 Serial Communication Interface (SCI)

This LSI has a serial communication interface (SCI) channel. The SCI can handle both asynchronous and clocked synchronous serial communication. Asynchronous serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function). The SCI also supports the smart card (IC card) interface based on ISO/IEC 7816-3 (Identification Card) as an enhanced asynchronous communication function.

14.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously. Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected The External clock can be selected as a transfer clock source (except for the smart card interface).
- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources

Four interrupt sources — transmit-end, transmit-data-empty, receive-data-full, and receive error — that can issue requests.

Asynchronous Mode:

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case of a framing error

RENESAS

• Multiprocessor communication capability

Clocked Synchronous Mode:

- Data length: 8 bits
- Receive error detection: Overrun errors

Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during reception.
- Data can be automatically re-transmitted on detection of an error signal during transmission.
- Both direct convention and inverse convention are supported.

Figure 14.1 shows a block diagram of SCI.




Figure 14.1 Block Diagram of SCI

14.2 Input/Output Pins

Table 14.1 shows the input/output pins for each SCI channel.

 Table 14.1
 Pin Configuration

Channel	Pin Name*	Input/Output	Function
1	SCK1	Input/Output	Channel 1 clock input/output
	RxD1	Input	Channel 1 receive data input
	TxD1	Output	Channel 1 transmit data output
NL I de	D: 0.01		

Note: * Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.



14.3 Register Descriptions

The SCI has the following registers for each channel. Some bits in the serial mode register (SMR), serial status register (SSR), and serial control register (SCR) have different functions in different modes—normal serial communication interface mode and smart card interface mode; therefore, the bits are described separately for each mode in the corresponding register sections.

Channel	Register Name	Abbreviatio	on R/W	Initial Value	Address	Data Bus Width
Channel 1	Serial mode register_1	SMR_1	R/W	H'00	H'FF88	8
	Bit rate register_1	BRR_1	R/W	H'FF	H'FF89	8
	Serial control register_1	SCR_1	R/W	H'00	H'FF8A	8
	Transmit data register_1	TDR_1	R/W	H'FF	H'FF8B	8
	Serial status register_1	SSR_1	R/W	H'84	H'FF8C	8
	Receive data register_1	RDR_1	R	H'00	H'FF8D	8
_	Smart card mode register_1	SCMR_1	R/W	H'F2	H'FF8E	8



14.3.1 Receive Shift Register (RSR)

RSR is a shift register used to receive serial data that converts it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

14.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of serial data, it transfers the received serial data from RSR to RDR where it is stored. After this, RSR can receive the next data. Since RSR and RDR function as a double buffer in this way, continuous receive operations be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR for only once. RDR cannot be written to by the CPU. The initial value of RDR is H'00.

14.3.3 Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structures of TDR and TSR enable continuous serial transmission. If the next transmit data has already been written to TDR when one frame of data is transmitted, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read from or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR for only once after confirming that the TDRE bit in SSR is set to 1. The initial value of TDR is H'FF.

14.3.4 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, and then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.



14.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source. Some bits in SMR have different functions in normal mode and smart card interface mode. The CPU can always read SMR. The CPU can write to SMR only at the initial settings; do not have the CPU write to SMR in transmission, reception, and simultaneous data transmission and reception.

• Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)

Bit	Bit Name	Initial Value	R/W	Description
7	C/Ā	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length. LSB-first is fixed and the MSB of TDR is not transmitted in transmission.
				In clocked synchronous mode, a fixed data length of 8 bits is used.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting.
4	O/Ē	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.



Bit	Bit Name	Initial Value	R/W	Description
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first stop bit is checked. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.
2	MP	0	R/W	Multiprocessor Mode (enabled only in asynchronous mode)
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and O/\overline{E} bit settings are invalid in multiprocessor mode.
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00: φ clock (n = 0)
				01: φ/4 clock (n = 1)
				10: φ/16 clock (n = 2)
				11: φ/64 clock (n = 3)
				For the relation between the bit rate register setting and the baud rate, see section 14.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 14.3.9, Bit Rate Register (BRR)).



Section 14	Serial Communication Interface (SCI)	
------------	--------------------------------------	--

Bit	Bit Name	Initial Value	R/W	Description
7	GM	0	R/W	GSM Mode
				Setting this bit to 1 allows GSM mode operation. In GSM mode, the TEND set timing is put forward to 11.0 etu* from the start and the clock output control function is appended. For details, see section 14.7.8, Clock Output Control.
6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode operation. For details, see section 14.7.3, Block Transfer Mode.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode.
4	O/Ē	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity
				1: Selects odd parity
				For details on the usage of this bit in smart card interface mode, see section 14.7.2, Data Format (Except in Block Transfer Mode).
3	BCP1	0	R/W	Basic Clock Pulse 1 and 0
2	BCP0	0	R/W	These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode.
				00: 32 clock cycles (S = 32)
				01: 64 clock cycles (S = 64)
				10: 372 clock cycles (S = 372)
				11: 256 clock cycles (S = 256)
				For details, see section 14.7.4, Receive Data Sampling Timing and Reception Margin. S is described in section 14.3.9, Bit Rate Register (BRR).

• Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1)

Bit	Bit Name	Initial Value	R/W	Description
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00:
				01:
				10: φ/16 clock (n = 2)
				11: φ/64 clock (n = 3)
				For the relation between the bit rate register setting and the baud rate, see section 14.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 14.3.9, Bit Rate Register (BRR)).

Note: * etu: Element Time Unit (time taken to transfer one bit)



14.3.6 Serial Control Register (SCR)

SCR is a register that performs enabling or disabling of SCI transfer operations and interrupt requests, and selection of the transfer clock source. For details on interrupt requests, see section 14.8, Interrupt Sources. Some bits in SCR have different functions in normal mode and smart card interface mode. The CPU can always read SCR. The CPU can write to SCR only at the initial settings; do not have the CPU write to SCR in transmission, reception, and simultaneous data transmission and reception.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, see section 14.5, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, a TEI interrupt request is enabled.

• Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)

Bit Name	Initial Value	R/W	Description			
CKE1	0	R/W	Clock Enable 1 and 0			
CKE0	0	R/W	R/W These bits select the clock source and SCK pin function.			
			Asynchronous mode			
			00: Internal clock (SCK pin functions as I/O port.)			
			01: Internal clock (Outputs a clock of the same frequency as the bit rate from the SCK pin.)			
			1x: External clock (Inputs a clock with a frequency 16 times the bit rate from the SCK pin.)			
			Clocked synchronous mode			
			0x: Internal clock (SCK pin functions as clock output.)			
			 External clock (SCK pin functions as clock input.) 			
	CKE1	CKE1 0	CKE1 0 R/W			

x: Don't care



Bit	Bit Name	Initial Value	R/W	Description				
7	TIE	0	R/W	Transmit Interrupt Enable				
				When this bit is set to 1,a TXI interrupt request is enabled.				
6	RIE	0	R/W	Receive Interrupt Enable				
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.				
5	TE	0	R/W	Transmit Enable				
				When this bit is set to 1, transmission is enabled.				
4	RE	0	R/W	Receive Enable				
				When this bit is set to 1, reception is enabled.				
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)				
				Write 0 to this bit in smart card interface mode.				
2	TEIE	0	R/W	Transmit End Interrupt Enable				
				Write 0 to this bit in smart card interface mode.				
1	CKE1	0	R/W	Clock Enable 1 and 0				
0	CKE0	0	R/W	Controls the clock output from the SCK pin. In GSM mode, clock output can be dynamically switched. For details, see section 14.7.8, Clock Output Control.				
				• When GM in SMR = 0				
				00: Output disabled (SCK pin functions as I/O port.)				
				01: Clock output				
				1x: Reserved				
				• When GM in SMR = 1				
				00: Output fixed to low				
				01: Clock output				
				10: Output fixed to high				
				11: Clock output				

Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1) •


Don't care x:

14.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. TDRE, RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different functions in normal mode and smart card interface mode.

• Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)

ter Empty DR contains transmit data. CR is 0 rred from TDR to TSR and a write
CR is 0 rred from TDR to TSR and
rred from TDR to TSR and
rred from TDR to TSR and
a write
TDRE after reading TDRE = 1
er Full
e data is stored in RDR.
n ends normally and receive om RSR to RDR
RDRF after reading RDRF =
t affected and retains its the RE bit in SCR is cleared
reception is completed while
ORER after reading ORER =



Bit	Bit Name	Initial Value	R/W	Description
4	FER	0	R/(W)*	Framing Error
				[Setting condition]
				When the stop bit is 0
				[Clearing condition]
				When 0 is written to FER after reading FER = 1
				In 2-stop-bit mode, only the first stop bit is checked.
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				When 0 is written to PER after reading PER = 1
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR is 0
				When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character
				[Clearing condition]
				When 0 is written to TDRE after reading TDRE = 1
1	MPB	0	R	Multiprocessor Bit
				MPB stores the multiprocessor bit in the receive frame. When the RE bit in SCR is cleared to 0 its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added to the transmit frame.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*1	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				When the TE bit in SCR is 0
				When data is transferred from TDR to TSR, and
				TDR can be written to.
				[Clearing condition]
				When 0 is written to TDRE after reading TDRE = 1
6	RDRF	0	R/(W) * ¹	Receive Data Register Full
				Indicates that receive data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing condition]
				When 0 is written to RDRF after reading RDRF = 1
				The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0.
5	ORER	0	R/(W)*1	Overrun Error
				[Setting condition]
				When the next serial reception is completed while RDRF = 1
				[Clearing condition]
				When 0 is written to ORER after reading ORER = 1
4	ERS	0	R/(W)*1	Error Signal Status
				[Setting condition]
				When a low error signal is sampled
				[Clearing condition]
				When 0 is written to ERS after reading ERS = 1

• Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1)

Bit	Bit Name	Initial Value	R/W	Description
3	PER	0	R/(W)*1	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				When 0 is written to PER after reading PER = 1
2	TEND	1	R	Transmit End
				TEND is set to 1 when the receiving end acknowledges no error signal and the next transmit data is ready to be transferred to TDR.
				[Setting conditions]
				When both TE and EPS in SCR are 0
				When ERS = 0 and TDRE = 1 after a specified time passed after the start of 1-byte data transfer. The set timing depends on the register setting as follows.
				When GM = 0 and BLK = 0, 2.5 etu^{*^2} after transmission start
				• When GM = 0 and BLK = 1, 1.5 etu* ² after transmission start
				• When GM = 1 and BLK = 0, 1.0 etu* ² after transmission start
				• When GM = 1 and BLK = 1, 1.0 etu* ² after transmission start
				[Clearing condition]
				When 0 is written to TDRE after reading TDRE = 1
1	MPB	0	R	Multiprocessor Bit
				Not used in smart card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in smart card interface mode.

RENESAS

Notes: 1. Only 0 can be written to clear the flag.

2. etu: Element Time Unit (time taken to transfer one bit)

14.3.8 Smart Card Mode Register (SCMR)

Bit	Bit Name	Initial Value	R/W	Description			
7 to 4		All 1	R	Reserved			
				These bits are always read as 1 and cannot be modified.			
3	SDIR	0	R/W	Smart Card Data Transfer Direction			
				Selects the serial/parallel conversion format.			
				0: TDR contents are transmitted with LSB-first. Receive data is stored as LSB first in RDR.			
				1: TDR contents are transmitted with MSB-first. Receive data is stored as MSB first in RDR.			
				The SDIR bit is valid only when the 8-bit data format is used for transmission/reception; when the 7-bit data format is used, data is always transmitted/received with LSB-first.			
2	SINV	0	R/W	Smart Card Data Invert			
				Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit. When the parity bit is inverted, invert the O/\overline{E} bit in SMR.			
				0: TDR contents are transmitted as they are. Receive data is stored as it is in RDR.			
				 TDR contents are inverted before being transmitted. Receive data is stored in inverted form in RDR. 			
1		1	R	Reserved			
				This bit is always read as 1 and cannot be modified.			
0	SMIF	0	R/W	Smart Card Interface Mode Select			
				When this bit is set to 1, smart card interface mode is selected.			
				0: Normal asynchronous or clocked synchronous mode			
				1: Smart card interface mode			

RENESAS

SCMR selects smart card interface mode and its format.

14.3.9 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 14.3 shows the relationships between the N setting in BRR and bit rate B for normal asynchronous mode and clocked synchronous mode, and smart card interface mode. The initial value of BRR is H'FF. The CPU can always read BRR. The CPU can write to BRR only at the initial settings; do not have the CPU write to BRR in transmission, reception, and simultaneous data transmission and reception.

Mode			Bit Ra	ite	Err	or	
Asynchronous mode			B =	$\frac{\phi \times 10^6}{4 \times 2^{2n-1} \times (N+1)}$	(%) = { $\frac{\phi \times 10^{6}}{B \times 64 \times 2^{2n}}$	$\frac{1}{1} - \frac{1}{1} \times 100$	
Clocked	synchronous	s mode	B =	$\frac{\phi \times 10^6}{\times 2^{2n-1} \times (N+1)}$			
Smart ca	rd interface	mode	B =S	$\frac{\phi \times 10^6}{\times 2^{2n+1} \times (N+1)}$	Error	$P(\%) = \left\{ \frac{\phi}{B \times S \times 2^{2n}} \right\}$	$\frac{10^{6}}{1} -1 \times 100^{6} \times 100^{-1} \times 100^{-1}$
[Legend]	B: N:	Bit rate (bi	,	aud rate generat	tor (0 < N < 21	55)	
	φ:	Operating	-	-	$ 0 (0 \le 11 \le 2.$	55)	
	φ. n and S:			e SMR settings	shown in the f	ollowing table	
:	SMR Setting	g			SMR Set	ting	
-	CKS1	CKS0	n		BCP1	BCP0	S
(0	0	0		0	0	32
(0	1	1		0	1	64
-	1	0	2		1	0	372
	1	1	3		1	1	256

Table 14.2	Relationships between N Setting in BRR and Bit Rate B
-------------------	---

Table 14.3 shows sample N settings in BRR in normal asynchronous mode. Table 14.4 shows the maximum bit rate settable for each frequency. Table 14.6 and 14.8 show sample N settings in BRR in clocked synchronous mode and smart card interface mode, respectively. In smart card interface mode, the number of basic clock cycles S in a 1-bit data transfer time can be selected. For details, see section 14.7.4, Receive Data Sampling Timing and Reception Margin. Tables 14.5 and 14.7 show the maximum bit rates with external clock input.

	Operating Frequency ϕ (MHz)											
		8			9.83	04		10			12	2
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212	0.03
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11	0.00
38400	—			0	7	0.00	0	7	1.73	0	9	-2.34

 Table 14.3
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Operating Frequency ϕ **(MHz)**

		12.288			14			14.7456			16		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	217	0.08	2	248	-0.17	3	64	0.70	3	70	0.03	
150	2	159	0.00	2	181	0.16	2	191	0.00	2	207	0.16	
300	2	79	0.00	2	90	0.16	2	95	0.00	2	103	0.16	
600	1	159	0.00	1	181	0.16	1	191	0.00	1	207	0.16	
1200	1	79	0.00	1	90	0.16	1	95	0.00	1	103	0.16	
2400	0	159	0.00	0	181	0.16	0	191	0.00	0	207	0.16	
4800	0	79	0.00	0	90	0.16	0	95	0.00	0	103	0.16	
9600	0	39	0.00	0	45	-0.93	0	47	0.00	0	51	0.16	
19200	0	19	0.00	0	22	-0.93	0	23	0.00	0	25	0.16	
31250	0	11	2.40	0	13	0.00	0	14	-1.70	0	15	0.00	
38400	0	9	0.00		—		0	11	0.00	0	12	0.16	

RENESAS

[Legend]

—: Can be set, but there will be a degree of error.

Note: Make the settings so that the error does not exceed 1%.

Table 14.3	Examples of BRR Setting	s for Various Bit Rates	(Asynchronous Mode) (2)
-------------------	-------------------------	-------------------------	-------------------------

	Operating Frequency f (MHz)														
		17.2032				18 19.6608				20			25		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	75	0.48	3	79	-0.12	3	86	0.31	3	88	-0.25	3	110	-0.02
150	2	223	0.00	2	233	0.16	2	255	0.00	3	64	0.16	3	80	0.47
300	2	111	0.00	2	116	0.16	2	127	0.00	2	129	0.16	2	162	-0.15
600	1	223	0.00	1	233	0.16	1	255	0.00	2	64	0.16	2	80	0.47
1200	1	111	0.00	1	116	0.16	1	127	0.00	1	129	0.16	1	162	-0.15
2400	0	223	0.00	0	233	0.16	0	255	0.00	1	64	0.16	1	80	0.47
4800	0	111	0.00	0	116	0.16	0	127	0.00	0	129	0.16	0	162	-0.15
9600	0	55	0.00	0	58	-0.69	0	63	0.00	0	64	0.16	0	80	0.47
19200	0	27	0.00	0	28	1.02	0	31	0.00	0	32	-1.36	0	40	-0.76
31250	0	16	1.20	0	17	0.00	0	19	-1.70	0	19	0.00	0	24	0.00
38400	0	16	0.00	0	14	-2.34	0	15	0.00	0	15	1.73	0	19	1.73

Operating Frequency f (MHz)

Note: Make the settings so that the error does not exceed 1%.

Table 14.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	Ν
8	250000	0	0	14.7456	460800	0	0
9.8304	307200	0	0	16	500000	0	0
10	312500	0	0	17.2032	537600	0	0
12	375000	0	0	18	562500	0	0
12.288	384000	0	0	19.6608	614400	0	0
14	437500	0	0	20	625000	0	0
				25	781250	0	0

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
8	2.0000	125000	14.7456	3.6864	230400
9.8304	2.4576	153600	16	4.0000	250000
10	2.5000	156250	17.2032	4.3008	268800
12	3.0000	187500	18	4.5000	281250
12.288	3.0720	192000	19.6608	4.9152	307200
14	3.5000	218750	20	5.0000	312500
			25	6.2500	390625

Table 14.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)



				Оре	rating I	requency	/ φ (MHz	:)			
Bit Rate		8		10		16		20		25	
(bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	
110											
250	3	124	—	_	3	249					
500	2	249	_	_	3	124			3	194	
1k	2	124	_	_	2	249			3	97	
2.5k	1	199	1	249	2	99	2	124	2	155	
5k	1	99	1	124	1	199	1	249	2	77	
10k	0	199	0	249	1	99	1	124	1	155	
25k	0	79	0	99	0	159	0	199	1	62	
50k	0	39	0	49	0	79	0	99	0	124	
100k	0	19	0	24	0	39	0	49	0	62	
250k	0	7	0	9	0	15	0	19	0	24	
500k	0	3	0	4	0	7	0	9	0	12	
1M	0	1			0	3	0	4	0	5	
2.5M			0	0*			0	1			
5M							0	0*	0	0*	

Table 14.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

[Legend]

Blank: Setting prohibited.

— : Can be set, but there will be a degree of error.

*: Continuous transfer or reception is not possible.

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
8	1.3333	1333333.3	16	2.6667	2666666.7
10	1.6667	1666666.7	18	3.0000	300000.0
12	2.0000	2000000.0	20	3.3333	3333333.3
14	2.3333	2333333.3	25	4.1667	4166666.7

Table 14.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

 Table 14.8
 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S= 372)

					Оре	erating Fr	equei	ηςλ φ	(MHz)			
		10.00			13.00			14.2848				6.00
Bit Rate (bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%) n	Ν	Error (%)
9600	0	1	30	0	1	-8.99	0	1	0.00	0	1	12.01

		Operating Frequency (MHz)												
Bit Rate			18.00		20	0.00	25.00							
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%	.) n	Ν	Error (%)					
9600	0	2	-15.99	0	2	-6.65	0	3	-12.49					

 Table 14.9
 Maximum Bit Rate for Each Frequency (Smart Card Interface Mode, S = 372)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	N
10.00	13441	0	0	16.00	21505	0	0
13.00	17473	0	0	18.00	24194	0	0
14.2848	19200	0	0	20.00	26882	0	0
				25.00	33602	0	0

14.4 Operation in Asynchronous Mode

Figure 14.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer and reception.




Figure 14.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)



14.4.1 Data Transfer Format

Table 14.11 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, see section 14.5, Multiprocessor Communication Function.

	SMF	R Settings		Serial Transmit/Receive Format and Frame Length								
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12								
0	0	0	0	S 8-bit data STOP								
0	0	0	1	S 8-bit data STOP STOP								
0	1	0	0	S 8-bit data P STOP								
0	1	0	1	S 8-bit data P STOPSTOP								
1	0	0	0	S 7-bit data STOP								
1	0	0	1	S 7-bit data STOP STOP								
1	1	0	0	S 7-bit data P STOP								
1	1	0	1	S 7-bit data P STOP STOP								
0	_	1	0	S 8-bit data MPB STOP								
0	_	1	1	S 8-bit data MPB STOP STOP								
1	_	1	0	S 7-bit data MPB STOP								
1	_	1	1	S 7-bit data MPB STOP STOP								

RENESAS

[Legend]

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

14.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Since receive data is latched internally at the rising edge of the 8th pulse of the basic clock, data is latched at the middle of each bit, as shown in figure 14.3. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} (1 + F) - (L - 0.5) F \} \times 100$$
 [%] … Formula (1)

- M: Reception margin (%)
- N: Ratio of bit rate to clock (N = 16)
- D: Clock duty (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




Figure 14.3 Receive Data Sampling Timing in Asynchronous Mode

14.4.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's transfer clock, according to the setting of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.4.




Figure 14.4 Relation between Output Clock and Transmit Data Phase (Asynchronous Mode)



14.4.4 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as shown in figure 14.5. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags in SSR, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.





Figure 14.5 Sample SCI Initialization Flowchart

14.4.5 Serial Data Transmission (Asynchronous Mode)

Figure 14.6 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.






Figure 14.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 14.7 Sample Serial Transmission Flowchart

14.4.6 Serial Data Reception (Asynchronous Mode)

Figure 14.8 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag in SSR is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.





Figure 14.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

Table 14.11 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.9 shows a sample flowchart for serial data reception.

SSR Status Flag						
RDRF*	ORER	FER	PER	Receive Data	Receive Error Type	
1	1	0	0	Lost	Overrun error	
0	0	1	0	Transferred to RDR	Framing error	
0	0	0	1	Transferred to RDR	Parity error	
1	1	1	0	Lost	Overrun error + framing error	
1	1	0	1	Lost	Overrun error + parity error	
0	0	1	1	Transferred to RDR	Framing error + parity error	
1	1	1	1	Lost	Overrun error + framing error + parity error	

Note: * The RDRF flag retains the state it had before data reception.





- SCI initialization: The RxD pin is automatically designated as the receive data input pin.
- [2] [3] Receive error processing and break detection:
 If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.
- [4] SCI status check and receive data read: Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0.
- Note: Do not write to SMR, SCR, BRR, and SDCR from the start to the end of transmission except the process of [6].

[Legend]

v: Logical add (OR)

Figure 14.9 Sample Serial Reception Flowchart (1)






Figure 14.9 Sample Serial Reception Flowchart (2)

14.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 14.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the RDRF, FER, and ORER status flags in SSR to 1 are prohibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.






Figure 14.10 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)



14.5.1 Multiprocessor Serial Data Transmission

Figure 14.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.




Figure 14.11 Sample Multiprocessor Serial Transmission Flowchart

14.5.2 Multiprocessor Serial Data Reception

Figure 14.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 14.12 shows an example of SCI operation for multiprocessor format reception.




Figure 14.12 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)





Figure 14.13 Sample Multiprocessor Serial Reception Flowchart (1)

RENESAS

Section 14 Serial Communication Interface (SCI)






Figure 14.13 Sample Multiprocessor Serial Reception Flowchart (2)



14.6 Operation in Clocked Synchronous Mode

Figure 14.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.




Figure 14.14 Data Format in Synchronous Communication (LSB-First)

14.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of the CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronization clock is output from the SCK pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.



14.6.2 SCI Initialization (Clocked Synchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 14.15. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. However, clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags in SSR, or RDR.




Figure 14.15 Sample SCI Initialization Flowchart

14.6.3 Serial Data Transmission (Clocked Synchronous Mode)

Figure 14.16 shows an example of SCI operation for transmission in clocked synchronous mode. In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI interrupt request is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified and synchronized with the input clock when use of an external clock has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 14.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.






Figure 14.16 Sample SCI Transmission Operation in Clocked Synchronous Mode




Figure 14.17 Sample Serial Transmission Flowchart

14.6.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 14.18 shows an example of SCI operation for reception in clocked synchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI performs internal initialization in synchronization with a synchronization clock input or output, starts receiving data, and stores the receive data in RSR.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.





Figure 14.18 Example of SCI Receive Operation in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.19 shows a sample flowchart for serial data reception.






Figure 14.19 Sample Serial Reception Flowchart

14.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)

Figure 14.20 shows a sample flowchart for simultaneous serial transmit and receive operations. After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI has finished transmission and the TDRE and TEND flags in SSR are set to 1, clear the TE bit in SCR to 0. Then simultaneously set the TE and RE bits to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking that the RDRF bit in SSR and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneously set the TE and RE bits to 1 with a single instruction.






Figure 14.20 Sample Flowchart of Simultaneous Serial Transmission and Reception

14.7 Smart Card Interface Description

The SCI supports the IC card (smart card) interface based on the ISO/IEC 7816-3 (Identification Card) standard as an enhanced serial communication interface function. Smart card interface mode can be selected using the appropriate register.

14.7.1 Sample Connection

Figure 14.21 shows a sample connection between the smart card and this LSI. As in the figure, since this LSI communicates with the IC card using a single transmission line, interconnect the TxD and RxD pins and pull up the data transmission line to VCC using a resistor. Setting the RE and TE bits in SCR to 1 with the IC card not connected enables closed transmission/reception allowing self diagnosis. To supply the IC card with the clock pulses generated by the SCI, input the SCK pin output to the CLK pin of the IC card. A reset signal can be supplied via the output port of this LSI.




Figure 14.21 Pin Connection for Smart Card Interface

14.7.2 Data Format (Except in Block Transfer Mode)

Figure 14.22 shows the data transfer formats in smart card interface mode.

- One frame contains 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etu (elementary time unit: time required for transferring one bit) is secured as a guard time after the end of the parity bit before the start of the next frame.
- If a parity error is detected during reception, a low error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission, the same data is automatically re-transmitted after two or more etu.






Figure 14.22 Data Formats in Normal Smart Card Interface Mode

For communication with the IC cards of the direct convention and inverse convention types, follow the procedure below.

Figure 14.23 Direct Convention (SDIR = SINV = O/E = 0)

For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB-first as the start character, as shown in figure 14.23. Therefore, data in the start character in the figure is H'3B. When using the direct convention type, write 0 to both the SDIR and SINV bits in SCMR. Write 0 to the O/E bit in SMR in order to use even parity, which is prescribed by the smart card standard.





For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB-first as the start character, as shown in figure 14.24. Therefore, data in the start character in the figure is H'3F. When using the inverse convention type, write 1 to both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SINV bit of this LSI only inverts data bits D7 to D0, write 1 to the O/E bit in SMR to invert the parity bit in both transmission and reception.

14.7.3 Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following respects.

- If a parity error is detected during reception, no error signal is output. Since the PER bit in SSR is set by error detection, clear the bit before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is secured as a guard time after the end of the parity bit before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag in SSR is set 11.5 etu after transmission start.
- Although the ERS flag in block transfer mode displays the error signal status as in normal smart card interface mode, the flag is always read as 0 because no error signal is transferred.



14.7.4 Receive Data Sampling Timing and Reception Margin

Only the internal clock generated by the internal baud rate generator can be used as a communication clock in smart card interface mode. In this mode, the SCI can operate using a basic clock with a frequency of 32, 64, 372, or 256 times the bit rate according to the BCP1 and BCP0 settings (the frequency is always 16 times the bit rate in normal asynchronous mode). At reception, the falling edge of the start bit is sampled using the internal basic clock in order to perform internal synchronization. Receive data is sampled at the 16th, 32nd, 186th and 128th rising edges of the basic clock pulses so that it can be latched at the center of each bit as shown in figure 14.25. The reception margin here is determined by the following formula.

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 [\%] \quad \dots \quad \text{Formula (1)}$$

M: Reception margin (%) N: Ratio of bit rate to clock (N = 32, 64, 372, 256) D: Clock duty (D = 0 to 1.0) L: Frame length (L = 10) F: Absolute value of clock rate deviation

Assuming values of F = 0, D = 0.5, and N = 372 in formula (1), the reception margin is determined by the formula below.




Figure 14.25 Receive Data Sampling Timing in Smart Card Interface Mode (When Clock Frequency is 372 Times the Bit Rate)

14.7.5 Initialization

Before starting transmitting and receiving data, initialize the SCI using the following procedure. Initialization is also necessary before switching from transmission to reception and vice versa.

- 1. Clear the TE and RE bits in SCR to 0.
- 2. Clear the error flags ORER, ERS, and PER in SSR to 0.
- 3. Set the GM, BLK, O/E, BCP1, BCP0, CKS1, and CKS0 bits in SMR appropriately. Also set the PE bit to 1.
- 4. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the SMIF bit is set to 1, the TxD and RxD pins are changed from port pins to SCI pins, placing the pins into high impedance state.
- 5. Set the value corresponding to the bit rate in BRR.
- 6. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPIE, and TEIE bits to 0 simultaneously. When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.
- 7. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least 1 bit interval. Setting prohibited the TE and RE bits to 1 simultaneously except for self diagnosis.

To switch from reception to transmission, first verify that reception has completed, and initialize the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Reception completion can be verified by reading the RDRF flag or PER and ORER flags. To switch from transmission to reception, first verify that transmission has completed, and initialize the SCI. At the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission completion can be verified by reading the TEND flag.

14.7.6 Serial Data Transmission (Except in Block Transfer Mode)

Data transmission in smart card interface mode (except in block transfer mode) is different from that in normal serial communication interface mode in that an error signal is sampled and data is re-transmitted. Figure 14.26 shows the data re-transfer operation during transmission.

- 1. If an error signal from the receiving end is sampled after one frame of data has been transmitted, the ERS bit in SSR is set to 1. Here, an ERI interrupt request is generated if the RIE bit in SCR is set to 1. Clear the ERS bit to 0 before the next parity bit is sampled.
- 2. For the frame in which an error signal is received, the TEND bit in SSR is not set to 1. Data is re-transferred from TDR to TSR allowing automatic data retransmission.

3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to 1. In this case, one frame of data is determined to have been transmitted including re-transfer, and the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE bit in SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 14.28 shows a sample flowchart for transmission. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus generating a TXI interrupt request when TIE in SCR is set. If an error occurs, the SCI automatically re-transmits the same data. During re-transmission, TEND remains 0. Therefore, the SCI automatically transmit the specified number of bytes, including re-transmission in the case of error. However, the ERS flag is not automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to 1 to enable an ERI interrupt request to be generated at error occurrence.




Figure 14.26 Data Re-transfer Operation in SCI Transmission Mode



Note that the TEND flag is set in different timings depending on the GM bit setting in SMR, which is shown in figure 14.27.




Figure 14.27 TEND Flag Set Timings during Transmission






Figure 14.28 Sample Transmission Flowchart

14.7.7 Serial Data Reception (Except in Block Transfer Mode)

Data reception in smart card interface mode is identical to that in normal serial communication interface mode. Figure 14.29 shows the data re-transfer operation during reception.

- 1. If a parity error is detected in receive data, the PER bit in SSR is set to 1. Here, an ERI interrupt request is generated if the RIE bit in SCR is set to 1. Clear the PER bit to 0 before the next parity bit is sampled.
- 2. For the frame in which a parity error is detected, the RDRF bit in SSR is not set to 1.
- 3. If no parity error is detected, the PER bit in SSR is not set to 1. In this case, data is determined to have been received successfully, and the RDRF bit in SSR is set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set.

Figure 14.30 shows a sample flowchart for reception. In reception, setting the RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to 1. If an error occurs during reception, i.e., either the ORER or PER flag is set to 1, a transmit/receive error interrupt (ERI) request is generated and the error flag must be cleared. Even if a parity error occurs and PER is set to 1 in reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 14.4, Operation in Asynchronous Mode.




Figure 14.29 Data Re-transfer Operation in SCI Reception Mode




Figure 14.30 Sample Reception Flowchart



14.7.8 Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in SMR is set to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 14.31 shows an example of clock output fixing timing when the CKE0 bit is controlled with GM = 1 and CKE1 = 0.




Figure 14.31 Clock Output Fixing Timing

At power-on and transitions to/from software standby mode, use the following procedure to secure the appropriate clock duty ratio.

(1) At Power-On

To secure the appropriate clock duty ratio simultaneously with power-on, use the following procedure.

- 1. Initially, port input is enabled in the high-impedance state. To fix the potential level, use a pull-up or pull-down resistor.
- 2. Fix the SCK pin to the specified output using the CKE1 bit in SCR.
- 3. Set SMR and SCMR to enable smart card interface mode.
- 4. Set the CKE0 bit in SCR to 1 to start clock output.



(2) At Transition from Smart Card Interface Mode to Software Standby Mode

- 1. Set the port data register (DR) and data direction register (DDR) corresponding to the SCK pins to the values for the output fixed state in software standby mode.
- 2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultaneously, set the CKE1 bit to the value for the output fixed state in software standby mode.
- 3. Write 0 to the CKE0 bit in SCR to stop the clock.
- 4. Wait for one cycle of the serial clock. In the mean time, the clock output is fixed to the specified level with the duty ratio retained.
- 5. Make the transition to software standby mode.

(3) At Transition from Software Standby Mode to Smart Card Interface Mode

- 1. Cancel software standby mode.
- 2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty ratio is then generated.




Figure 14.32 Clock Stop and Restart Procedure



14.8 Interrupt Sources

14.8.1 Interrupts in Normal Serial Communication Interface Mode

Table 14.12 shows the interrupt sources in normal serial communication interface mode. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.


When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority for acceptance. However, note that if the TDRE and TEND flags are cleared simultaneously by the TXI interrupt routine, the SCI cannot branch to the TEI interrupt routine later.

Channel	Name	Interrupt Source	Interrupt Flag	Priority
1	ERI1	Receive error	ORER, FER, PER	High
	RXI1	Receive data full RDRF		↑
	TXI1	Transmit data empty TDRE		
	TEI1	Transmit end	TEND	Low

Table 14.12 SCI Interrupt Sources



14.8.2 Interrupts in Smart Card Interface Mode

Table 14.13 shows the interrupt sources in smart card interface mode. A TEI interrupt request cannot be used in this mode.

Table 14.13 SCI Interrupt Source
--

Channel	Name	Interrupt Source	Interrupt Flag	Priority
1	ERI1	Receive error, error signal detection	ORER, PER, ERS	High ∱
	RXI1	Receive data full	RDRF	-
	TXI1	Transmit data empty	TEND	Low

In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus generating a TXI interrupt request. If an error occurs, the SCI automatically re-transmits the same data. During re-transmission, the TEND flag remains 0. Therefore, the SCI automatically transmits the specified number of bytes, including re-transmission in the case of error. However, the ERS flag in SSR, which is set at error occurrence, is not automatically cleared; the ERS flag must be cleared by previously setting the RIE bit in SCR to 1 to enable an ERI interrupt request to be generated at error occurrence.

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If an error occurs, the RDRF flag is not set but the error flag is set. Therefore, an ERI interrupt request is issued to the CPU instead; the error flag must be cleared.



14.9 Usage Notes

14.9.1 Module Stop Mode Setting

SCI operation can be disabled or enabled using the module stop control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module stop mode. For details, see section 24, Power-Down Modes.

14.9.2 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag in SSR is set, and the PER flag may also be set. Note that, since the SCI continues the receive operation even after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

14.9.3 Mark State and Break Sending

When the TE bit in SCR is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by DR and DDR of the port. This can be used to set the TxD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both DDR and DR to 1. Since the TE bit is cleared to 0 at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0. When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

14.9.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is SSR is set to 1, even if the TDRE flag in SSR is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE bit in SCR is cleared to 0.

14.9.5 Relation between Writing to TDR and TDRE Flag

Data can be written to TDR irrespective of the TDRE flag status in SSR. However, if the new data is written to TDR when the TDRE flag is 0, that is, when the previous data has not been transferred to TSR yet, the previous data in TDR is lost. Be sure to write transmit data to TDR after verifying that the TDRE flag is set to 1.

14.9.6 SCI Operations during Mode Transitions

(1) Transmission

Before making the transition to module stop or software standby, stop all transmit operations (TE = TIE = TEIE = 0). TSR, TDR, and SSR are reset. The states of the output pins during each mode depend on the port settings, and the pins output a high-level signal after mode is cancelled and then the TE is set to 1 again. If the transition is made during data transmission, the data being transmitted will be undefined.

To transmit data in the same transmission mode after mode cancellation, set TE to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission. To transmit data in a different transmission mode, initialize the SCI first.

Figure 14.33 shows a sample flowchart for mode transition during transmission. Figures 14.34 and 14.35 show the pin states during transmission.




Figure 14.33 Sample Flowchart for Mode Transition during Transmission




Figure 14.34 Pin States during Transmission in Asynchronous Mode (Internal Clock)




Figure 14.35 Pin States during Transmission in Clocked Synchronous Mode (Internal Clock)



(2) Reception

Before making the transition to module stop, software standby or watch mode, stop reception (RE = 0). RSR, RDR, and SSR are reset. If transition is made during data reception, the data being received will be invalid.

To receive data in the same reception mode after mode cancellation, set RE to 1, and then start reception. To receive data in a different reception mode, initialize the SCI first.

Figure 14.36 shows a sample flowchart for mode transition during reception.




Figure 14.36 Sample Flowchart for Mode Transition during Reception

14.9.7 Notes on Switching from SCK Pins to Port Pins

When SCK pins are switched to port pins after transmission has completed, pins are enabled for port output after outputting a low pulse of half a cycle as shown in figure 14.37.




Figure 14.37 Switching from SCK Pins to Port Pins

To prevent the low pulse output that is generated when switching the SCK pins to the port pins, specify the SCK pins for input (pull up the SCK/port pins externally), and follow the procedure below with DDR = 1, DR = 1, $C/\overline{A} = 1$, CKE1 = 0, CKE0 = 0, and TE = 1.

- 1. End serial data transmission
- 2. TE bit = 0
- 3. CKE1 bit = 1
- 4. C/A bit = 0 (switch to port output)
- 5. CKE1 bit = 0




Figure 14.38 Prevention of Low Pulse Output at Switching from SCK Pins to Port Pins

14.9.8 Note on Writing to Registers in Transmission, Reception, and Simultaneous Transmission and Reception

After 1 is set to the TE and RE bits in SCR to start transmission, reception, and simultaneous transmission and reception, do not write to SMR, SCR, BRR, and SDCR. Also, do not overwrite the same value as the register value. However, this does not apply when a register is written to clear the TE and RE bits in SCR to 0 after transmission, reception, or simultaneous transmission and reception is completed. Reading is always allowed.



Section 15 Serial Communication Interface with FIFO (SCIF)

This LSI has single-channel serial communication interface with FIFO buffers (SCIF) that supports asynchronous serial communication.

The SCIF enables asynchronous serial communication with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART). The SCIF also has independent 16-stage FIFO buffers for transmission and reception to provide efficient high-speed continuous communication.

In addition, the SCIF can be connected to the LPC interface for direct control from the LPC host.

15.1 Features

• Full-duplex communication:

The transmitter and receiver are independent, enabling transmission and reception to be executed simultaneously. Both the transmitter and receiver use 16-stage FIFO buffering, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- Modem control function
- Data length: Selectable from 5, 6, 7, and 8 bits
- Parity: Selectable from even parity, odd parity, and no parity
- Stop bit length: Selectable from 1, 1.5, and 2 bits
- Receive error detection: Parity, overrun, and framing errors
- Break detection






Figure 15.1 shows a block diagram of the SCIF.

Figure 15.1 Block Diagram of SCIF

15.2 Input/Output Pins

Table 15.1 lists the SCIF input/output pins.

Table 15.1 Pin Configuration

Pin Name	Port	Input/Output	Function
FTxD	P50	Output	Transmit data output
FRxD	P51	Input	Receive data input
RI	PB2	Input	Ring indicator input
DCD	PB3	Input	Data carrier detect input
DSR	PB4	Input	Data set ready input
DTR	PB5	Output	Data terminal ready output
CTS	PB6	Input	Transmission permission input
RTS	PB7	Output	Transmission request output



15.3 Register Descriptions

The SCIF has the following registers. The register configuration of the SCIF is shown below. Access to the registers is switched by the SCIFE bit in HICR5 and bit 3 in MSTPCRB. For details, see table 15.3. For the SCIF address registers H and L (SCIFADRH, SCIFADRL) and serial IRQ control register 4 (SIRQCR4), see section 19, LPC Interface (LPC).

Devictor		DAM			Data Bus
Register Name	Abbreviation	R/W	Initial Value	Address	Width
Host interface control register 5	HICR5	R/W	H'00	H'FFFE33	8
Module stop control register B	MSTPCRB	R/W	H'00	H'FFFE7F	8
Receive buffer register	FRBR	R	H'00	H'FFFC20	8
Transmitter holding register	FTHR	W	_	_	
Divisor latch L	FDLL	R/W	H'00	_	
Interrupt enable register	FIER	R/W	H'00	H'FFFC21	8
Divisor latch H	FDLH	R/W	H'00	-	
Interrupt identification register	FIIR	R	H'01	H'FFFC22	8
FIFO control register	FFCR	W	H'00	_	
Line control register	FLCR	R/W	H'00	H'FFFC23	8
Modem control register	FMCR	R/W	H'00	H'FFFC24	8
Line status register	FLSR	R	H'60	H'FFFC25	8
Modem status register	FMSR	R	_	H'FFFC26	8
Scratch pad register	FSCR	R/W	H'00	H'FFFC27	8
SCIF control register	SCIFCR	R/W	H'00	H'FFFC28	8
SCIF address register H	SCIFADRH	R/W	H'03	H'FFFDC4	8
SCIF address register L	SCIFADRL	R/W	H'F8	H'FFFDC5	8
Serial IRQ control register 4	SIRQCR4	R/W	H'00	H'FFFE3B	8

Table 15.2 Register Configuration

SCIFE Bit in HICR5		0		1
Bit 3 in MSTPCRB	0	1	0	1
SCIFCR	H8S CPU access* ²	Access disabled	H8S CPU access* ²	Access disabled
Other than SCIFCR	H8S CPU access* ²	Access disabled	LPC access*1	LPC access*1

Table 15.3 Register Access

Notes: 1. When LPC access is set, writing from the H8S CPU is disabled. The read value is H'FF. 2. When H8S CPU access is set, writing from the LPC is disabled. The read value is H'00.

15.3.1 Receive Shift Register (FRSR)

FRSR is a register that receives data and converts serial data input from the FRxD pin to parallel data. It stores the data in the order received from the LSB (bit 0). When one frame of serial data has been received, the data is transferred to FRBR.

FRSR cannot be read from the CPU/LPC interface.

15.3.2 Receive Buffer Register (FRBR)

FRBR is an 8-bit read-only register that stores received serial data. It can read data correctly when the DR bit in FLSR is set.

When the FIFO is disabled, the data in FRBR must be read before the next data is received. If new data is received before the remaining data is read, the data is overwritten, resulting in an overrun error.

When this register is read with the FIFO enabled, the first buffer of the receive FIFO is read. When the receive FIFO becomes full, the subsequent receive data is lost, resulting in an overrun error.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to	All 0	R	Stores received serial data.
	bit 0			The data is 16 bytes when the FIFO is enabled.

15.3.3 Transmitter Shift Register (FTSR)

FTSR is a register that converts parallel data from the FTxD pin to serial data and then transmits the serial data. When one frame transmission of serial data is completed, the next data is transferred from FTHR. The serial data is transmitted from the LSB (bit 0).

FTSR cannot be written from the H8S CPU/LPC interface.

15.3.4 Transmitter Holding Register (FTHR)

FTHR is an 8-bit write-only register that stores serial transmit data. It is accessible when the DLAB bit in FLCR is 0. Write transmit data while the THRE bit in FLCR is set to 1.

Data can be written to FTHR when the THRE bit is set with the FIFO disabled. If data is written to FTHR when the THRE bit is not set, the data is overwritten.

While the THRE bit is set with the FIFO enabled, up to 16 bytes of data can be written. If data is written with the FIFO full, the written data is lost.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to		W	Stores serial data to be transmitted.
bit 0	bit 0			The data is 16 bytes when the FIFO is enabled.

15.3.5 Divisor Latch H, L (FDLH, FDLL)

The FDLH and FDLL are registers used to set the baud rate. They are accessible when the DLAB bit in FLCR is 1. Frequency division ranging from 1 to $(2^{16} - 1)$ can be set with these registers. The frequency divider circuit stops when both of FDLH and FDLL are 0 (initial value).

• FDLH

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R/W	Upper 8 bits of divisor latch

• FDLL

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R/W	Lower 8 bits of divisor latch

Baud rate = (Clock frequency input to baud rate generator) / $(16 \times \text{divisor value})$

15.3.6 Interrupt Enable Register (FIER)

FIER is a register that enables or disables interrupts. It is accessible when the DLAB bit in FLCR is 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 0	R	Reserved
				This bit is always read as 0 and cannot be modified.
3	EDSSI	0	R/W	Modem Status Interrupt Enable
				0: Modem status interrupt disabled
				1: Modem status interrupt enabled
2	ELSI	0	R/W	Receive Line Status Interrupt Enable
				0: Receive line status interrupt disabled
				1: Receive line status interrupt enabled
1	ETBEI	0	R/W	FTHR Empty Interrupt Enable
				0: FTHR empty interrupt disabled
				1: FTHR empty interrupt enabled
0	ERBFI	0	R/W	Receive Data Ready Interrupt Enable
				A character timeout interrupt is included when the FIFO is enabled.
				0: Receive data ready interrupt disabled
				1: Receive data ready interrupt enabled



15.3.7 Interrupt Identification Register (FIIR)

FIIR consists of bits that identify interrupt sources. For details, see table 15.4.

Bit	Bit Name	Initial Value	R/W	Description
7	FIFOE1	0	R	FIFO Enable 1, 0
6	FIFOE0	0	R	These bits indicate the transmit/receive FIFO setting.
				00: Transmit/receive FIFOs disabled
				11: Transmit/receive FIFOs enabled
5, 4		All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	INTID2	0	R	Interrupt ID2, ID1, ID0
2	INTID1	0	R	These bits Indicate the interrupt of the highest
1	INTID0	0	R	priority among the pending interrupts.
				000: Modem status
				001: FTHR empty
				010: Receive data ready
				011: Receive line status
				110: Character timeout (when the FIFO is enabled)
0	INTPEND	1	R	Interrupt Pending
				Indicates whether one or more interrupts are pending.
				0: Interrupt pending
				1: No interrupt pending

		FIIR	ł		Setting/Clearing of Interrupt				
	INTI	כ	_				Clearing of		
2	1	0	INTPEND	Priority	Type of Interrupt	Interrupt Source	Interrupt		
0	0	0	1		No interrupt	None	_		
0	1	1	0	1 (high)	Receive line status	Overrun error, parity error, framing error, break interrupt	FLSR read		
0	1	0	0	2	Receive data ready	Receive data remaining,	FRBR read or receive FIFO is		
						FIFO trigger level	below trigger level.		
1	1	0	0	2	Character timeout (with FIFO enabled)	No data is input to or output from the receive FIFO for the 4-character time period while one or more characters remain in the receive FIFO.	FRBR read		
0	0	1	0	3	FTHR empty	FTHR empty	FIIR read or FTHR write		
0	0	0	0	4 (low)	Modem status	CTS, DSR, RI, DCD	FMSR read		

Table 15.4 Interrupt Control Function



15.3.8 FIFO Control Register (FFCR)

FFCR is a write-only register that controls transmit/receive FIFOs.

Bit	Bit Name	Initial Value	R/W	Description
7	RCVRTRIG1	0	W	Receive FIFO Interrupt Trigger Level 1, 0
6	RCVRTRIG0	0	W	These bits set the trigger level of the receive FIFO interrupt.
				00: 1 byte
				01: 4 bytes
				10: 8 bytes
				11: 14 bytes
5, 4	-	_		Reserved
				These bits cannot be modified.
3	DMAMODE	0		DMA Mode
				This bit is not supported and cannot be modified.
2	XMITFRST	0	W	Transmit FIFO Reset
				The transmit FIFO data is cleared when 1 is written. However, FTSR data is not cleared. This bit is automatically cleared.
1	RCVRFRST	0	W	Receive FIFO Reset
				The receive FIFO data is cleared when 1 is written. However, FRSR data is not cleared.
				This bit is automatically cleared.
0	FIFOE	0	W	FIFO Enable
				0: Transmit/receive FIFOs disabled
				All bytes of these FIFOs are cleared.
				1: Transmit/receive FIFOs enabled

15.3.9 Line Control Register (FLCR)

FLCR sets formats of the transmit/receive data.

Bit	Bit Name	Initial Value	R/W	Description
7	DLAB	0	R/W	Divisor Latch Address
				FDLL and FDLH are placed at the same addresses as the FRBR/FTHR and FIER addresses. This bit selects which register is to be accessed.
				0: FRBR/FTHR and FIER access enabled
				1: FDLL and FDLH access enabled
6	BREAK	0	R/W	Break Control
				Generates a break by driving the serial output signal FTxD low.
				The break state is released by clearing this bit.
				0: Break released
				1: Break generated
5 STICK	0	R	Stick Parity	
	PARITY			These bits are not supported in this LSI.
				These bits are always read as 0 and cannot be modified.
4	EPS	0	R/W	Parity Select
				Selects even or odd parity when the PEN bit is 1.
				0: Odd parity
				1: Even parity
3	PEN	0	R/W	Parity Enable
				Selects whether to add a parity bit for data transmission and whether to perform a parity check for data reception.
				0: No parity bit added/parity check disabled
				1: Parity bit added/parity check enabled

Bit	Bit Name	Initial Value	R/W	Description
2	STOP	0	R/W	Stop Bit
				Specifies the stop bit length for data transmission. For data reception, only the first stop bit is checked regardless of the setting.
				0: 1 stop bit
				1: 1.5 stop bits (data length: 5 bits) or 2 stop bits (data length: 6 to 8 bits)
1	CLS1	0	R/W	Character Length Select 1, 0
0	CLS0	0	R/W	These bits specify transmit/receive character data length.
				00: Data length is 5 bits
				01: Data length is 6 bits
				10: Data length is 7 bits
				11: Data length is 8 bits

15.3.10 Modem Control Register (FMCR)

FMCR controls output signals.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 1 and cannot be modified.
4	LOOP	0	R/W	Loopback Test
	BACK			The transmit data output is internally connected to the receive data input, and the transmit data output pin (FRxD) becomes 1. The receive data input pin is disconnected from external sources. The four modem control input pins (DSR, CTS, RI, and DCD) are disconnected from external sources, and the pins are internally connected to the four modem control output signals (DTR, RTS, OUT1, and OUT2), respectively. The transmit data is received immediately in loopback mode. Enabling/disabling of interrupts is set by the OUT2LOOP bit in SCIFCR and FIER. 0: Loopback function disabled 1: Loopback function enabled

Bit	Bit Name	Initial Value	R/W	Description
3	OUT2	0	R/W	OUT2
				Normal operation
				Enables or disables the SCIF interrupt.
				0: Interrupt disabled
				1: Interrupt enabled
				Loopback test
				Internally connected to the $\overline{\text{DCD}}$ input pin.
2	OUT1	0	R/W	OUT1
				Normal operation
				No effect on operation
				Loopback test
				Internally connected to the \overline{RI} input pin.
1	RTS	0	R/W	Request to Send
				Controls the RTS output.
				0: RTS output is high level
				1: RTS output is low level
0	DTR	0	R/W	Data Terminal Ready
				Controls the DTR output.
				0: DTR output is high level
				1: DTR output is low level



15.3.11 Line Status Register (FLSR)

FLSR is a read-only register that indicates the status information of data transmission.

Bit	Bit Name	Initial Value	R/W	Description
7	RXFIFOERR	0	R	Receive FIFO Error
				Indicates that at least one data error (parity error, framing error, or break interrupt) has occurred when the FIFO is enabled.
				0: No receive FIFO error
				[Clearing condition]
				When FRBR is read or FLSR is read while there is no remaining data that could cause an error after an FIFO clear.
				1: A receive FIFO error
				[Setting condition]
				When at least one data error (parity error, framing error, or break interrupt) has occurred in the FIFO.
6	TEMT	1	R	Transmitter Empty
				Indicates whether transmit data remains.
				When the FIFO is disabled
				0: Transmit data remains in FTHR or FTSR.
				[Clearing condition]
				Transmit data is written to FTHR.
				1: No transmit data remains in FTHR and FTSR.
				[Setting condition]
				When no transmit data remains in FTHR and FTSR.
				When the FIFO is enabled
				0: Transmit data remains in the transmit FIFO or FTSR.
				[Clearing condition]
				Transmit data is written to FTHR.
				1: No transmit data remains in the transmit FIFO and FTSR.
				[Setting condition]
				When no transmit data remains in the transmit FIFO and FTSR.

Bit	Bit Name	Initial Value	R/W	Description
5	THRE	1	R	FTHR Empty
				Indicates that FTHR is ready to accept new data for transmission.
				When the FIFO is enabled
				0: Transmit data of one or more bytes remains in the transmit FIFO.
				[Clearing condition]
				Transmit data is written to FTHR.
				1: No transmit data remains in the transmit FIFO.
				[Setting condition]
				When the transmit FIFO becomes empty
				When the FIFO is disabled
				0: Transmit data remains in FTHR.
				[Clearing condition]
				Transmit data is written to FTHR
				1: No transmit data in FTHR
				[Setting condition]
				When data transfer from FTHR to FTSR is completed
4	BI	0	R	Break Interrupt
				Indicates detection of the receive data break signal. When the FIFO is enabled, a break interrupt occurs in any receive data in the FIFO, and this bit is set when the receive data is in the first FIFO buffer. Reception of the next data starts after the input receive data becomes mark and a valid start bit is received.
				0: Break signal not detected
				[Clearing condition]
				FLSR read
				1: Break signal detected
				[Setting condition]
				When input receive data stays at space (low level) for a reception time exceeding the length of one frame

Bit	Bit Name	Initial Value	R/W	Description
3	FE	0	R	Framing Error
				Indicates that the stop bit of the receive data is invalid. When the FIFO is enabled, this error occurs in any receive data in the FIFO, and this bit is set when the receive data is in the first FIFO buffer. The UART attempts resynchronization after a framing error occurs. The UART, which assumes that the framing error is due to the next start bit, samples the start bit and treats it as a start bit.
				0: No framing error
				[Clearing condition]
				FLSR read
				1: A framing error
				[Setting condition]
				Invalid stop bit in the receive data
2	PE	0	R	Parity Error
				This bit indicates a parity error in the receive data when the PEN bit in FLCR is 1. When the FIFO is enabled, this error occurs in any receive data in the FIFO, and this bit is set when the receive data is in the first FIFO buffer.
				0: No parity error
				[Clearing condition]
				FLSR read
				If this bit is set during an overrun error, read FLSR twice.
				1: A parity error
				[Setting condition]
				Detection of parity error in receive data



Bit	Bit Name	Initial Value	R/W	Description
1	OE	0	R	Overrun Error
				Indicates occurrence of an overrun error.
				When the FIFO is disabled
				When reception of the next data has been completed without the receive data in FRBR having been read, an overrun error occurs and the previous data is lost.
				When the FIFO is enabled
				When the FIFO is full and reception of the next data has been completed, an overrun error occurs. The FIFO data is stopped, but the last received data is lost.
				0: No overrun error
				[Clearing condition]
				FLSR read
				1: An overrun error
				[Setting condition]
				Occurrence of an overrun error
0	DR	0	R	Data Ready
				Indicates that receive data is stored in FRBR or the FIFO.
				0: No receive data
				[Clearing condition]
				FRBR is read or all of the FIFO data is read.
				1: Receive data remains.
				[Setting condition]
				Reception of data



15.3.12 Modem Status Register (FMSR)

Bit	Bit Name	Initial Value	R/W	Description
7	DCD	Undefined	R	Data Carrier Detect
				Indicates the inverted state of the $\overline{\text{DCD}}$ input pin.
6	RI	Undefined	R	Ring Indicator
				Indicates the inverted state of the $\overline{\text{RI}}$ input pin.
5	DSR	Undefined	R	Data Set Ready
				Indicates the inverted state of the $\overline{\text{DSR}}$ input pin.
4	CTS	Undefined	R	Clear to Send
				Indicates the inverted state of the $\overline{\text{CTS}}$ input pin.
3	DDCD	0	R	Delta Data Carrier Indicator
				Indicates a change in the $\overline{\text{DCD}}$ input signal after the DDCD bit is read.
				0: No change in the DCD input signal after FMSR read
				[Clearing condition]
				FMSR read
				1: A change in the DCD input signal after FMSR read
				[Setting condition]
				A change in the $\overline{\text{DCD}}$ input signal
2	TERI	0	R	Trailing Edge Ring Indicator
				Indicates a rise in the $\overline{\text{RI}}$ input signal after the TERI bit is read.
				0: No change in the $\overline{\text{RI}}$ input signal after FMSR read
				[Clearing condition]
				FMSR read
				1: A rise in the $\overline{\text{RI}}$ input signal after FMSR read
				[Setting condition]
				A rise in the \overline{RI} input pin

FMSR is a read-only register that indicates the status of or a change in the modem control pins.

Bit	Bit Name	Initial Value	R/W	Description
1	DDSR	0	R	Delta Data Set Ready Indicator
				Indicates a change in the $\overline{\text{DSR}}$ input signal after the DDSR bit is read.
				0: No change in the DSR input signal after FMSR read
				[Clearing condition]
				FMSR read
				1: A change in the DSR input signal after FMSR read
				[Setting condition]
				A change in the $\overline{\text{DSR}}$ input signal
0	DCTS	0	R	Delta Clear to Send Indicator
				Indicates a change in the $\overline{\text{CTS}}$ input signal after the DCTS bit is read.
				0: No change in the CTS input signal after FMSR read
				[Clearing condition]
				FMSR read
				1: A change in the CTS input signal after FMSR read
				[Setting condition]
				A change in the $\overline{\text{CTS}}$ input signal

15.3.13 Scratch Pad Register (FSCR)

FSCR is not used for SCIF control, but is used to temporarily store program data.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R/W	Temporarily stores program data.

15.3.14 SCIF Control Register (SCIFCR)

Bit	Bit Name	Initial Value	R/W	Description
7	SCIFOE1	0	R/W	These bits enable or disable PORT output of the
6	SCIFOE0	0	R/W	SCIF.
				For details, see table 15.5.
5	—	0	R/W	Reserved
				The initial value should not be modified.
4	OUT2LOOP	0	R/W	Enables or disables interrupts during a loopback test.
				0: Interrupt enabled
				1: Interrupt disabled
3	CKSEL1	0	R/W	These bits select the clock (SCLK) to be input to
2	CKSEL0	0	R/W	the baud rate generator.
				00: LCLK divided by 18
				01: System clock divided by 11
				10: Reserved for LCLK (not selectable)
				11: Reserved for system clock (not selectable)
1	SCIFRST	0	R/W	Resets the baud rate generator, FRSR, and FTSR.
				0: Normal operation
				1: Reset
0	REGRST	0	R/W	Resets registers (except SCIFCR) accessible from the H8S CPU or LPC interface.
				0: Normal operation
				1: Reset

SCIFCR controls SCIF operations, and is accessible only from the CPU.



	r-							
Bit 3 in HICR5	0	0	0	0	1	1	1	1
Bit 7 in SCIFCR	0	0	1	1	0	0	1	1
Bit 6 in SCIFCR	0	1	0	1	0	1	0	1
PB7 and PB5 pins	PORT	PORT	SCIF	PORT	SCIF	PORT	SCIF	PORT
P50 pin	PORT	PORT	SCIF	SCIF	SCIF	SCIF	SCIF	SCIF

Table 15.5 SCIF Output Setting

Note: P51, PB2 to PB4, and PB6 are input to the SCIF even when the outputs on the PB7, PB5, and P50 pins are set to PORT.



15.4 Operation

15.4.1 Baud Rate

The SCIF includes a baud rate generator and can set the desired baud rate using registers FDLH, FDLL, and the CKSEL bit in SCIFCR. Table 15.6 shows an example of baud rate settings.

	00		01		01		01		
			Syst	System Clock		System Clock		System Clock	
CKSEL1,		LCLK(33 MHz)		(25 MHz)		(20 MHz)		(10 MHz)	
CKSEL0 divided by 18		divided by 11		divided by 11		divided by 11			
Baud	FDLH, FDLL		FDLH, FDLL		FDLH, FDLL		FDLH, FDLL		
rate	(Hex)	Error (%)	(Hex)	Error (%)	(Hex)	Error (%)	(Hex)	Error (%)	
50	08F4	0.01 %	0B19	0.00 %	08E1	0.01 %	0470	0.03 %	
75	05F8	0.01 %	0766	0.00 %	05EB	0.01 %	02F6	0.06 %	
110	0412	0.03 %	050B	0.02 %	0409	0.01 %	0205	0.09 %	
300	017E	0.01 %	01D9	0.10 %	017B	0.06 %	00BD	0.21 %	
600	00BF	0.01 %	00ED	0.11 %	00BD	0.21 %	005F	0.32 %	
1200	005F	0.51 %	0076	0.31 %	005F	0.32 %	002F	0.74 %	
1800	0040	0.54 %	004F	0.11 %	003F	0.21 %	0020	1.36 %	
2400	0030	0.54 %	003B	0.31 %	002F	0.74 %	0018	1.36 %	
4800	0018	0.54 %	001E	1.36 %	0018	1.36 %	000C	1.36 %	
9600	000C	0.54 %	000F	1.36 %	000C	1.36 %	0006	1.36 %	
14400	0008	0.54 %	000A	1.36 %	0008	1.36 %	0004	1.36 %	
19200	0006	0.54 %			0006	1.36 %	0003	1.36 %	
38400	0003	0.54 %		_	0003	1.36 %			
57600	0002	0.54 %	—	—	0002	1.36 %	0001	1.36 %	
115200	0001	0.54 %			0001	1.36 %			

Table 15.6	Example	of Baud	Rate	Settings
10010 1010				~~~~

15.4.2 Operation in Asynchronous Communication

Figure 15.2 illustrates the typical format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data (LSB-first: from the least significant bit), a parity bit, and a stop bit (high level). In asynchronous serial communication, the transmission line is usually held high in the mark state (high level). The SCIF monitors the transmission line, and when it detects the space state (low level), recognizes a start bit and starts serial communication. Inside the SCIF, the transmitter and receiver are independent units, enabling full-duplex communication. Both of the transmitter and receiver also have a 16-stage FIFO buffered structure so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.




Figure 15.2 Data Format in Serial Transmission/Reception (Example with 8-Bit Data, Parity and 2 Stop Bits)



15.4.3 Initialization of the SCIF

(1) Initialization of the SCIF

Use an example of the flowchart in figure 15.3 to initialize the SCIF before transmitting or receiving data.




Figure 15.3 Example of Initialization Flowchart

(2) Serial Data Transmission

Figure 15.4 shows an example of the data transmission flowchart.





Figure 15.4 Example of Data Transmission Flowchart

(3) Serial Data Reception

Figure 15.5 shows an example of the data reception flowchart.





15.4.4 Data Transmission/Reception with Flow Control

The following shows examples of data transmission/reception for flow control using CTS and RTS.

(1) Initialization

Figure 15.6 shows an example of the initialization flowchart.




Figure 15.6 Example of Initialization Flowchart

(2) Data Transmission/Reception Standby

Figure 15.7 shows an example of the data transmission/reception standby flowchart.




Figure 15.7 Example of Data Transmission/Reception Standby Flowchart



(3) Data Transmission

Figure 15.8 shows an example of the data transmission flowchart.




Figure 15.8 Example of Data Transmission Flowchart

(4) Suspension of Data Transmission

Figure 15.9 shows an example of the data transmission suspension flowchart.




Figure 15.9 Example of Data Transmission Suspension Flowchart



(5) Data Reception

Figure 15.10 shows an example of the data reception flowchart.





Figure 15.10 Example of Data Reception Flowchart



(6) Suspension of Data Reception

Figure 15.11 shows an example of the data reception suspension flowchart.







15.4.5 Data Transmission/Reception Through the LPC Interface

As shown in table 15.3, setting the SCIFE bit in HICR5 to 1 allows registers (except SCIFCR) to be accessed from the LPC interface. The initial setting of SCIFCR by the CPU and setting of the SCIFE bit in HICR5 to 1 enable the flow settings for initialization and data transmission/reception shown in figures 15.3 to 15.5 to be made from the LPC interface. Table 15.7 shows the correspondence between LPC interface I/O address and access to the SCIF registers. For details of the LPC interface settings, see section 19, LPC interface (LPC).

LPC Inter	face I/O A			SCIF		
Bits 15 to 3	Bit 2	Bit 1	Bit 0	R/W	Condition	Register
SCIFADR (bits 15 to 3)	0	0	0	R	FLCR[7] = 0	FRBR
				W	FLCR[7] = 0	FTHR
				R/W	FLCR[7] = 1	FDLL
SCIFADR (bits 15 to 3)	0	0	1	R/W	FLCR[7] = 0	FIER
				R/W	FLCR[7] = 1	FDLH
SCIFADR (bits 15 to 3)	0	1	0	R	—	FIIR
				W	—	FFCR
SCIFADR (bits 15 to 3)	0	1	1	R/W	—	FLCR
SCIFADR (bits 15 to 3)	1	0	0	R/W	_	FMCR
SCIFADR (bits 15 to 3)	1	0	1	R		FLSR
SCIFADR (bits 15 to 3)	1	1	0	R		FMSR
SCIFADR (bits 15 to 3)	1	1	1	R/W		FSCR

Table 15.7 Correspondence Between LPC Interface I/O Address and the SCIF Registers




Table 15.8 shows the range of initialization of the registers related to data transmission/reception through the LPC interface, making a classification by each mode.

Re	egister	System Reset	SCIFRST	REGRST	LPC Reset	LPC Shutdown	LPC Abort
SCIFADRH	Bits 15 to 8	Initialized	Stopped	Stopped	Stopped	Stopped	Stopped
SCIFADRL	Bits 7 to 0	Initialized	Stopped	Stopped	Stopped	Stopped	Stopped
HICR5	SCIFE	Initialized	Stopped	Stopped	Stopped	Stopped	Stopped
SIRQCR4	Bits 7 to 4, SCSIRQ3 to 0	Initialized	Stopped	Stopped	Stopped	Stopped	Stopped
SCIFCR	SCIFOE1, SCIFOE0, OUT2LOOP, CKSEL1, CKSEL0, SCIFRST, REGRST	Initialized	Stopped	Stopped	Stopped	Stopped	Stopped
FRBR	Bits 7 to 0	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FTHR	Bits 7 to 0	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FDLL	Bits 7 to 0	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FDLH	Bits 7 to 0	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FIIR	FIFOE1, FIFOE0, INTID2 to INTID0, INTPEND	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FFCR	RCVRTRIG1, RCVRTRIG0, XMITFRST, RCVRFRST, FIFOE	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FLCR	DLAB, BREAK, EPS, PEN, STOP, CLS1, CLS0	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped

Table 15.8 Register States

R	egister	System Reset	SCIFRST	REGRST	LPC Reset	LPC Shutdown	LPC Abort
FMCR	LOOP BACK, OUT2, OUT1, RTS, DTR	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FLSR	RXFIFOERR, TEMT, THRE, BI, FE, PE, OE, DR	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FMSR	DDCD, TERI, DDSR, DCTS	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
FSCR	Bits 7 to 0	Initialized	Stopped	Initialized	Initialized	Stopped	Stopped
SCIF transmission sequencer (inner state)	-	Initialized	Initialized	Stopped	Initialized	Stopped	Stopped



15.5 Interrupt Sources

Table 15.9 lists the interrupt sources. A common interrupt vector is assigned to each interrupt source.

When the LPC uses the SCIF, the LPC does not request any interrupts to be sent to the H8S CPU. The SERIRQ signal of the LPC interface transmits an interrupt request to the host.

Interrupt Name	Interrupt Source	Priority
Receive line status	Overrun error, parity error, framing error, break interrupt	High
Receive data ready	Acceptance of receive data, FIFO trigger level	- ↑
Character timeout (when FIFO is enabled)	No data is input to or output from the receive FIFO for the 4- character time period while one or more characters remain in the receive FIFO.	-
FTHR empty	FTHR empty	-
Modem status	CTS, DSR, RI, DCD	Low

Table 15.9Interrupt Sources

Table 15.10 shows the interrupt source, vector address, and interrupt priority.

Table 15.10 Interrupt Source, Vector Address, and Interrupt Priority

Interrupt		Vector	Vector	
Origin of Interrupt Source	Interrupt Name	Number	Address	ICR
SCIF	SCIF (SCIF interrupt)	82	H'000148	ICRC7

15.6 Usage Note

15.6.1 Power-Down Mode When LCLK Is Selected for SCLK

To switch to watch mode or software standby mode when LCLK divided by 18 has been selected for SCLK, use the shutdown function of the LPC interface to stop LCLK.

15.6.2 FLCR Access During Serial Transmission and Reception

Set FLCR to its initial value and do not write to it during serial transmission or reception.

Section 16 I²C Bus Interface (IIC)

This LSI has a two-channel I²C bus interface. The I²C bus interface conforms to and provides a subset of the Philips I²C bus (inter-IC bus) interface functions. The register configuration that controls the I²C bus differs partly from the Philips configuration, however.

16.1 Features

- Selection of addressing format or non-addressing format
 - I²C bus format: addressing format with an acknowledge bit, for master/slave operation
 - Clocked synchronous serial format: non-addressing format without an acknowledge bit, for master operation only
- Conforms to Philips I²C bus interface (I²C bus format)
- Two ways of setting slave address (I²C bus format)
- Start and stop conditions generated automatically in master mode (I²C bus format)
- Selection of the acknowledge output level in reception (I²C bus format)
- Automatic loading of an acknowledge bit in transmission (I²C bus format)
- Wait function in master mode (I²C bus format)
 - A wait can be inserted by driving the SCL pin low after data transfer, excluding acknowledgement.
 - The wait can be cleared by clearing the interrupt flag.
- Wait function (I²C bus format)
 - A wait request can be generated by driving the SCL pin low after data transfer.
 - The wait request is cleared when the next transfer becomes possible.
- Interrupt sources
 - Data transfer end (including when a transition to transmit mode with I²C bus format occurs, when ICDR data is transferred from ICDRT to ICDRS or from ICDRS to ICDRR, or during a wait state)
 - Address match: When any slave address matches or the general call address is received in slave receive mode with I²C bus format (including address reception after loss of master arbitration)

- Arbitration lost
- Start condition detection (in master mode)
- Stop condition detection (in slave mode)
- Selection of 16 internal clocks (in master mode)

- Direct bus drive (SCL/SDA pin)
 - Ten pins—P52/SCL0, P97/SDA0, PG0/SDAA, PG 1/SCLA, PG2/SDAB, PG3/SCLB, PG4/SDAC, PG5/SCLC, PG6/SDAD, and PG7/SCLD —(normally NMOS push-pull outputs) function as NMOS open-drain outputs when the bus drive function is selected.
- Note: When using this IIC module, make sure to set bits HNDS, FNC1, and FNC0 in ICXR to 1 in the initial settings. If other settings are made, restrictions on operation that are not covered in this manual will apply.

Figure 16.1 shows a block diagram of the I^2C bus interface. Figure 16.2 shows an example of I/O pin connections to external circuits. Since I^2C bus interface I/O pins are different in structure from normal port pins, they have different specifications for permissible applied voltages. For details, see section 26, Electrical Characteristics.




Figure 16.1 Block Diagram of I²C Bus Interface




Figure 16.2 I²C Bus Interface Connections (Example: This LSI as Master)



16.2 Input/Output Pins

Table 16.1 summarizes the input/output pins used by the I²C bus interface.

One of four pins can be specified as SCL and SDA input/output pin for IIC_2. Two or more input/output pins should not be specified for one channel.

For the method of setting pins, see section 8.3.2, Port Control Register 1 (PTCNT1).

Channel	Symbol*	Input/Output	Function
0	SCL0	Input/Output	Serial clock input/output pin of IIC_0
	SDA0	Input/Output	Serial data input/output pin of IIC_0
2	SCLA	Input/Output	Serial clock input/output pin of IIC_2
	SDAA	Input/Output	Serial data input/output pin of IIC_2
	SCLB	Input/Output	Serial clock input/output pin of IIC_2
	SDAB	Input/Output	Serial data input/output pin of IIC_2
	SCLC	Input/Output	Serial clock input/output pin of IIC_2
	SDAC	Input/Output	Serial data input/output pin of IIC_2
	SCLD	Input/Output	Serial clock input/output pin of IIC_2
	SDAD	Input/Output	Serial data input/output pin of IIC_2

Table 16.1 Pin Configuration

Note: * In the text, the channel subscript is omitted, and only SCL and SDA are used.




16.3 Register Descriptions

The I²C bus interface has the following registers. Registers ICDR and SARX and registers ICMR and SAR are allocated to the same addresses. Accessible registers differ depending on the ICE bit in ICCR. When the ICE bit is cleared to 0, SAR and SARX can be accessed, and when the ICE bit is set to 1, ICMR and ICDR can be accessed. For details on the serial/timer control register, see section 3.2.3, Serial/Timer Control Register (STCR).

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel 0	I ² C bus extended control register_0	ICXR_0	R/W	H'00	H'FED4	8
	I ² C bus control register_0	ICCR_0	R/W	H'01	H'FFD8	8
	l ² C bus status register_0	ICSR_0	R/W	H'00	H'FFD9	8
	l ² C bus data register_0	ICDR_0	R/W		H'FFDE	8
	Second slave address register_0	SARX_0	R/W	H'01	H'FFDE	8
	l ² C bus mode register_0	ICMR_0	R/W	H'00	H'FFDF	8
	Slave address register_0	SAR_0	R/W	H'00	H'FFDF	8
	I ² C bus control initialization register_0	ICRES_0	R/W	H'0F	H'FEE6	8
Channel 2	l ² C bus extended control register_2	ICXR_2	R/W	H'00	H'FE8C	8
	I ² C bus control register_2	ICCR_2	R/W	H'01	H'FE88	8
	l ² C bus status register_2	ICSR_2	R/W	H'00	H'FE89	8
	l ² C bus data register_2	ICDR_2	R/W		H'FE8E	8
	Second slave address register_2	SARX_2	R/W	H'01	H'FE8E	8
	l ² C bus mode register_2	ICMR_2	R/W	H'00	H'FE8F	8
	Slave address register_2	SAR_2	R/W	H'00	H'FE8F	8
	I ² C bus control initialization register_2	ICRES_2	R/W	H'0F	H'FE8A	8

Table 16.2 Register Configuration



16.3.1 I²C Bus Data Register (ICDR)

ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. ICDR is internally divided into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). Data transfers among these three registers are performed automatically in accordance with changes in the bus state, and they affect the status of internal flags such as ICDRE and ICDRF.

In master transmit mode with the I^2C bus format, writing transmit data to ICDR should be performed after start condition detection. When the start condition is detected, previous write data is ignored. In slave transmit mode, writing should be performed after the slave addresses match and the TRS bit is automatically changed to 1.

In transmit mode (TRS = 1), transmit data can be written to ICDRT when the ICDRE flag is 1. After the transmit data has been written to ICDRT, the ICDRE flag is cleared to 0. Then, when ICDRS becomes empty on completion of the previous transmission, the data are automatically transferred from ICDRT to ICDRS and the ICDRE flag is set to 1. As long as ICDRS contains data to be transmitted or data being transmitted, data written to ICDRT are retained there.

In receive mode (TRS = 0), data is not transferred from ICDRT to ICDRS. Thus, do not write to ICDRT when in this mode.

In receive mode (TRS = 0), data received in ICDRR can be read when the ICDRF flag is 1. After the data has been read from ICDRR, the ICDRF flag is cleared to 0. Each time ICDRS contains data on completion of one round of reception, the data is automatically transferred from ICDRS to ICDRR and the ICDRF flag is set to 1. If ICDRR contains receive data that hasn't been read out, any further receive data is retained in ICDRS.

Since data are not transferred from ICDRS to ICDRR in transmit mode (TRS = 1), do not read ICDRR in transmit mode (excluding the case where final receive data is read out in the recommended operation flow of master receive mode).

If the number of bits in a frame, excluding the acknowledge bit, is less than eight, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0 in ICMR, and toward the LSB side when MLS = 1. Receive data bits should be read from the LSB side when MLS = 0, and from the MSB side when MLS = 1.

ICDR can be written to and read from only when the ICE bit is set to 1 in ICCR. The initial value of ICDR is undefined.

16.3.2 Slave Address Register (SAR)

SAR sets the slave address and selects the communication format. If the LSI is in slave mode with the I^2C bus format selected, when the FS bit is set to 0 and the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the LSI operates as the slave device specified by the master device. SAR can be accessed only when the ICE bit in ICCR is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SVA6	0	R/W	Slave Address 6 to 0
6	SVA5	0	R/W	Set a slave address.
5	SVA4	0	R/W	
4	SVA3	0	R/W	
3	SVA2	0	R/W	
2	SVA1	0	R/W	
1	SVA0	0	R/W	
0	FS	0	R/W	Format Select
				Selects the communication format together with the FSX bit in SARX. See table 16.3.
				This bit should be set to 0 when general call address recognition is performed.



16.3.3 Second Slave Address Register (SARX)

SARX sets the second slave address and selects the communication format. If the LSI is in slave mode with the I²C bus format selected, when the FSX bit is set to 0 and the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition, the LSI operates as the slave device specified by the master device. SARX can be accessed only when the ICE bit in ICCR is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SVAX6	0	R/W	Second Slave Address 6 to 0
6	SVAX5	0	R/W	Set the second slave address.
5	SVAX4	0	R/W	
4	SVAX3	0	R/W	
3	SVAX2	0	R/W	
2	SVAX1	0	R/W	
1	SVAX0	0	R/W	
0	FSX	1	R/W	Format Select X
				Selects the communication format together with the FS bit in SAR. See table 16.3.

SAR	SARX							
FS	FSX	Operating Mode						
0	0	I ² C bus format						
		SAR and SARX slave addresses recognized						
		General call address recognized						
	1	I ² C bus format						
		SAR slave address recognized						
		SARX slave address ignored						
		General call address recognized						
1	0	I ² C bus format						
		SAR slave address ignored						
		SARX slave address recognized						
		General call address ignored						
	1	Clocked synchronous serial format						
		SAR and SARX slave addresses ignored						
		General call address ignored						

Table 16.3 Communication Format

- I²C bus format: addressing format with an acknowledge bit
- Clocked synchronous serial format: non-addressing format without an acknowledge bit, for master mode only



16.3.4 I²C Bus Mode Register (ICMR)

ICMR sets the communication format and transfer rate. It can only be accessed when the ICE bit in ICCR is set to 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I^2C bus format is used.
6	WAIT	0	R/W	Wait Insertion Bit
				This bit is valid only in master mode with the I^2C bus format.
				 Data and the acknowledge bit are transferred consecutively with no wait inserted.
				1: After the fall of the clock for the final data bit (8 th clock), the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred.
				For details, see section 16.4.7, IRIC Setting Timing and SCL Control.
5	CKS2	0	R/W	Transfer Clock Select 2 to 0
4	CKS1	0	R/W	These bits are used only in master mode.
3	CKS0	0	R/W	These bits select the required transfer rate, together with the IICX2 (IIC_2) and IICX0 (IIC_0) bits in STCR. See table 16.4.

Bit	Bit Name	Initial Value	R/W	Description	
2	BC2	0	R/W	Bit Counter 2 to	0
1	BC1	0	R/W	These bits speci	fy the number of bits to be transferred
0	BC0	0	R/W	next. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC are set to a value other than 000, the setting should made while the SCL line is low.	
					s initialized to B'000 when a start cted. The value returns to B'000 at the nsfer.
				I ² C Bus Format	Clocked Synchronous Serial Mode
				000: 9 bits	000: 8 bits
				001: 2 bits	001: 1 bits
				010: 3 bits	010: 2 bits
				011: 4 bits	011: 3 bits
				100: 5 bits	100: 4 bits
				101: 6 bits	101: 5 bits
				110: 7 bits	110: 6 bits
				111: 8 bits	111: 7 bits

Table 16.4 I²C Transfer Rate

STCR		ICMR							
Bits 5, and 7	Bit 5	Bit 4	Bit 3	_			Transfer Ra	ate	
llCXn	CKS2	CKS1	CKS0	Clock	φ = 8 MHz	φ = 10 MHz	φ = 16 MHz	φ = 20 MHz	φ = 25 MHz
0	0	0	0	ф/28	286 kHz	357 kHz	571 kHz*	714 kHz*	893 kHz*
0	0	0	1	φ/40	200 kHz	250 kHz	400 kHz	500 kHz*	625 kHz*
0	0	1	0	φ/48	167 kHz	208 kHz	333 kHz	417 kHz*	521 kHz*
0	0	1	1	ф / 64	125 kHz	156 kHz	250 kHz	313 kHz	391 kHz
0	1	0	0	ф/80	100 kHz	125 kHz	200 kHz	250 kHz	313 kHz
0	1	0	1	φ /100	80.0 kHz	100 kHz	160 kHz	200 kHz	250 kHz
0	1	1	0	¢/112	71.4 kHz	89.3 kHz	143 kHz	179 kHz	223 kHz
0	1	1	1	ф/128	62.5 kHz	78.1 kHz	125 kHz	156 kHz	195 kHz
1	0	0	0	ф/56	143 kHz	179 kHz	286 kHz	357 kHz	446 kHz*
1	0	0	1	ф/80	100 kHz	125 kHz	200 kHz	250 kHz	313 kHz
1	0	1	0	ф/96	83.3 kHz	104 kHz	167 kHz	208 kHz	260 kHz
1	0	1	1	ф/128	62.5 kHz	78.1 kHz	125 kHz	156 kHz	195 kHz
1	1	0	0	ф /16 0	50.0 kHz	62.5 kHz	100 kHz	125 kHz	156 kHz
1	1	0	1	ф/200	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz	125 kHz
1	1	1	0	ф/224	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz	112 kHz
1	1	1	1	ф/256	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz	97.7 kHz

Notes: n = 0 or 2

 Correct operation cannot be guaranteed since the transfer rate is beyond the l²C bus interface specification (normal mode: maximum 100 kHz, high-speed mode: maximum 400 kHz).

16.3.5 I²C Bus Control Register (ICCR)

ICCR controls the I²C bus interface and performs interrupt flag confirmation.

Bit	Bit Name	Initial Value	R/W	Description				
7	ICE	0	R/W	I ² C Bus Interface Enable				
				0: I ² C bus interface modules are stopped and I ² C bus interface module internal state is initialized. SAR and SARX can be accessed.				
				 I²C bus interface modules can perform transfer operation, and the ports function as the SCL and SDA input/output pins. ICMR and ICDR can be accessed. 				
6	IEIC	0	R/W	I ² C Bus Interface Interrupt Enable				
				0: Disables interrupts from the I ² C bus interface to the CPU				
				1: Enables interrupts from the I ² C bus interface to the CPU.				
5	MST	0	R/W	Master/Slave Select				
4	TRS	0	R/W	Transmit/Receive Select				
				MST TRS				
				0 0: Slave receive mode				
				0 1: Slave transmit mode				
				1 0: Master receive mode				
				1 1: Master transmit mode				
				Both these bits will be cleared by hardware when they lose in a bus contention in master mode with the l^2C bus format. In slave receive mode with l^2C bus format, the R/\overline{W} bit in the first frame immediately after the start condition sets these bits in receive mode or transmit mode automatically by hardware.				
				Modification of the TRS bit during transfer is deferred until transfer is completed, and the changeover is made after completion of the transfer (at the rising edge of the 9th clock).				

Bit	Bit Name	Initial Value	R/W	Description
5	MST	0	R/W	[MST clearing conditions]
4	TRS	0	R/W	1. When 0 is written by software
				 When lost in bus contention in I²C bus format master mode
				[MST setting conditions]
				 When 1 is written by software (for MST clearing condition 1)
				 When 1 is written in MST after reading MST = 0 (for MST clearing condition 2)
				[TRS clearing conditions]
				 When 0 is written by software (except for TRS setting condition 3)
				 When 0 is written in TRS after reading TRS = 1 (for TRS setting condition 3)
				 When lost in bus contention in I²C bus format master mode
				[TRS setting conditions]
				 When 1 is written by software (except for TRS clearing condition 3)
				 When 1 is written in TRS after reading TRS = 0 (for TRS clearing condition 3)
				 When 1 is received as the R/W bit after the first frame address matching in I²C bus format slave mode
3	ACKE	0	R/W	Acknowledge Bit Decision and Selection
				0: The value of the acknowledge bit is ignored, and continuous transfer is performed. The value of the received acknowledge bit is not indicated by the ACKB bit in ICSR, which is always 0.
				1: If the received acknowledge bit is 1, continuous transfer is halted.
				Depending on the receiving device, the acknowledge bit may be significant, in indicating completion of processing of the received data, for instance, or may be fixed at 1 and have no significance.

Bit	Bit Name	Initial Value	R/W	Description
2	BBSY	0	R/W*	Bus Busy
0	SCP	1	W	Start Condition/Stop Condition Prohibit
				In master mode:
				• Writing 0 in BBSY and 0 in SCP: A stop condition is issued
				 Writing 1 in BBSY and 0 in SCP: A start condition and a restart condition are issued
				In slave mode:
				• Writing to the BBSY flag is disabled.
				[BBSY setting condition]
				 When the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued.
				[BBSY clearing condition]
				• When the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued.
				To issue a start/stop condition, use the MOV instruction.
				The I ² C bus interface must be set in master transmit mode before the issue of a start condition. Set MST to 1 and TRS to 1 before writing 1 in BBSY and 0 in SCP.
				The BBSY flag can be read to check whether the I^2C bus (SCL, SDA) is busy or free.
				The SCP bit is always read as 1. If 0 is written, the data is not stored.

Note: * The value in BBSY flag does not change even if written.



Bit	Bit Name	Initial Value	R/W	Description
1	IRIC	0	R/(W)*	I ² C Bus Interface Interrupt Request Flag
				Indicates that the I ² C bus interface has issued an interrupt request to the CPU.
				IRIC is set at different times depending on the FS bit in SAR, the FSX bit in SARX, and the WAIT bit in ICMR. See section 16.4.7, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.
				[Setting conditions]
				All operating modes:
				1. When a start condition is detected in transmit mode and the ICDRE flag is set to 1
				2. When data is transferred from ICDRT to ICDRS in transmit mode and the ICDRE flag is set to 1
				3. When data is transferred from ICDRS to ICDRR in receive mode and the ICDRF flag is set to 1
				 If 1 is received as the acknowledge bit (when the ACKE bit is 1 in transmit mode) at the completion of data transmission
				• I ² C bus format master mode:
				 When a wait is inserted between the data and acknowledge bit when the WAIT bit is 1
				2. When the AL flag is set to 1 after bus arbitration is lost while the ALIE bit is 1
				• I ² C bus format slave mode:
				 When the slave address (SVA or SVAX) matches after the reception of the first frame following the start condition and the AAS flag or AASX flag is set to 1
				2. When the general call address is detected after the reception of the first frame following the start condition and the ADZ flag is set to 1 (the FS bit in SAR is 0)
				3. When a stop condition is detected (when the STOP or ESTP flag is set to 1) while the STOPIM bit is 0

1 IRIC 0 R/(W)* Note: When the slave address does not match and the general call address is not detected (with all flags of AAS, AASX, and ADZ cleared to 0), transmission and reception do not proceed. Thus, the ICDRE and ICDRF flags will not be set. Nor will the IRIC flag. However, even in this case, if STOPIM is 0, the IRIC flag is set by condition 3 above. If detection of a stop condition is not necessary, set STOPIM to 1 to disable setting of the IRIC flag. [Clearing condition] When 0 is written in IRIC after reading IRIC = 1	Bit	Bit Name	Initial Value	R/W	Description
	1	IRIC	0	R/(W)*	general call address is not detected (with all flags of AAS, AASX, and ADZ cleared to 0), transmission and reception do not proceed. Thus, the ICDRE and ICDRF flags will not be set. Nor will the IRIC flag. However, even in this case, if STOPIM is 0, the IRIC flag is set by condition 3 above. If detection of a stop condition is not necessary, set STOPIM to 1 to disable setting of
When 0 is written in IRIC after reading IRIC = 1					[Clearing condition]
					When 0 is written in IRIC after reading IRIC = 1

Note: * Only 0 can be written to clear the flag.



When, with the I^2C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags must be checked in order to identify the source that set IRIC to 1. Although each source has a corresponding flag, caution is needed at the end of a transfer.

When the ICDRE or ICDRF flag is set, the IRTR flag may or may not be set. The IRTR flag is not set at the end of a data transfer up to detection of a retransmission start condition or stop condition after a slave address (SVA) or general call address match in I^2C bus format slave mode.

Tables 16.5 and 16.6 show the relationship between the flags and the transfer states.

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	АСКВ	ICDRF	ICDRE	State
1	1	0	0	0	0	0↓	0	0↓	0↓	0	_	0	Idle state (flag clearing required)
1	1	1↑	0	0	1↑	0	0	0	0	0	_	1↑	Start condition detected
1	—	1	0	0	—	0	0	0	0	—	—	—	Wait state
1	1	1	0	0	_	0	0	0	0	1↑	_	_	Transmission end (ACKE=1 and ACKB=1)
1	1	1	0	0	1↑	0	0	0	0	0	_	1↑	Transmission end with ICDRE=0
1	1	1	0	0	—	0	0	0	0	0	—	0↓	ICDR write with the above state
1	1	1	0	0	_	0	0	0	0	0	_	1	Transmission end with ICDRE=1
1	1	1	0	0	_	0	0	0	0	0	_	0↓	ICDR write with the above state or after start condition detected
1	1	1	0	0	1↑	0	0	0	0	0	_	1↑	Automatic data transfer from ICDRT to ICDRS with the above state

Table 16.5 Flags and Transfer States (Master Mode)

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	АСКВ	ICDRF	ICDRE	State
1	0	1	0	0	1↑	0	0	0	0	_	1↑	_	Reception end with ICDRF=0
1	0	1	0	0	_	0	0	0	0	_	0↓	_	ICDR read with the above state
1	0	1	0	0	_	0	0	0	0	_	1	_	Reception end with ICDRF=1
1	0	1	0	0	_	0	0	0	0	_	0↓	_	ICDR read with the above state
1	0	1	0	0	1↑	0	0	0	0	_	1↑	_	Automatic data transfer from ICDRS to ICDRR with the above state
0↓	0↓	1	0	0	—	0	1↑	0	0	—	—	—	Arbitration lost
1	—	0↓	0	0	—	0	0	0	0	_	_	0↓	Stop condition detected

[Legend]

0: 0-state retained

1: 1-state retained

-: Previous state retained

 $0\downarrow$: Cleared to 0

11: Set to 1



MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	АСКВ	ICDRF	ICDRE	State
0	0	0	0	0	0	0	0	0	0	0	_	0	Idle state (flag clearing required)
0	0	1↑	0	0	0	0↓	0	0	0	0	_	1↑	Start condition detected
0	1↑/0 (*1)	1	0	0	0	0	_	1↑	0	0	1↑	1	SAR match in first frame (SARX≠SAR)
0	0	1	0	0	0	0	_	1↑	1↑	0	1↑	1	General call address match in first frame (SARX≠H'00)
0	1↑/0 (*1)	1	0	0	1↑	1↑	_	0	0	0	1↑	1	SAR match in first frame (SAR≠SARX)
0	1	1	0	0	_	_	_	_	0	1↑	_	_	Transmission end (ACKE=1 and ACKB=1)
0	1	1	0	0	1↑/0 (*²)	_	_	_	0	0	_	1↑	Transmission end with ICDRE=0
0	1	1	0	0	—	_	0↓	0↓	0	0	—	0↓	ICDR write with the above state
0	1	1	0	0	_	_	_	_	1	0	_	1	Transmission end with ICDRE=1
0	1	1	0	0	_	_	0↓	0↓	0	0	—	0↓	ICDR write with the above state
0	1	1	0	0	11/0 (*²)	_	0	0	0	0	_	1↑	Automatic data transfer from ICDRT to ICDRS with the above state
0	0	1	0	0	1↑/0 (*²)	-	-	_	_	_	1↑	_	Reception end with ICDRF=0
0	0	1	0	0	—	_	0↓	0↓	0↓	_	0↓	_	ICDR read with the above state

Table 16.6 Flags and Transfer States (Slave Mode)

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	АСКВ	ICDRF	ICDRE	State
0	0	1	0	0	_	_	_	—	_	_	1	_	Reception end with ICDRF=1
0	0	1	0	0	_	_	0↓	0↓	0↓	_	0↓	_	ICDR read with the above state
0	0	1	0	0	1↑/0 (*²)		0	0	0		1↑	_	Automatic data transfer from ICDRS to ICDRR with the above state
0	—	0↓	1↑/0 (*³)	0/1↑ (*³)	—	—	_	—	_	_	_	0↓	Stop condition detected

[Legend]

- 0: 0-state retained
- 1: 1-state retained
- -: Previous state retained
- $0\downarrow$: Cleared to 0
- 11: Set to 1
- Notes: 1. Set to 1 when 1 is received as a R/\overline{W} bit following an address.
 - 2. Set to 1 when the AASX bit is set to 1.
 - 3. When ESTP=1, STOP is 0, or when STOP=1, ESTP is 0.



16.3.6 I²C Bus Status Register (ICSR)

ICSR consists of status flags. Also see tables 16.5 and 16.6.

Bit	Bit Name	Initial Value	R/W	Description
7	ESTP	0	R/(W)*	Error Stop Condition Detection Flag
				This bit is valid in I ² C bus format slave mode.
				[Setting condition]
				When a stop condition is detected during frame transfer.
				[Clearing conditions]
				• When 0 is written in ESTP after reading ESTP = 1
				 When the IRIC flag in ICCR is cleared to 0
6	STOP	0	R/(W)*	Normal Stop Condition Detection Flag
				This bit is valid in I ² C bus format slave mode.
				[Setting condition]
				When a stop condition is detected after frame transfer completion.
				[Clearing conditions]
				• When 0 is written in STOP after reading STOP = 1
				When the IRIC flag is cleared to 0
5	IRTR	0	R/(W)*	I ² C Bus Interface Continuous Transfer Interrupt Request Flag
				Indicates that the I^2C bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.
				[Setting conditions]
				I ² C bus format slave mode:
				When the ICDRE or ICDRF flag in ICDR is set to 1 when AASX = 1
				 Master mode or clocked synchronous serial format mode with I²C bus format:
				When the ICDRE or ICDRF flag is set to 1
				[Clearing conditions]
				• When 0 is written after reading IRTR = 1
				• When the IRIC flag is cleared to 0 while ICE is 1

Bit	Bit Name	Initial Value	R/W	Description
4	AASX	0	R/(W)*	-
			()	In I ² C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.
				[Setting condition]
				When the second slave address is detected in slave receive mode and $FSX = 0$ in SARX
				[Clearing conditions]
				• When 0 is written in AASX after reading AASX = 1
				When a start condition is detected
				In master mode
3	AL	0	R/(W)*	Arbitration Lost Flag
				Indicates that arbitration was lost in master mode.
				[Setting conditions]
				When ALSL=0
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				• If the internal SCL line is high at the fall of SCL in master mode
				When ALSL=1
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				• If the SDA pin is driven low by another device before the I ² C bus interface drives the SDA pin low, after the start condition instruction was executed in master transmit mode
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read
				from (receive mode)
				• When 0 is written in AL after reading AL = 1

Bit	Bit Name	Initial Value	R/W	Description
2	AAS	0	R/(W)*	Slave Address Recognition Flag
				In I ² C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.
				[Setting condition]
				When the slave address or general call address (one frame including a R/W bit is H'00) is detected in slave receive mode and FS = 0 in SAR
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read
				from (receive mode)
				 When 0 is written in AAS after reading AAS = 1
				In master mode
1	ADZ	0	R/(W)*	General Call Address Recognition Flag
				In I ² C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition is the general call address (H'00).
				[Setting condition]
				When the general call address (one frame including a R/\overline{W} bit is H'00) is detected in slave receive mode and FS = 0 or FSX = 0
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in ADZ after reading ADZ = 1
				In master mode
				If a general call address is detected while FS=1 and FSX=0, the ADZ flag is set to 1; however, the general call address is not recognized (AAS flag is not set to 1).

Bit	Bit Name	Initial Value	R/W	Description
0	ACKB	0	R/W	Acknowledge Bit
-	-	-		Stores acknowledge data.
				The bit function varies depending on transmit mode and receive mode.
				Transmit mode:
				Holds the acknowledge data returned by the receiving device.
				[Setting condition]
				When 1 is received as the acknowledge bit when ACKE = 1 in transmit mode
				[Clearing conditions]
				 When 0 is received as the acknowledge bit when ACKE = 1 in transmit mode
				When 0 is written to the ACKE bit
				Receive mode:
				Sets the acknowledge data to be returned to the transmitting device.
				0: Returns 0 as acknowledge data after data reception
				1: Returns 1 as acknowledge data after data reception
				When this bit is read, the value loaded from the bus line (returned by the receiving device) is read in transmission (when TRS = 1). In reception (when TRS = 0), the value set by internal software is read.
				When this bit is written, acknowledge data that is returned after receiving is rewritten regardless of the TRS value.
				Note: When, in transmit mode, this bit has been overwritten by a bit manipulation instruction with a value other than that of the ACKB flag in ICSR, the value of the ACKB bit as the acknowledge data setting for receive mode is overwritten by this value. Thus, always reset the acknowledge data when switching to receive mode. Write 0 to the ACKE bit to clear the ACKB flag to 0 in the following cases: in master mode—before transmission is ended and a stop condition is generated; and in slave mode—before transmission is ended and SDA is released to allow a master device to issue a stop condition.

Note: * Only 0 can be written to clear the flag.

16.3.7 I²C Bus Control Initialization Register (ICRES)

ICRES controls IIC internal latch clearance.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R/W	Reserved
				The initial value should not be changed.
4	_	0	R	Reserved
3	CLR3	1	W*	IIC Clear 3 to 0
2	CLR2	1	W*	Controls initialization of the internal state of IIC_0.
1	CLR1	1	W*	00: Setting prohibited
0	CLR0	1	W*	0100: Setting prohibited
				0101: IIC_0 internal latch cleared
				0110: Setting prohibited
				0111: IIC_0 internal latches cleared
				1: Invalid setting
				Controls initialization of the internal state of IIC_2. (ICRES_2)
				00: Setting prohibited
				0100: Setting prohibited
				0101: IIC_2 internal latch cleared
				0110: Setting prohibited
				0111: IIC_2 internal latch cleared
				1: Invalid setting
				When a write operation is performed on these bits, a clear signal is generated for the internal latch circuit of the corresponding module, and the internal state of the IIC module is initialized.
				These bits can only be written to; they are always read as 1. Write data to this bit is not retained.
				To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.
Note:	* This hit is	always read		When clearing is required again, all the bits must be written to in accordance with the setting.

Note: * This bit is always read as 1.

16.3.8 I²C Bus Extended Control Register (ICXR)

ICXR enables or disables the I^2C bus interface interrupt generation and handshake control, and indicates the status of receive/transmit operations.

Bit	Bit Name	Initial Value	R/W	Description
7	STOPIM	0	R/W	•
7	STOPIN	U	H/ VV	Stop Condition Interrupt Source Mask Enables or disables the interrupt generation when the
				stop condition is detected in slave mode.
				0: Enables IRIC flag setting and interrupt generation when the stop condition is detected (STOP = 1 or ESTP = 1) in slave mode.
				 Disables IRIC flag setting and interrupt generation when the stop condition is detected.
6	HNDS	0	R/W	Enables or disables handshake control in receive mode for the selection of reception with handshaking.
				0: Disables handshake control
				1: Enables handshake control
				Note: When the IIC module is in use, be sure to set this bit to 1.
				When the HNDS bit is cleared to 0 and a round of reception is completed with ICDRR empty (the ICDRF flag is 0), successive reception will proceed with the next round of reception. At the same time, a clock is continuously supplied over the SCL line.
				In this case, the sequence of operations should be such that unnecessary clock cycles are not output to the bus after reception of the last of the data.
				When the HNDS bit is set to 1, SCL is fixed low and clock output stops on completion of reception. SCL is released and reception of the next frame is enabled by reading the receive data from ICDR.



		Initial		
Bit	Bit Name	Value	R/W	Description
5	ICDRF	0	R	Receive Data Read Request Flag
				Indicates the ICDR (ICDRR) status in receive mode.
				0: Indicates that the data has been already read from ICDR (ICDRR) or ICDR is initialized.
				 Indicates that data has been received successfully and transferred from ICDRS to ICDRR, and the data is ready to be read out.
				[Setting conditions]
				When data is received successfully and transferred from ICDRS to ICDRR.
				(1) When data is received successfully while ICDRF = 0 (at the rise of the 9th clock pulse).
				(2) When ICDR is read successfully in receive mode after data was received while ICDRF = 1.
				[Clearing conditions]
				• When ICDR (ICDRR) is read.
				• When 0 is written to the ICE bit.
				• When the IIC is internally initialized using the CLR3 to CLR0 bits in DDCSWR.
				When ICDRF is set due to the condition (2) above, ICDRF is temporarily cleared to 0 when ICDR (ICDRR) is read; however, since data is transferred from ICDRS to ICDRR immediately, ICDRF is set to 1 again.
				Note that ICDR cannot be read successfully in transmit mode (TRS = 1) because data is not transferred from ICDRS to ICDRR. Be sure to read data from ICDR in receive mode (TRS = 0).

Bit	Bit Name	Initial Value	R/W	Description
4	ICDRE	0	R	Transmit Data Write Request Flag
				Indicates the ICDR (ICDRT) status in transmit mode.
				0: Indicates that the data has been already written to ICDR (ICDRT) or ICDR is initialized.
				1: Indicates that data has been transferred from ICDRT to ICDRS and is being transmitted, or the start condition has been detected or transmission has been complete, thus allowing the next data to be written to.
				[Setting conditions]
				• When the start condition is detected from the bus line state with I ² C bus format or serial format.
				• When data is transferred from ICDRT to ICDRS.
				 When data transmission completed while ICDRE = 0 (at the rise of the 9th clock pulse).
				 When data is written to ICDR in transmit mode after data transmission was completed while ICDRE = 1.
				[Clearing conditions]
				• When data is written to ICDR (ICDRT).
				 When the stop condition is detected with I²C bus format or serial format.
				• When 0 is written to the ICE bit.
				• When the IIC is internally initialized using the CLR3 to CLR0 bits in DDCSWR.
				Note that if the ACKE bit is set to 1 with I ² C bus format thus enabling acknowledge bit decision, ICDRE is not set when data transmission is completed while the acknowledge bit is 1.
				When ICDRE is set due to the condition (2) above, ICDRE is temporarily cleared to 0 when data is written to ICDR (ICDRT); however, since data is transferred from ICDRT to ICDRS immediately, ICDRE is set to 1 again. Do not write data to ICDR when TRS = 0 because the ICDRE flag value is invalid during the time.

D:+	Dit Nama	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
3	ALIE	0	R/W	Arbitration Lost Interrupt Enable
				Enables or disables IRIC flag setting and interrupt generation when arbitration is lost.
				0: Disables interrupt request when arbitration is lost.
				1: Enables interrupt request when arbitration is lost.
2	ALSL	0	R/W	Arbitration Lost Condition Select
				Selects the condition under which arbitration is lost.
				0: When the SDA pin state disagrees with the data that IIC bus interface outputs at the rise of SCL, or when the SCL pin is driven low by another device.
				1: When the SDA pin state disagrees with the data that IIC bus interface outputs at the rise of SCL, or when the SDA line is driven low by another device in idle state or after the start condition instruction was executed.
1	FNC1	0	R/W	Function 1, 0
0	FNC0	0	R/W	These bits cancel some restrictions on usage.
				FNC0 FNC1
				0 0: Restrictions on operation canceled
				0 1: Setting prohibited
				1 0: Setting prohibited
				1 1: Restrictions on operation remaining in effect
				Note: When the IIC module is used, make sure to set both of the bits to 1.

16.4 Operation

The I^2C bus interface has an I^2C bus format and a serial format.

16.4.1 I²C Bus Data Format

The I^2C bus format is an addressing format with an acknowledge bit. This is shown in figure 16.3. The first frame following a start condition always consists of 9 bits.

The serial format is a non-addressing format with no acknowledge bit. This is shown in figure 16.4. Figure 16.5 shows the I^2C bus timing.

The symbols used in figures 16.3 to 16.5 are explained in table 16.7.




Figure 16.3 I²C Bus Data Format (I²C Bus Format)




Figure 16.4 I²C Bus Data Format (Serial Format)




Figure 16.5 I²C Bus Timing

Table 16.7 I²C Bus Data Format Symbols

Legend

U	
S	Start condition. The master device drives SDA from high to low while SCL is high
SLA	Slave address. The master device selects the slave device.
R/W	Indicates the direction of data transfer: from the slave device to the master device when R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0
A	Acknowledge. The receiving device drives SDA low to acknowledge a transfer. (The slave device returns acknowledge in master transmit mode, and the master device returns acknowledge in master receive mode.)
DATA	Transferred data. The bit length of transferred data is set with the BC2 to BC0 bits in ICMR. The MSB first or LSB first is switched with the MLS bit in ICMR.
Р	Stop condition. The master device drives SDA from low to high while SCL is high

16.4.2 Initialization

Initialize the IIC by the procedure shown in figure 16.6 before starting transmission/reception of data.




Figure 16.6 Sample Flowchart for IIC Initialization

Note: Be sure to modify the ICMR register after transmit/receive operation has been completed. If the ICMR register is modified during transmit/receive operation, bit counter BC2 to BC0 will be modified erroneously, thus causing incorrect operation.

16.4.3 Master Transmit Operation

In I^2C bus format master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

RENESAS

Figure 16.7 shows the sample flowchart for the operations in master transmit mode.




Figure 16.7 Sample Flowchart for Operations in Master Transmit Mode

The master mode transmission procedure and operations are described below.

- 1. Initialize the IIC as described in section 16.4.2, Initialization.
- 2. Read the BBSY flag in ICCR to confirm that the bus is free.
- 3. Set bits MST and TRS to 1 in ICCR to select master transmit mode.
- 4. Write 1 to BBSY and 0 to SCP in ICCR. This changes SDA from high to low when SCL is high, and generates the start condition.
- 5. Then the IRIC and IRTR flags are set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.
- 6. Write the data (slave address + R/\overline{W}) to ICDR.

With the I²C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the first frame data following the start condition indicates the 7-bit slave address and transmit/receive direction (R/\overline{W}).

To determine the end of the transfer, the IRIC flag is cleared to 0. After writing to ICDR, clear IRIC continuously so no other interrupt handling routine is executed. If the time for transmission of one frame of data has passed before the IRIC clearing, the end of transmission cannot be determined. The master device sequentially sends the transmission clock and the data written to ICDR. The selected slave device (i.e. the slave device with the matching slave address) drives SDA low at the 9th transmit clock pulse and returns an acknowledge signal.

- 7. When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- 8. Read the ACKB bit in ICSR to confirm that ACKB is cleared to 0. When the slave device has not acknowledged (ACKB bit is 1), operate step [12] to end transmission, and retry the transmit operation.
- 9. Write the transmit data to ICDR.

As indicating the end of the transfer, the IRIC flag is cleared to 0. Perform the ICDR write and the IRIC flag clearing sequentially, just as in step [6]. Transmission of the next frame is performed in synchronization with the internal clock.

- 10. When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- 11. Read the ACKB bit in ICSR.

Confirm that the slave device has been acknowledged (ACKB bit is 0). When there is still data to be transmitted, go to step [9] to continue the next transmission operation. When the slave device has not acknowledged (ACKB bit is set to 1), operate step [12] to end transmission.

12. Clear the IRIC flag to 0.

Write 0 to ACKE in ICCR, to clear received ACKB contents to 0.

Write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.




Figure 16.8 Example of Operation Timing in Master Transmit Mode (MLS = WAIT = 0)






Figure 16.9 Example of Stop Condition Issuance Operation Timing in Master Transmit Mode (MLS = WAIT = 0)



16.4.4 Master Receive Operation

In I²C bus format master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits data.

The master device transmits data containing the slave address and R/\overline{W} (1: read) in the first frame following the start condition issuance in master transmit mode, selects the slave device, and then switches the mode for receive operation.

Figure 16.10 shows the sample flowchart for the operations in master receive mode.




Figure 16.10 Sample Flowchart for Operations in Master Receive Mode

The master mode reception procedure and operations are described below.

- Clear the TRS bit in ICCR to 0 to switch from transmit mode to receive mode. Clear the ACKB bit in ICSR to 0 (acknowledge data setting). Clear the IRIC flag to 0 to determine the end of reception. Go to step [6] to halt reception operation if the first frame is the last receive data.
- 2. When ICDR is read (dummy data read), reception is started, the receive clock is output in synchronization with the internal clock, and data is received. (Data from the SDA pin is sequentially transferred to ICDRS in synchronization with the rise of the receive clock pulses.)
- 3. The master device drives SDA low to return the acknowledge data at the 9th receive clock pulse. The receive data is transferred from ICDRS to ICDRR at the rise of the 9th clock pulse, setting the ICDRF, IRIC, and IRTR flags to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

The master device drives SCL low from the fall of the 9th receive clock pulse to the ICDR data reading.

- 4. Clear the IRIC flag to determine the next interrupt.Go to step [6] to halt reception operation if the next frame is the last receive data.
- 5. Read ICDR receive data. This clears the ICDRF flag to 0. The master device outputs the receive clock continuously to receive the next data.

Data can be received continuously by repeating steps [3] to [5].

- 6. Set the ACKB bit to 1 so as to return the acknowledge data for the last reception.
- 7. Read ICDR receive data. This clears the ICDRF flag to 0. The master device outputs the receive clock to receive data.
- 8. When one frame of data has been received, the ICDRF, IRIC, and IRTR flags are set to 1 at the rise of the 9th receive clock pulse.
- 9. Clear the IRIC flag to 0.
- 10. Read ICDR receive data after setting the TRS bit. This clears the ICDRF flag to 0.
- 11. Clear the BBSY bit and SCP bit to 0 in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.






Figure 16.11 Example of Operation Timing in Master Receive Mode (MLS = WAIT = 0)




Figure 16.12 Example of Stop Condition Issuance Operation Timing in Master Receive Mode (MLS = WAIT = 0)

16.4.5 Slave Receive Operation

In I²C bus format slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

The slave device operates as the device specified by the master device when the slave address in the first frame following the start condition that is issued by the master device matches its own address.

Figure 16.13 shows the sample flowchart for the operations in slave receive mode.






Figure 16.13 Sample Flowchart for Operations in Slave Receive Mode

The slave mode reception procedure and operations are described below.

- Initialize the IIC as described in section 16.4.2, Initialization. Clear the MST and TRS bits to 0 to set slave receive mode, and set the ACKB bit to 0. Clear the IRIC flag in ICCR to 0 to see the end of reception.
- 2. Confirm that the ICDRF flag is 0. If the ICDRF flag is set to 1, read the ICDR and then clear the IRIC flag to 0.
- When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1. The master device then outputs the 7-bit slave address and transmit/receive direction (R/W), in synchronization with the transmit clock pulses.
- 4. When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit (R/W) is 0, the TRS bit remains cleared to 0, and slave receive operation is performed. If the 8th data bit (R/W) is 1, the TRS bit is set to 1, and slave transmit operation is performed. When the slave address does not match, receive operation is halted until the next start condition is detected.
- 5. At the 9th clock pulse of the receive frame, the slave device returns the data in the ACKB bit as an acknowledge signal.
- 6. At the rise of the 9th clock pulse, the IRIC flag is set to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

If the AASX bit has been set to 1, IRTR flag is also set to 1.

- 7. At the rise of the 9th clock pulse, the receive data is transferred from ICDRS to ICDRR, setting the ICDRF flag to 1. The slave device drives SCL low from the fall of the 9th receive clock pulse until data is read from ICDR.
- 8. Confirm that the STOP bit is cleared to 0, and clear the IRIC flag to 0.
- 9. If the next frame is the last receive frame, set the ACKB bit to 1.
- 10. If ICDR is read, the ICDRF flag is cleared to 0, releasing the SCL bus line. This enables the master device to transfer the next data.

Receive operations can be performed continuously by repeating steps [5] to [10].

- 11. When the stop condition is detected (SDA is changed from low to high when SCL is high), the BBSY flag is cleared to 0 and the STOP bit is set to 1. If the STOPIM bit has been cleared to 0, the IRIC flag is set to 1.
- 12. Confirm that the STOP bit is set to 1, and clear the IRIC flag to 0.




Figure 16.14 Example of Slave Receive Mode Operation Timing (1) (MLS = 0)




Figure 16.15 Example of Slave Receive Mode Operation Timing (2) (MLS = 0)

16.4.6 Slave Transmit Operation

If the slave address matches to the address in the first frame (address reception frame) following the start condition detection when the 8th bit data (R/\overline{W}) is 1 (read), the TRS bit in ICCR is automatically set to 1 and the mode changes to slave transmit mode.

Figure 16.16 shows the sample flowchart for the operations in slave transmit mode.





Figure 16.16 Sample Flowchart for Slave Transmit Mode



In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. The transmission procedure and operations in slave transmit mode are described below.

- 1. Initialize slave receive mode and wait for slave address reception.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device drives SDA low at the 9th clock pulse and returns an acknowledge signal. If the 8th data bit (R/W) is 1, the TRS bit in ICCR is set to 1, and the mode changes to slave transmit mode automatically. The IRIC flag is set to 1 at the rise of the 9th clock. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. At the same time, the ICDRE flag is set to 1. The slave device drives SCL low from the fall of the transmit 9th clock until ICDR data is written, to disable the master device to output the next transfer clock.
- 3. After clearing the IRIC flag to 0, write data to ICDR. At this time, the ICDRE flag is cleared to 0. The written data is transferred to ICDRS, and the ICDRE and IRIC flags are set to 1 again. The slave device sequentially sends the data written into ICDRS in accordance with the clock output by the master device.

The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR register writing to the IRIC flag clearing should be performed continuously. Prevent any other interrupt processing from being inserted.

- 4. The master device drives SDA low at the 9th clock pulse, and returns an acknowledge signal. As this acknowledge signal is stored in the ACKB bit in ICSR, this bit can be used to determine whether the transfer operation was performed successfully. When one frame of data has been transmitted, the IRIC flag in ICCR is set to 1 at the rise of the 9th transmit clock pulse. When the ICDRE flag is 0, the data written into ICDR is transferred to ICDRS, transmission starts, and the ICDRE and IRIC flags are set to 1 again. If the ICDRE flag has been set to 1, this slave device drives SCL low from the fall of the 9th transmit clock until data is written to ICDR.
- 5. To continue transmission, write the next data to be transmitted into ICDR. The ICDRE flag is cleared to 0. The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR writing to the IRIC flag clearing should be performed continuously. Prevent any other interrupt processing from being inserted.

Transmit operations can be performed continuously by repeating steps [4] and [5].

- 6. Clear the IRIC flag to 0.
- 7. To end transmission, clear the ACKE bit in ICCR to 0, to clear the acknowledge bit stored in the ACKB bit to 0.
- 8. Clear the TRS bit to 0 for the next address reception, to set slave receive mode.
- 9. Dummy-read ICDR to release SCL on the slave side.

10. When the stop condition is detected, that is, when SDA is changed from low to high when SCL is high, the BBSY flag in ICCR is cleared to 0 and the STOP flag in ICSR is set to 1. When the STOPIM bit in ICXR is 0, the IRIC flag is set to 1. If the IRIC flag has been set, it is cleared to 0.





Figure 16.17 Example of Slave Transmit Mode Operation Timing (MLS = 0)



16.4.7 IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the FS bit in SAR, and the FSX bit in SARX. If the ICDRE or ICDRF flag is set to 1, SCL is automatically held low after one frame has been transferred in synchronization with the internal clock. Figures 16.18 to 16.20 show the IRIC set timing and SCL control.






Figure 16.18 IRIC Setting Timing and SCL Control (1)








Figure 16.20 IRIC Setting Timing and SCL Control (3)

16.4.8 Noise Canceller

The logic levels at the SCL and SDA pins are routed through noise cancellers before being latched internally. Figure 16.21 shows a block diagram of the noise canceller.

The noise canceller consists of two cascaded latches and a match detector. The SCL (or SDA) pin input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 16.21 Block Diagram of Noise Canceller

16.4.9 Initialization of Internal State

The IIC has a function for forcible initialization of its internal state if a deadlock occurs during communication.

Initialization is executed in accordance with the setting of bits CLR3 to CLR0 in ICRES or clearing ICE bit. For details on the setting of bits CLR3 to CLR0, see section 16.3.7, I²C Bus Control Initialization Register (ICRES).

(1) Scope of Initialization

The initialization executed by this function covers the following items:

- ICDRE and ICDRF internal flags
- Transmit/receive sequencer and internal operating clock counter
- Internal latches for retaining the output state of the SCL and SDA pins (wait, clock, data output, etc.)

The following items are not initialized:

- Actual register values (ICDR, SAR, SARX, ICMR, ICCR, ICSR, ICXR (except for the ICDRE and ICDRF flags)
- Internal latches used to retain register read information for setting/clearing flags in ICMR, ICCR, and ICSR
- The value of the ICMR bit counter (BC2 to BC0)
- Generated interrupt sources (interrupt sources transferred to the interrupt controller)

(2) Notes on Initialization

- Interrupt flags and interrupt sources are not cleared, and so flag clearing measures must be taken as necessary.
- Basically, other register flags are not cleared either, and so flag clearing measures must be taken as necessary.
- When initialization is executed by ICRES, the write data for bits CLR3 to CLR0 is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.
- Similarly, when clearing is required again, all the bits must be written to simultaneously in accordance with the setting.
- If a flag clearing setting is made during transmission/reception, the IIC module will stop transmitting/receiving at that point and the SCL and SDA pins will be released. When transmission/reception is started again, register initialization, etc., must be carried out as necessary to enable correct communication as a system.

The value of the BBSY bit cannot be modified directly by this module clear function, but since the stop condition pin waveform is generated according to the state and release timing of the SCL and SDA pins, the BBSY bit may be cleared as a result. Similarly, state switching of other bits and flags may also have an effect.

To prevent problems caused by these factors, the following procedure should be used when initializing the IIC state.

- 1. Execute initialization of the internal state according to the setting of bits CLR3 to CLR0 or ICE bit clearing.
- 2. Execute a stop condition issuance instruction (write 0 to BBSY and SCP) to clear the BBSY bit to 0, and wait for two transfer rate clock cycles.
- 3. Re-execute initialization of the internal state according to the setting of bits CLR3 to CLR0 or ICE bit clearing.
- 4. Initialize (re-set) the IIC registers.

16.5 Interrupt Sources

The IIC has interrupt source IICI. Table 16.8 shows the interrupt sources and priority. Individual interrupt sources can be enabled or disabled using the enable bits in ICCR, and are sent to the interrupt controller independently.

The IIC interrupts are used as on-chip DTC activation sources.

Table 16.8	IIC Interrupt Sources
-------------------	------------------------------

Channel	Name	Enable Bit	Interrupt Source	Interrupt Flag	g Priority
0	IICI0	IEIC	I ² C bus interface interrupt request	IRIC	High ∱
2	IICI2	IEIC	I ² C bus interface interrupt request	IRIC	Low



16.6 Usage Notes

- 1. In master mode, if an instruction to generate a start condition is issued and then an instruction to generate a stop condition is issued before the start condition is output to the I²C bus, neither condition will be output correctly.
- 2. Either of the following two conditions will start the next transfer. Pay attention to these conditions when accessing ICDR.
 - Write to ICDR when ICE = 1 and TRS = 1 (including automatic transfer from ICDRT to ICDRS)
 - Read from ICDR when ICE = 1 and TRS = 0 (including automatic transfer from ICDRS to ICDRR)
- 3. Table 16.9 shows the timing of SCL and SDA outputs in synchronization with the internal clock. Timings on the bus are determined by the rise and fall times of signals affected by the bus load capacitance, series resistance, and parallel resistance.

Item	Symbol	Output Timing	Unit	Notes
SCL output cycle time	t _{sclo}	$28t_{cyc}$ to $256t_{cyc}$	ns	See figure
SCL output high pulse width	t _{sclho}	0.5t _{sclo}	ns	26.21 (for
SCL output low pulse width	t _{scllo}	0.5t _{sclo}	ns	reference)
SDA output bus free time	t _{BUFO}	$0.5t_{\scriptscriptstyle SCLO} - 1t_{\scriptscriptstyle cyc}$	ns	
Start condition output hold time	t _{staho}	$0.5t_{_{ m SCLO}}-1t_{_{ m cyc}}$	ns	_
Retransmission start condition output setup time	t _{staso}	1t _{sclo}	ns	
Stop condition output setup time	t _{stoso}	$0.5t_{sclo} + 2t_{cyc}$	ns	_
Data output setup time (master)	t _{sdaso}	$1t_{scllo} - 3t_{cyc}$	ns	_
Data output setup time (slave)	_	$1t_{_{SCLL}} - (6t_{_{cyc}} \text{ or } 12t_{_{cyc}}^*)$		_
Data output hold time	t _{sdaho}	3t _{cyc}	ns	_

RENESAS

Table 16.9 I²C Bus Timing (SCL and SDA Outputs)

Note: * $6t_{cyc}$ when IICX is 0, $12t_{cyc}$ when 1.

4. The I²C bus interface specification for the SCL rise time t_{sr} is 1000 ns or less (300 ns for highspeed mode). In master mode, the I²C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If t_{sr} (the time for SCL to go from low to V_{IH}) exceeds the time determined by the input clock of the I²C bus interface, the high period of SCL is extended. The SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time does not exceed the values given in table 16.10.

			Time Indication [ns]					
IICX	t _{cyc} Indication		I ² C Bus Specification (Max.)	φ = 8 MHz	φ = 10 MHz	φ = 16 MHz	φ = 20 MHz	φ = 25 MHz
0	7.5 t _{cyc}	Standard mode	1000	937	750	468	375	300
		High-speed mode	300	←	\leftarrow	\leftarrow	←	\leftarrow
1	17.5 t _{cyc}	Standard mode	1000	←	\leftarrow	\leftarrow	875	700
		High-speed mode	300	\leftarrow	\leftarrow	\leftarrow	←	\leftarrow

Table 16.10 Permissible SCL Rise Time (t_{sr}) Values

5. The I²C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I²C bus interface SCL and SDA output timing is prescribed by t_{cyc}, as shown in table 16.11. However, because of the rise and fall times, the I²C bus interface specifications may not be satisfied at the maximum transfer rate. Table 16.11 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times.

 t_{BUFO} fails to meet the I²C bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1 µs) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.

 $t_{s_{CLLO}}$ in high-speed mode and $t_{s_{TASO}}$ in standard mode fail to satisfy the I²C bus interface specifications for worst-case calculations of t_{s_f}/t_{s_f} . Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.

			Time Indication (at Maximum Transfer Rate) [ns]						5]
Item	t _{eye} Indication		t _s /t _{sr} Influence (Max.)	I ² C Bus Specifi- cation (Min.)	φ = 8 MHz	φ = 10 MHz	φ = 16 MHz	φ = 20 MHz	φ = 25 MHz
t _{sclho}	0.5 t_{sclo} (t_{sr})	Standard mode	-1000	4000	4000	4000	4000	4000	4000
		High-speed mode	-300	600	950	950	950	950	950
t _{scllo}	0.5 t_{sclo} (- t_{sf})	Standard mode	-250	4700	4750	4750	4750	4750	4750
		High-speed mode	-250	1300	1000* ¹	1000* ¹	1000*1	1000*1	1000*1
BUFO	0.5 t_{sclo} -1 t_{cyc}	Standard mode	-1000	4700	3875* ¹	3900* ¹	3939* ¹	3950* ¹	3960* ¹
	(—t _{sr})	High-speed mode	-300	1300	825* ¹	850* ¹	888* ¹	900*1	910* ¹
STAHO	0.5 t_{sclo} -1 t_{cyc}	Standard mode	-250	4000	4625	4650	4688	4700	4710
	(-t _{st})	High-speed mode	-250	600	875	900	938	950	960
STASO	1 $t_{_{SCLO}}$ (- $t_{_{Sr}}$)	Standard mode	-1000	4700	9000	9000	9000	9000	9000
		High-speed mode	-300	600	2200	2200	2200	2200	2200
STOSO	$0.5 t_{sclo} + 2 t_{cyc}$	Standard mode	-1000	4000	4250	4200	4125	4100	4080
	(—t _{sr})	High-speed mode	-300	600	1200	1150	1075	1050	1030
SDASO	1 $t_{scllo}^{*^3}$ -3 t_{cyc}	Standard mode	-1000	250	3325	3400	3513	3550	3580
(master)	(-t _{sr})	High-speed mode	-300	100	625	700	813	850	850
_{sdaso} (slave)	1 t _{scll} * ³ -12 t _{cyc} * ²	Standard mode	-1000	250	2200	2500	2950	3100	3220
	(-t _{sr})	High-speed mode	-300	100	-500* ¹	-200* ¹	250	400	400
t _{sdaho}	3 t _{cyc}	Standard mode	0	0	375	300	188	150	520
		High-speed mode	0	0	375	300	188	150	120

Table 16.11 I²C Bus Timing (with Maximum Influence of t_{sr}/t_{sr})

Does not meet the I²C bus interface specification. Remedial action such as the following is necessary: (a) secure a start/stop condition issuance interval; (b) adjust the rise and fall times by means of a pull-up resistor and capacitive load; (c) reduce the transfer rate; (d) select slave devices whose input timing permits this output timing.

The values in the above table will vary depending on the settings of the IICX bit and bits CKS0 to CKS2. Depending on the frequency it may not be possible to achieve the maximum transfer rate; therefore, whether or not the I^2C bus interface specifications are met must be determined in accordance with the actual setting conditions.

- 2. Value when the IICX bit is set to 1. When the IICX bit is cleared to 0, the value is (t $_{_{SCLL}}-$ 6 t $_{_{cyc}}$).
- 3. Calculated using the I²C bus specification values (standard mode: 4700 ns min.; high-speed mode: 1300 ns min.).
- 6. Note on ICDR read in transmit mode and ICDR write in receive mode

If ICDR is read in transmit mode (TRS = 1) or ICDR is written to in receive mode (TRS = 0), the SCL pin may not be held low in some cases after transmit/receive operation has been completed, thus inconveniently allowing clock pulses to be output on the SCL bus line before ICDR is accessed correctly. To access ICDR correctly, read ICDR after setting receive mode or write to ICDR after setting transmit mode.

7. Note on ACKE and TRS bits in slave mode

In the I^2C bus interface, if 1 is received as the acknowledge bit value (ACKB = 1) in transmit mode (TRS = 1) and then the address is received in slave mode without performing appropriate processing, interrupt handling may start at the rising edge of the 9th clock pulse even when the address does not match. Similarly, if the start condition or address is transmitted from the master device in slave transmit mode (TRS = 1), the IRIC flag may be set after the ICDRE flag is set and 1 received as the acknowledge bit value (ACKB = 1), thus causing an interrupt source even when the address does not match.

To use the I²C bus interface module in slave mode, be sure to follow the procedures below.

- A. When having received 1 as the acknowledge bit value for the last transmit data at the end of a series of transmit operation, clear the ACKE bit in ICCR once to initialize the ACKB bit to 0.
- B. Set receive mode (TRS = 0) before the next start condition is input in slave mode. Complete transmit operation by the procedure shown in figure 16.16, in order to switch from slave transmit mode to slave receive mode.

16.6.1 Module Stop Mode Setting

The IIC operation can be enabled or disabled using the module stop control register. The initial setting is for the IIC operation to be halted. Register access is enabled by canceling module stop mode. For details, see section 24, Power-Down Modes.

Section 17 SMBus 2.0 Interface (SMBUS)

This LSI has a one-channel SMBus 2.0 interface (SMBUS). The SMBUS requires channel 0 of the I^2C bus interface (IIC) as the communication module.

The SMBUS includes a hardware module that performs the packet error checking (PEC) calculation.

This section explains the PEC calculation module. For details on the communication functions, see the description of channel 0 in section 16, I²C Bus Interface (IIC).

17.1 Features

- Conformance with the SMBus 2.0 interface. Supports transmission/reception formats that include the PEC.
- Multiplexed usage of channel 0 of the I²C bus module as the communication module
- Includes a PEC calculation module, enabling high-speed CRC-8 calculation by hardware CRC-8 (8bit Cyclic Redundancy Check): C(x) = x^8 + x^2 + x +1




Figure 17.1 Block Diagram of SMBus Interface

17.2 Input/Output Pins

Table 17.1 lists the pins used by the SMBUS.

Table 17.1 Pin Configuration

Chanı	nel	Symbol*	Input/Output	Function
0		SCL0	Input/Output	Serial clock input/output pin of SMBUS
		SDA0	Input/Output	Serial data input/output pin of SMBUS
Note:	*	The suffix 0 indicating	the channel is on	nitted from later descriptions i.e. the signals are

Note: * The suffix 0 indicating the channel is omitted from later descriptions, i.e. the signals are simply denoted by SCL and SDA.

17.3 Register Descriptions

The PEC calculation module of the SMBUS has the following registers. The register configuration of the SMBUS is shown below. For details on the registers of the communication function module, see the description of channel 0 in section 16, I^2C Bus Interface (IIC).

Table 17.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
PEC calculation data entry register	PECX	R/W	H'00	H'FD60	8
PEC calculation data re-entry register	PECY	R/W	H'00	H'FD61	8
PEC calculation result output register	PECZ	R	H'00	H'FD63	8

17.3.1 PEC Calculation Data Entry Register (PECX)

PECX holds the data on which the PEC calculation will be performed.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PECX7 to	All 0	R/W	PEC Calculation Entry Data 7 to 0
	PECX0			These bits hold the data on which PEC calculation will be performed.

17.3.2 PEC Calculation Data Re-entry Register (PECY)

PECY is a register in which the previous PECZ content is reentered as the PEC calculation is performed on multiple bytes of data.

When data is written to PECX, the PECZ content is transferred to PECY at the same time.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PECY7 to		PEC Calculation Re-entry Data 7 to 0	
	PECY0			These bits store data that has been transferred from PECZ for the PEC calculation.

17.3.3 PEC Calculation Result Output Register (PECZ)

PECZ holds the result of CRC-8 calculation from the contents of PECX and PECY.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PECZ7 to		PEC Calculation Output Data 7 to 0	
	PECZ0			These bits hold the result of PEC calculation.



17.4 Operation

Transfer over the SMBUS is in the same format as transfer over the I^2C bus interface. The PEC is transferred after the last byte of data, enabling the detection of errors in received data.

17.4.1 SMBus 2.0 Data Format

Figure 17.2 is a schematic diagram of the SMBus 2.0 format.

The symbols used in figure 17.2 are explained in table 17.3.




Figure 17.2 SMBus 2.0 Data Format




Figure 17.3 SMBus 2.0 Timing

Legend	
S	Start condition The master device drives SDA from high to low while SCL is high.
SLA	Slave address The master device selects the slave device.
R/W	Indicates the direction of data transfer: from the slave device to the master device when R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.
A	Acknowledge The receiving device drives SDA low to acknowledge a transfer. (The slave device returns acknowledge in master transmit mode, and the master device returns acknowledge in master receive mode.)
DATA	Transferred data
PEC	PEC data
Ρ	Stop condition The master device drives SDA from low to high while SCL is high.

Table 17.3 SMBus 2.0 Data Format Symbols

17.4.2 Usage of PEC Calculation Module

PEC calculation is performed by simply writing to PECX and PECY. The result of calculation is read from PECZ.

Use the following procedure to perform PEC calculation in SMBUS data transfer.






Figure 17.4 Sample Flowchart of PEC Calculation

- 1. Initialize the PEC calculation module before starting transmission or reception. Use a word-transfer instruction to write H'0000 to both PECX and PECY, or use byte-transfer instructions to write H'00 to PECX and then PECY.
- 2. Write transmit data or receive data to PECX in byte units each time a byte of an address or data is received or transmitted. However, do not write data to PECY during PEC calculation.
- 3. After writing the last transmit/receive data to PECX, read PECZ to obtain the result of PEC calculation.
- 4. For data transmission, transmit the result of PEC calculation.
- 5. For data reception, compare the received PEC data with the result of PEC calculation. If the data match, successful reception has been confirmed.

17.5 Usage Notes

17.5.1 Module Stop Mode Setting

The SMBUS operation can be enabled or disabled using the module stop control register. The initial setting is for the SMBUS operation to be halted. Register access is enabled by canceling module stop mode. For details, see section 24, Power-Down Modes.

Section 18 Keyboard Buffer Control Unit (PS2)

This LSI has two on-chip keyboard buffer control unit (PS2) channels. The PS2 is provided with functions conforming to the PS/2 interface specifications.

Data transfer using the PS2 employs a data line (KD) and a clock line (KCLK), providing economical use of connectors, board surface area, etc. Figure 18.1 shows a block diagram of the PS2.

18.1 Features

- Conforms to PS/2 interface specifications
- Direct bus drive (via the KCLK and KD pins)
- Interrupt sources: on completion of data reception/transmission, on detection of clock falling edge, and on detection of the first falling edge of a clock
- Error detection: parity error, stop bit monitoring, and receive notify monitoring







Figure 18.1 Block Diagram of PS2






Figure 18.2 PS2 Connection

18.2 Input/Output Pins

Table 18.1 lists the input/output pins used by the keyboard buffer control unit.

Table 18.1 Pin Configuration

Channel	Name	Abbreviation*	I/O	Function
0	PS2 clock I/O pin (KCLK0)	PS2AC	I/O	PS2 clock input/output
	PS2 data I/O pin (KD0)	PS2AD	I/O	PS2 data input/output
1	PS2 clock I/O pin (KCLK1)	PS2BC	I/O	PS2 clock input/output
	PS2 data I/O pin (KD1)	PS2BD	I/O	PS2 data input/output

Note: * These are the external I/O pin names. In the text, clock I/O pins are referred to as KCLK and data I/O pins as KD, omitting the channel designations.



18.3 Register Descriptions

The PS2 has the following registers for each channel.

Table 18.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Channel 0	Keyboard control register 1_0	KBCR1_0	R/W	H'00	H'FEC0	8
	Keyboard control register 2_0	KBCR2_0	R/W	H'F0	H'FEDB	8
	Keyboard buffer transmit data register_0	KBTR_0	R/W	H'FF	H'FEC1	8
	Keyboard control register H_0	KBCRH_0	R/W	H'70	H'FED8	8
	Keyboard control register L_0	KBCRL_0	R/W	H'70	H'FED9	8
	Keyboard data buffer register_0	KBBR_0	R	H'00	H'FEDA	8
Channel 1	Keyboard control register 1_1	KBCR1_1	R/W	H'00	H'FEC2	8
	Keyboard control register 2_1	KBCR2_1	R/W	H'F0	H'FEDF	8
	Keyboard buffer transmit data register_1	KBTR_1	R/W	H'FF	H'FEC3	8
	Keyboard control register H_1	KBCRH_1	R/W	H'70	H'FEDC	8
	Keyboard control register L_1	KBCRL_1	R/W	H'70	H'FEDD	8
	Keyboard data buffer register_1	KBBR_1	R	H'00	H'FEDE	8

18.3.1 Keyboard Control Register 1 (KBCR1)

KBCR1 controls data transmission and interrupt, selects parity, and detects transmit error.

Bit	Bit Name	Initial Value	R/W	Description	
7	KBTS	0	R/W	Transmit Start	
				Selects start of data transmission or disables transmission.	
				0: Data transmission is disabled	
				[Clearing conditions]	
				When 0 is written	
				When the KBTE is set to 1	
				When the KBIOE is cleared to 0	
				1: Starts data transmission	
				[Setting condition]	
				• When 1 is written after reading the KBTS = 0	
6	PS	0	R/W	Transmit Parity Selection	
				Selects even or odd parity.	
				0: Selects odd parity	
				1: Selects even parity	
5	KCIE	0	R/W	First KCLK Falling Interrupt Enable	
				Selects whether an interrupt at the first falling edge of KCLK is enabled or disabled.	
				0: Disables first KCLK falling interrupt	
				1: Enables first KCLK falling interrupt	
4	KTIE	0	R/W	Transmit Completion Interrupt Enable	
				Selects whether a transmit completion interrupt is enabled or disabled.	
				0: Disables transmit completion interrupt	
				1: Enables transmit completion interrupt	
3		0		Reserved	
				The initial value should not be changed.	

Bit	Bit Name	Initial Value	R/W	Description
2	KCIF	0	R/(W)*	First KCLK Falling Interrupt Flag
				Indicates that the first falling edge of KCLK is detected. When KCIE and KCIF are set to 1, requests the CPU an interrupt.
				0: [Clearing condition]
				After reading KCIF = 1, 0 is written
				1: [Setting condition]
				When the first falling edge of KCLK is detected
				Note that this flag cannot be set when software standby mode or watch mode is cancelled. (However, internal flag is set.)
1	KBTE	0	R/(W)*	Transmit Completion Flag
				Indicates that data transmission is completed. When KTIE and KBTE are set to 1, requests the CPU an interrupt.
				0: [Clearing condition]
				After reading KBTE = 1, 0 is written
				1: [Setting Condition]
				When all KBTR data has been transmitted (Set at the eleventh rising edge of the KCLK signal).
0	KTER	0	R	Transmit Error
				Stores a notification of receive completion. Valid only when $KBTE = 1$.
				0: 0 received as a notification of receive completion.
				1: 1 received as a notification of receive completion.
Note:	* Only 0 car	n be written	for clearin	ng the flag.

Note: Only 0 can be written for clearing the flag.

18.3.2 Keyboard Buffer Control Register 2 (KBCR2)

KBCR2 is a 4-bit counter which performs counting synchronized with the falling edge of KCLK. Transmit data is synchronized with the transmit counter, and data in the KBTR is sent to the KD (LSB-first).

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4		All 1	R/W	Reserved
				These bits are always read as 1. The initial value should not be changed.
3	TXCR3	0	R	Transmit Counter
2	TXCR2	0	R	Indicates bit of transmit data. Counter is incremented
1	TXCR1	0	R	at the falling edge of KCLK. The transmit counter is
0	TXCR0	0	R	initialized by a reset, when the KBTS is cleared to 0, the KBIOE is cleared to 0, or the KBTE is set to 1.
				0000: Clear
				0001: KBT0
				0010: KBT1
				0011: KBT2
				0100: KBT3
				0101: KBT4
				0110: KBT5
				0111: KBT6
				1000: KBT7
				1001: Parity bit
				1010: Stop bit
				1011: Transmit completion notification

18.3.3 Keyboard Control Register H (KBCRH)

KBCRH indicates the operating status of the keyboard buffer control unit.

Bit	Bit Name	Initial Value	R/W	Description
7	KBIOE	0	R/W	Keyboard In/Out Enable
				Selects whether or not the keyboard buffer control unit is used.
				0: The keyboard buffer control unit is non-operational (KCLK and KD signal pins have port functions)
				 The keyboard buffer control unit is enabled for transmission and reception (KCLK and KD signal pins are in the bus drive state)
6	KCLKI	1	R	Keyboard Clock In
				Monitors the KCLK I/O pin. This bit cannot be modified.
				0: KCLK I/O pin is low
				1: KCLK I/O pin is high
5	KDI	1	R	Keyboard Data In
				Monitors the KDI I/O pin. This bit cannot be modified.
				0: KD I/O pin is low
_				1: KD I/O pin is high
4	KBFSEL	1	R/W	Keyboard Buffer Register Full Select
				Selects whether the KBF bit is used as the keyboard buffer register full flag or as the KCLK fall interrupt flag. When KBF bit is used as the KCLK fall interrupt flag, the KBE bit in KBCRL should be cleared to 0 to disable reception.
				0: KBF bit is used as KCLK fall interrupt flag
				1: KBF bit is used as keyboard buffer register full flag
3	KBIE	0	R/W	Keyboard Interrupt Enable
				Enables or disables interrupts from the keyboard buffer control unit to the CPU.
				0: Interrupt requests are disabled
				1: Interrupt requests are enabled

Bit	Bit Name	Initial Value	R/W	Description
2	KBF	0	R/(W)*	Keyboard Buffer Register Full
				Indicates that data reception has been completed and the received data is in KBBR. When both KBIE and KBF are set to1, an interrupt request is sent to the CPU.
				0: [Clearing condition]
				Read KBF when KBF =1, then write 0 in KBF
				1: [Setting conditions]
				 When data has been received normally and has been transferred to KBBR while KBFSEL = 1 (keyboard buffer register full flag)
				 When a KCLK falling edge is detected while KBFSEL = 0 (KCLK interrupt flag)
1	PER	0	R/(W)*	Parity Error
				Indicates that an odd parity error has occurred.
				0: [Clearing condition]
				Read PER when PER $=1$, then write 0 in PER
				1: [Setting condition]
_				When an odd parity error occurs
0	KBS	0	R	Keyboard Stop
				Indicates the receive data stop bit. Valid only when $KBF = 1$.
				0: 0 stop bit received
				1: 1 stop bit received
Note:	* Only 0 car	n be written	for clearin	a the flag.

Note: * Only 0 can be written for clearing the flag.



18.3.4 Keyboard Control Register L (KBCRL)

KBCRL enables the receive counter count and controls the keyboard buffer control unit pin output.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	KBE	0	R/W	Keyboard Enable
				Enables or disables loading of receive data into KBBR.
				0: Loading of receive data into KBBR is disabled
				1: Loading of receive data into KBBR is enabled
6	KCLKO	1	R/W	Keyboard Clock Out
				Controls PS2 clock I/O pin output.
				0: PS2 clock I/O pin is low
				1: PS2 clock I/O pin is high
5	KDO	1	R/W	Keyboard Data Out
				Controls PS2 data I/O pin output.
				0: PS2 data I/O pin is low
				1: PS2 data I/O pin is high
				When the start bit (KDO) is automatically cleared (KDO = 1) by means of automatic transmission, 0 is written after reading 1.
4	_	1	_	Reserved
				This bit is always read as 1 and cannot be modified.



		Initial		
Bit	Bit Name	Value	R/W	Description
3	RXCR3	0	R	Receive Counter
2	RXCR2	0	R	These bits indicate the received data bit. Their value is
1	RXCR1	0	R	incremented on the fall of KCLK. These bits cannot be modified.
0	RXCR0	0	R	The receive counter is initialized by a reset and when 0 is written in KBE. The value returns to B'0000 after a stop bit is received.
				0000: —
				0001: Start bit
				0010: KB0
				0011: KB1
				0100: KB2
				0101: KB3
				0110: KB4
				0111: KB5
				1000: KB6
				1001: KB7
				1010: Parity bit
				1011: —
				11xx: —



18.3.5 Keyboard Data Buffer Register (KBBR)

Bit	Bit Name	Initial Value	R/W	Description
7	KB7	0	R	Keyboard Data 7 to 0
6	KB6	0	R	8-bit read only data.
5	KB5	0	R	Initialized to H'00 by a reset or when KBIOE is cleared
4	KB4	0	R	to 0.
3	KB3	0	R	
2	KB2	0	R	
1	KB1	0	R	
0	KB0	0	R	

KBBR stores receive data. The value is valid only when KBF = 1.

18.3.6 Keyboard Buffer Transmit Data Register (KBTR)

KBTR stores transmit data.

Bit	Bit Name	Initial Value	R/W	Description
7	KBT7	1	R/W	Keyboard Buffer Transmit Data Register 7 to 0
6	KBT6	1	R/W	Initialized to H'FF at reset.
5	KBT5	1	R/W	
4	KBT4	1	R/W	
3	KBT3	1	R/W	
2	KBT2	1	R/W	
1	KBT1	1	R/W	
0	KBT0	1	R/W	

18.4 Operation

18.4.1 Receive Operation

In a receive operation, both KCLK (clock) and KD (data) are outputs on the keyboard side and inputs on this LSI chip (system) side. KD receives a start bit, 8 data bits (LSB-first), an odd parity bit, and a stop bit, in that order. The KD value is valid when KCLK is low. Value of KD is valid when the KCLK is low. A sample receive processing flowchart is shown in figure 18.3, and the receive timing in figure 18.4.




Figure 18.3 Sample Receive Processing Flowchart

Section 18 Keyboard Buffer Control Unit (PS2)




Figure 18.4 Receive Timing



18.4.2 Transmit Operation

In a transmit operation, KCLK (clock) is an output on the keyboard side, and KD (data) is an output on the chip (system) side. KD outputs a start bit, 8 data bits (LSB-first), an odd parity bit, and a stop bit, in that order. The KD value is valid when KCLK is high. A sample transmit processing flowchart is shown in figure 18.5, and the transmit timing in figure 18.6.




Figure 18.5 Sample Transmit Processing Flowchart




Figure 18.6 Transmit Timing

18.4.3 Receive Abort

This LSI (system side) can forcibly abort transmission from the device connected to it (keyboard side) in the event of a protocol error, etc. In this case, the system holds the clock low. During reception, the keyboard also outputs a clock for synchronization, and the clock is monitored when the keyboard output clock is high. If the clock is low at this time, the keyboard judges that there is an abort request from the system, and data transmission from the keyboard is aborted. Thus the system can abort reception by holding the clock low for a certain period. A sample receive abort processing flowchart is shown in figure 18.7, and the receive abort timing in figure 18.8.







Figure 18.7 Sample Receive Abort Processing Flowchart (1)








Figure 18.8 Receive Abort and Transmit Start (Transmission/Reception Switchover) Timing

18.4.4 KCLKI and KDI Read Timing

Figure 18.9 shows the KCLKI and KDI read timing.




Figure 18.9 KCLKI and KDI Read Timing

18.4.5 KCLKO and KDO Write Timing

Figure 18.10 shows the KLCKO and KDO write timing and the KCLK and KD pin states.






Figure 18.10 KCLKO and KDO Write Timing



18.4.6 KBF Setting Timing and KCLK Control






Figure 18.11 KBF Setting and KCLK Automatic I/O Inhibit Generation Timing



18.4.7 Receive Timing





Figure 18.12 shows the receive timing.


Figure 18.12 Receive Counter and KBBR Data Load Timing

18.4.8 Operation during Data Reception

If the KBS bit in KBCRH is set to 1 with other keyboard buffer control units in reception*, the KCLK is automatically pulled down. Figure 18.13 shows receive timing and the KCLK.

Note: * Period from the first falling edge of KCLK to completion of reception (KBF = 1).





18.4.9 KCLK Fall Interrupt Operation

In this device, clearing the KBFSEL bit to 0 in KBCRH enables the KBF bit in KBCRH to be used as a flag for the interrupt generated by the fall of KCLK input.

Figure 18.14 shows the setting method and an example of operation.




Figure 18.14 Example of KCLK Input Fall Interrupt Operation

18.4.10 First KCLK Falling Interrupt

An interrupt can be generated by detecting the first falling edge of KCLK on reception and transmission. Software standby mode and watch mode can be cancelled by a first KCLK falling interrupt.

• Reception

When both KBIOE and KBE are set to 1, KCIF is set after the first falling edge of KCLK has been detected.

At this time, if KCIE is set to 1, the CPU is requested an interrupt.

KCIF is set at the same time when the RXCR3 to RXCR0 bits in KBCRL are incremented from B'0000 to B'0001.

Transmission

When both KBIOE and KBTS are set to 1, the KCIF is set after the first falling edge of KCLK has been detected.

At this time, if KCIE is set to 1, the CPU is requested an interrupt.

KCIF is set at the same time when the TXCR3 to TXCR0 bits in KBCR2 are incremented from B'0000 to B'0001.

• Determining interrupt generation

By checking the KBE, KBTS, and KBTE bits, it can be determined whether the first KCLK falling interrupt is occurred during reception or transmission.

During reception: KBE = 1

During transmission: KBTS = 1 or KBTE = 1 (Check KBTE = 1 because the KBTS is automatically cleared after transfer has been completed.)




Figure 18.15 Timing of First KCLK Interrupt

• Canceling software standby mode and watch mode

Software standby mode and watch mode are cancelled by a first KCLK falling interrupt. In this case, an interrupt is generated at the first KCLK since software standby mode or watch mode has been shifted (figure 18.17).


Notes on canceling operation are explained below.

- When a transition to software standby mode or watch mode is performed while both KBIOE and KCIE are set to 1, canceling the current mode is enabled by a first KCLK falling interrupt (the KBE and KBTS are not affected).
- When software standby mode and watch mode are cancelled by a first KCLK falling interrupt, the KCIF flag is not set (only the internal flag is set).
 In the first KCLK interrupt handling routine, the KCIF bit is checked. If the KCIF is 0, it indicates that the interrupt is generated after software standby mode and watch mode have been cancelled.
- When software standby mode or watch mode is cancelled by receiving a receive clock, the reception is ignored. Execute reception terminating processing by an interrupt handing routine, and then request retransfer.
- When transition to software standby mode or watch mode is made and the mode is canceled by a first KCLK falling interrupt during data transmission, state before performing mode transition is held immediately after canceling the mode. Therefore, initialization by an interrupt handling routine is required. Precautions as (b) and (c) which are shown in figure 18.17 should be applied on interrupt generation.
- Priority of canceling software standby mode and watch mode is decided by the setting of ICR.
- The interrupt signal path and flag setting of the first KCLK interrupt in normal operation differ from those in software standby mode and watch mode. Figure 18.6 shows the interrupt signal paths of the first KCLK interrupt.

Signal A: Interrupt signal in normal operation

Signal B: Interrupt signal in software standby mode and watch mode

— KCLK is input directly to the interrupt control block, not through the PS2, in software standby mode and watch mode, and then an interrupt is generated by detection of a falling edge. Therefore, the KCIF flag is not set. In this case, a flag that is in the interrupt control block is set. The internal flag is automatically cleared after an interrupt request is sent to the CPU. Figure 18.18 shows setting and clearing timing.








Figure 18.17 Interrupt Timing in Software Standby Mode and Watch Mode




Figure 18.18 Internal Flag of First KCLK Falling Interrupt in Software Standby Mode and Watch Mode



18.5 Usage Notes

18.5.1 KBIOE Setting and KCLK Falling Edge Detection

When KBIOE is 0, the internal KCLK and internal KD settings are fixed at 1. Therefore, if the KCLK pin is low when the KBIOE bit is set to 1, the edge detection circuit operates and the KCLK falling edge is detected.

If the KBFSEL bit and KBE bit are both 0 at this time, the KBF bit is set. Figure 18.19 shows the timing of KBIOE setting and KCLK falling edge detection.




Figure 18.19 KBIOE Setting and KCLK Falling Edge Detection Timing

18.5.2 KD Output by KDO bit (KBCRL) and by Automatic Transmission

Figure 18.20 shows the relationship between the KD output by the KDO bit (KBCRL) and by the automatic transmission. Switch to the KD output by the automatic transmission is performed when KBTS is set to 1 and TXCR is not cleared to 0. In this case, the KD output by the KDO bit (KBCRL) is masked.




Figure 18.20 KDO Output

18.5.3 Module Stop Mode Setting

Keyboard buffer control unit operation can be enabled or disabled using the module stop control register. The initial setting is for keyboard buffer control unit operation to be halted. Register access is enabled by canceling module stop mode. For details, see section 24, Power-Down Modes.

18.5.4 Medium-Speed Mode

In medium-speed mode, the PS2 operates with the medium-speed clock. For normal operation of the PS2, set the medium-speed clock to a frequency of 300 kHz or higher.

18.5.5 Transmit Completion Flag (KBTE)

When TXCR3 to TXCR0 are B'1011 (transmit completion notification) and then the TXCR3 to TXCR0 are initialized by clearing KBIOE or KBTS to 0, the transmit completion flag (KBTE) is set. In this case, KTER is invalid.



Section 19 LPC Interface (LPC)

This LSI has an on-chip LPC interface.

The LPC includes four register sets, each of which comprises data and status registers, control register, the fast Gate A20 logic circuit, and the host interrupt request circuit.

The LPC performs serial transfer of cycle type, address, and data, synchronized with the 33 MHz PCI clock. It uses four signal lines for address/data and one for host interrupt requests. This LPC module supports I/O read and I/O write cycle transfers. It is also provided with power-down functions that can control the PCI clock and shut down the LPC interface.

19.1 Features

- Supports LPC interface I/O read and I/O write cycles
 - Uses four signal lines (LAD3 to LAD0) to transfer the cycle type, address, and data.
 - Uses three control signals: clock (LCLK), reset (\overline{LRESET}), and frame (\overline{LFRAME}).
- Four register sets comprising data and status registers
 - The basic register set comprises three bytes: an input register (IDR), output register (ODR), and status register (STR).
 - I/O addresses from H'0000 to H'FFFF are selected for channels 1 to 4.
 - A fast Gate A20 function is provided for channel 1.
 - For channel 3, sixteen bidirectional data register bytes can be manipulated in addition to the basic register set.
- Supports SCIF
 - The LPC interface is connected to the SCIF, allowing direct control of the SCIF by the LPC host.

- Supports SERIRQ
 - Host interrupt requests are transferred serially on a single signal line (SERIRQ).
 - On channel 1, HIRQ1 and HIRQ12 can be generated.
 - On channels 2, 3 and 4, SMI, HIRQ6, and HIRQ9 to HIRQ11 can be generated.
 - In the SCIF, HIRQ1, SMI, and HIRQ3 to HIRQ15 can be generated.
 - Operation can be switched between quiet mode and continuous mode.
 - The $\overline{\text{CLKRUN}}$ signal can be manipulated to restart the PCI clock (LCLK).

- Power-down modes and interrupts
 - The LPC module can be shut down by inputting the $\overline{\text{LPCPD}}$ signal.
 - Three pins, $\overline{\text{PME}}$, $\overline{\text{LSMI}}$, and LSCI, are provided for general input/output.






Figure 19.1 shows a block diagram of the LPC.

Figure 19.1 Block Diagram of LPC

19.2 Input/Output Pins

Table 19.1 lists the LPC pin configuration.

Table 19.1Pin Configuration

Name	Abbreviation	Port	I/O	Function
LPC address/ data 3 to 0	LAD3 to LAD0	P33 to P30	I/O	Cycle type/address/data signals serially (4-signal-line) transferred in synchronization with LCLK
LPC frame	LFRAME	P34	Input*1	Transfer cycle start and forced termination signal
LPC reset	LRESET	P35	Input*1	LPC interface reset signal
LPC clock	LCLK	P36	Input	33-MHz PCI clock signal
Serialized interrupt request	SERIRQ	P37	I/O* ¹	Serialized host interrupt request signal in synchronization with LCLK
LSCI general output	LSCI	PB1	Output* ^{1, *2}	General output
LSMI general output	LSMI	PB0	Output* ^{1,} * ²	General output
PME general output	PME	P80	Output* ^{1, *2}	General output
GATE A20	GA20	P81	Output* ^{1,} * ²	Gate A20 control signal output
LPC clock run	CLKRUN	P82	I/O* ^{1, *2}	LCLK restart request signal when serial host interrupt is requested
LPC power-down	LPCPD	P83	Input*1	LPC module shutdown signal

Notes: 1. Pin state monitoring input is possible in addition to the LPC interface control input/output function.


2. Only 0 can be output. If 1 is output, the pin is in the high-impedance state, so an external resistor is necessary to pull the signal up to VCC.

19.3 Register Descriptions

The LPC has the following registers.

Table 19.2 Register Configuration

		R	/W	Initial		Data Bus
Register Name	Abbreviation	Slave	Host		Address	Width
Host interface control register 0	HICR0	R/W	_	H'00	H'FE40	8
Host interface control register 1	HICR1	R/W		H'00	H'FE41	8
Host interface control register 2	HICR2	R/W	_	_	H'FE42	8
Host interface control register 3	HICR3	R	_		H'FE43	8
Host interface control register 4	HICR4	R/W		H'00	H'FDD9	8
Host interface control register 5	HICR5	R/W		H'00	H'FE33	8
LPC channel 1 address register H	LADR1H	R/W		H'00	H'FDC0	8
LPC channel 1 address register L	LADR1L	R/W		H'60	H'FDC1	8
LPC channel 2 address register H	LADR2H	R/W	_	H'00	H'FDC2	8
LPC channel 2 address register L	LADR2L	R/W		H'62	H'FDC3	8
LPC channel 3 address register H	LADR3H	R/W	_	H'00	H'FE34	8
LPC channel 3 address register L	LADR3L	R/W		H'00	H'FE35	8
LPC channel 4 address register H	LADR4H	R/W	_	H'00	H'FDD4	8
LPC channel 4 address register L	LADR4L	R/W		H'00	H'FDD5	8
Input data register 1	IDR1	R	W	H'00	H'FE38	8
Input data register 2	IDR2	R	W	H'00	H'FE3C	8
Input data register 3	IDR3	R	W	H'00	H'FE30	8
Input data register 4	IDR4	R	W	H'00	H'FDD6	8
Output data register 1	ODR1	R/W	R	H'00	H'FE39	8
Output data register 2	ODR2	R/W	R	H'00	H'FE3D	8
Output data register 3	ODR3	R/W	R	H'00	H'FE31	8
Output data register 4	ODR4	R/W	R	H'00	H'FDD7	8
Status register 1	STR1	R/W	R	H'00	H'FE3A	8
Status register 2	STR2	R/W	R	H'00	H'FE3E	8
Status register 3	STR3	R/W	R	H'00	H'FE32	8
Status register 4	STR4	R/W	R	H'00	H'FDD8	8



		R	/W	Initial		Data Bus
Register Name	Abbreviation	Slave	Host	Value	Address	Width
Bidirectional data register 0MW	TWR0MW	R	W	H'00	H'FE20	8
Bidirectional data register 0SW	TWR0SW	W	R	H'00	H'FE20	8
Bidirectional data register 1	TWR1	R/W	R/W	H'00	H'FE21	8
Bidirectional data register 2	TWR2	R/W	R/W	H'00	H'FE22	8
Bidirectional data register 3	TWR3	R/W	R/W	H'00	H'FE23	8
Bidirectional data register 4	TWR4	R/W	R/W	H'00	H'FE24	8
Bidirectional data register 5	TWR5	R/W	R/W	H'00	H'FE25	8
Bidirectional data register 6	TWR6	R/W	R/W	H'00	H'FE26	8
Bidirectional data register 7	TWR7	R/W	R/W	H'00	H'FE27	8
Bidirectional data register 8	TWR8	R/W	R/W	H'00	H'FE28	8
Bidirectional data register 9	TWR9	R/W	R/W	H'00	H'FE29	8
Bidirectional data register 10	TWR10	R/W	R/W	H'00	H'FE2A	8
Bidirectional data register 11	TWR11	R/W	R/W	H'00	H'FE2B	8
Bidirectional data register 12	TWR12	R/W	R/W	H'00	H'FE2C	8
Bidirectional data register 13	TWR13	R/W	R/W	H'00	H'FE2D	8
Bidirectional data register 14	TWR14	R/W	R/W	H'00	H'FE2E	8
Bidirectional data register 15	TWR15	R/W	R/W	H'00	H'FE2F	8
SERIRQ control register 0	SIRQCR0	R/W		H'00	H'FE36	8
SERIRQ control register 1	SIRQCR1	R/W	_	H'00	H'FE37	8
SERIRQ control register 2	SIRQCR2	R/W	_	H'00	H'FDDA	8
SERIRQ control register 3	SIRQCR3	R/W	_	H'00	H'FDDB	8
SERIRQ control register 4	SIRQCR4	R/W		H'00	H'FE3B	8
Host interface select register	HISEL	R/W	_	H'03	H'FE3F	8
SCIF address register H	SCIFADRH	R/W		H'03	H'FDC4	8
SCIF address register L	SCIFADRL	R/W	—	H'F8	H'FDC5	8

RENESAS

Notes: R/W in the register description means as follows:

1. R/W slave indicates access from the slave (this LSI).

2. R/W host indicates access from the host.

19.3.1 Host Interface Control Registers 0 and 1 (HICR0 and HICR1)

HICR0 and HICR1 contain control bits that enable or disable LPC interface functions, control bits that determine pin output and the internal state of the LPC interface, and status flags that monitor the internal state of the LPC interface.

• HICR0

		Initial	R	/W				
Bit	Bit Name	Value	Slave	Host	Description			
7	LPC3E	0	R/W		LPC Enables 3 to 1			
6	LPC2E	0	R/W		Enable or disable the LPC interface function. When the			
5	LPC1E	0	R/W	_	LPC interface is enabled (one of the three bits is set 1), processing for data transfer between the slave (th LSI) and the host is performed using pins LAD3 to LAD0, LFRAME, LRESET, LCLK, SERIRQ, CLKRU and LPCPD.			
					• LPC3E			
					0: LPC channel 3 operation is disabled No address (LADR3) matches for IDR3, ODR3, STR3, or TWR0 to TWR15			
					1: LPC channel 3 operation is enabled			
					LPC2E			
					0: LPC channel 2 operation is disabled No address (LADR2) matches for IDR2, ODR2, or STR2			
					1: LPC channel 2 operation is enabled			
					LPC1E			
					0: LPC channel 1 operation is disabled No address (LADR1) matches for IDR1, ODR1, or STR1			
					1: LPC channel 1 operation is enabled			



		Initial	R	/W	
Bit	Bit Name	Value	Slave	Host	Description
4	FGA20E	0	R/W	_	Fast Gate A20 Function Enable
					Enables or disables the fast Gate A20 function. When the fast Gate A20 is disabled, the normal Gate A20 can be implemented by firmware controlling P81 output.
					0: Fast Gate A20 function disabled Other function (input/output) of pin P81 is enabled The internal state of GA20 output is initialized to 1
					1: Fast Gate A20 function enabled
					GA20 pin output is open-drain (external pull-up resistor (Vcc) required)
3	SDWNE	0	R/W	_	LPC Software Shutdown Enable
					Controls LPC interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 19.4.4, LPC Interface Shutdown Function (LPCPD).
					0: Normal state, LPC software shutdown setting enabled
					[Clearing conditions]
					Writing 0
					LPC hardware reset or LPC software reset
					 LPC hardware shutdown release (rising edge of LPCPD signal)
					1: LPC hardware shutdown state setting enabled Hardware shutdown state when LPCPD signal is low level
					[Setting condition]
					Writing 1 after reading SDWNE = 0



		Initial	R/W	
Bit	Bit Name	Value	Slave Host	Description
2	PMEE	0	R/W —	PME Output Enable
				Controls PME output in combination with the PMEB bit in HICR1. PME pin output is open-drain, and an external pull-up resistor (Vcc) is needed.
				PMEE PMEB
				0 X : PME output disabled, other function of pin is enabled
				1 0 : PME output enabled, PME pin output goes to 0 level
				1 1 : PME output enabled, PME pin output is high-impedance
1	LSMIE	0	R/W —	LSMI output Enable
				Controls LSMI output in combination with the LSMIB bit in HICR1. LSMI pin output is open-drain, and an external pull-up resistor (Vcc) is needed.
				LSMIE LSMIB
				0 X : LSMI output disabled, other function of pin is enabled
				1 0 : LSMI output enabled, LSMI pin output goes to 0 level
				1 1 : LSMI output enabled, LSMI pin output is Hi-Z
0	LSCIE	0	R/W —	LSCI output Enable
				Controls LSCI output in combination with the LSCIB bit in HICR1. LSCI pin output is open-drain, and an external pull-up resistor (Vcc) is needed.
				LSCIE LSCIB
				0 X : LSCI output disabled, other function of pin is enabled
				1 0 : LSCI output enabled, LSCI pin output goes to 0 level
				1 1 : LSCI output enabled, LSCI pin output is high-impedance

RENESAS

[Legend]

X: Don't care

• HICR1

		Initial	R	/W	
Bit	Bit Name	Value	Slave	Host	Description
7	LPCBSY	0	R		LPC Busy
					Indicates that the LPC interface is processing a transfer cycle.
					0: LPC interface is in transfer cycle wait state
					• Bus idle, or transfer cycle not subject to processing is in progress
					Cycle type or address indeterminate during transfer cycle
					[Clearing conditions]
					LPC hardware reset or LPC software reset
					LPC hardware shutdown or LPC software shutdown
					• Forced termination (abort) of transfer cycle subject to processing
					 Normal termination of transfer cycle subject to processing
					1: LPC interface is performing transfer cycle processing
					[Setting condition]
					Match of cycle type and address

		Initial	R/W		
Bit	Bit Name	Value	Slave	Host	Description
6	CLKREQ	0	R	—	LCLK Request
					Indicates that the LPC interface's SERIRQ output is requesting a restart of LCLK.
					0: No LCLK restart request
					[Clearing conditions]
					LPC hardware reset or LPC software reset
					LPC hardware shutdown or LPC software shutdown
					 There are no further interrupts for transfer to the host in quiet mode in which SERIRQ is set to continuous mode
					1: LCLK restart request issued
					[Setting condition]
					In quiet mode, SERIRQ interrupt output becomes necessary while LCLK is stopped
5	IRQBSY	0	R	_	SERIRQ Busy
					Indicates that the LPC interface's SERIRQ is engaged in transfer processing.
					0: SERIRQ transfer frame wait state
					[Clearing conditions]
					LPC hardware reset or LPC software reset
					 LPC hardware shutdown or LPC software shutdown
					End of SERIRQ transfer frame
					1: SERIRQ transfer processing in progress
					[Setting condition]
					Start of SERIRQ transfer frame



		Initial	R/W	
Bit	Bit Name	Value	Slave Host	_ Description
4	LRSTB	0	R/W —	LPC Software Reset Bit
				Resets the LPC interface. For the scope of initialization by an LPC reset, see section 19.4.4, LPC Interface Shutdown Function (LPCPD).
				0: Normal state
				[Clearing conditions]
				• Writing 0
				LPC hardware reset
				1: LPC software reset state
				[Setting condition]
	0014010		D 444	Writing 1 after reading LRSTB = 0
3	SDWNB	0	R/W —	LPC Software Shutdown Bit
				Controls LPC interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 19.4.4, LPC Interface Shutdown Function (LPCPD).
				0: Normal state
				[Clearing conditions]
				Writing 0
				LPC hardware reset or LPC software reset
				LPC hardware shutdown
				(falling edge of \overline{LPCPD} signal when SDWNE = 1)
				LPC hardware shutdown release
				(rising edge of \overline{LPCPD} signal when SDWNE = 0)
				1: LPC software shutdown state
				[Setting condition]
				Writing 1 after reading SDWNB = 0
2	PMEB	0	R/W —	PME Output Bit
				Controls PME output in combination with the PMEE bit. For details, refer to description on the PMEE bit in HICR0.
1	LSMIB	0	R/W —	LSMI Output Bit
				Controls LSMI output in combination with the LSMIE bit. For details, refer to description on the LSMIE bit in HICR0.

		Initial	R/W	
Bit	Bit Name	Value	Slave Host	Description
0	LSCIB	0	R/W —	LSCI output Bit
				Controls LSCI output in combination with the LSCIE bit. For details, refer to description on the LSCIE bit in HICR0.

19.3.2 Host Interface Control Registers 2 and 3 (HICR2 and HICR3)

HICR2 controls interrupts to an LPC interface slave (this LSI). The bit 7 in HICR3 and HICR2 monitor the states of the LPC interface pins. Bits 6 to 0 in HICR2 are initialized to H'00 by a reset. The states of other bits are decided by the pin states. The pin states can be monitored by the pin monitoring bits regardless of the LPC interface operating state or the operating state of the functions that use pin multiplexing.

• HICR2

		Initial	R/W		
Bit	Bit Name	Value	Slave	Host	Description
7	GA20	Undefined	R		GA20 Pin Monitor
6	LRST	0	R/(W)*		LPC Reset Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when an LPC hardware reset occurs.
					0: [Clearing condition]
					Writing 0 after reading LRST = 1
					1: [Setting condition]
					LRESET pin falling edge detection
5	SDWN	0	R/(W)*		LPC Shutdown Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when an LPC hardware shutdown request is generated.
					0: [Clearing conditions]
					• Writing 0 after reading SDWN = 1
					LPC hardware reset
					(IRESET pin falling edge detection)
					• LPC software reset (LRSTB = 1)
					1: [Setting condition]
					LPCPD pin falling edge detection



		Initial	R/	N	
Bit	Bit Name	Value	Slave	Host	Description
4	ABRT	0	R/(W)*		LPC Abort Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when a forced termination (abort) of an LPC transfer cycle occurs.
					0: [Clearing conditions]
					• Writing 0 after reading ABRT = 1
					LPC hardware reset
					(IRESET pin falling edge detection)
					• LPC software reset (LRSTB = 1)
					LPC hardware shutdown
					(SDWNE = 1 and \overline{LPCPD} pin falling edge detection)
					 LPC software shutdown (SDWNB = 1)
					1: [Setting condition]
					LFRAME pin falling edge detection during LPC transfer cycle
3	IBFIE3	0	R/W	_	IDR3 and TWR Receive Complete interrupt Enable
					Enables or disables IBFI3 interrupt to the slave (this LSI).
					0: Input data register IDR3 and TWR receive
					complete interrupt requests disabled
					1: [When TWRE = 0 in LADR3]
					Input data register (IDR3) receive complete interrupt requests enabled
					[When TWRE = 1 in LADR3]
					Input data register (IDR3) and TWR receive complete interrupt requests enabled
2	IBFIE2	0	R/W	_	IDR2 Receive Complete interrupt Enable
					Enables or disables IBFI2 interrupt to the slave (this LSI).
					0: Input data register (IDR2) receive complete interrupt requests disabled
					1: Input data register (IDR2) receive complete interrupt requests enabled

		Initial	R/	W		
Bit	Bit Name	Value	Slave	Host	Description	
1	IBFIE1	0	R/W	—	IDR1 Receive Complete interrupt Enable	
			Enables or disables IBFI1 interrupt to the LSI).		Enables or disables IBFI1 interrupt to the slave (this LSI).	
					0: Input data register (IDR1) receive complete interrupt requests disabled	
					1: Input data register (IDR1) receive complete interrupt requests enabled	
0	ERRIE	0	R/W	_	Error Interrupt Enable	
					Enables or disables ERRI interrupt to the slave (this LSI).	
					0: Error interrupt requests disabled	
					1: Error interrupt requests enabled	
Mater	later * Only 0 and he written to hits 0 to 4 to clear the flam					

Note: * Only 0 can be written to bits 6 to 4, to clear the flag.

_ _ _ _

• HICR3

			R	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	LFRAME	Undefined	R	_	LFRAME Pin Monitor
6	CLKRUN	Undefined	R		CLKRUN Pin Monitor
5	SERIRQ	Undefined	R		SERIRQ Pin Monitor
4	LRESET	Undefined	R		LRESET Pin Monitor
3	LPCPD	Undefined	R		LPCPD Pin Monitor
2	PME	Undefined	R	_	PME Pin Monitor
1	LSMI	Undefined	R		LSMI Pin Monitor
0	LSCI	Undefined	R		LSCI Pin Monitor

19.3.3 Host Interface Control Register 4 (HICR4)

HICR4 enables/disables channel 4 and controls interrupts to the channel 4 of an LPC interface slave (this LSI).

		Initial	R/W	
Bit	Bit Name	Value	Slave Host	_ Description
7	_	0	R/W —	Reserved
				The initial value should not be changed.
6	LPC4E	0	R/W —	LPC Enable 4
				0: LPC channel 4 is disabled
				For IDR4, ODR4, and STR4, address (LADR4) match is not occurred.
				1: LPC channel 4 enabled
5	IBFIE4	0	R/W —	IDR4 Receive Completion Interrupt Enable
				Enables or disables IBFI4 interrupt to the slave (this LSI).
				 Input data register (IDR4) receive complete interrupt requests disabled
				1: Input data register (IDR4) receive complete
				interrupt requests enabled
4 to 0) —	All 0	R/W —	Reserved
				The initial value should not be changed.



19.3.4 Host Interface Control Register 5 (HICR5)

HICR5 enables or disables the operation of the SCIF interface, and controls OBEI interrupts.

	Initial	R/W	
Bit Name	Value	Slave Hos	t Description
OBEIE	0	R/W —	Output Buffer Empty Interrupt Enable
			Enables or disables OBEI interrupts (for this LSI).
			0: Output buffer empty interrupt request is disabled
			1: Output buffer empty interrupt request is enabled
OBEI	0	R/W —	Output Buffer Empty Interrupt Flag
			0: [Clearing conditions]
			 Writing 0 after reading OBEI = 1
			LPC hardware reset or LPC software reset
			1: [Setting condition]
			When one of OBF1, OBF2, OBF3A, OBF3B, and OBF4 is cleared
_	All 0	R/W —	Reserved
			The initial value should not be changed.
SCIFE	0	R/W —	SCIF Enable
			Enables or disables access from the LPC host of the SCIF.
			0: Disables access from the LPC host of the SCIF
			1: Enables access from the LPC host of the SCIF
_	All 0	R/W —	Reserved
			The initial value should not be changed.
	OBEI OBEI SCIFE	OBEIE 0 OBEI 0 — All 0 SCIFE 0	Initial Initial Bit Name Value Slave OBEIE 0 R/W — OBEI 0 R/W — OBEI 0 R/W — SCIFE 0 R/W —



19.3.5 LPC Channel 1 Address Registers H and L (LADR1H and LADR1L)

LADR1 sets the LPC channel 1 host address. The LADR1 contents must not be changed while channel 1 is operating (while LPC1E is set to 1).

• LADR1H

		Initial	R/W	
Bit	Bit Name	Value	Slave Host	Description
7	Bit 15	0	R/W —	Channel 1 Address Bits 15 to 8
6	Bit 14	0	R/W —	Set the LPC channel 1 host address.
5	Bit 13	0	R/W —	
4	Bit 12	0	R/W —	
3	Bit 11	0	R/W —	
2	Bit 10	0	R/W —	
1	Bit 9	0	R/W —	
0	Bit 8	0	R/W —	

• LADR1L

		Initial	R/W	
Bit	Bit Name	Value	Slave Host	Description
7	Bit 7	0	R/W —	Channel 1 Address Bits 7 to 3
6	Bit 6	1	R/W —	Set the LPC channel 1 host address.
5	Bit 5	1	R/W —	
4	Bit 4	0	R/W —	
3	Bit 3	0	R/W —	
2	Bit 2	0	R/W —	Reserved
				This bit is ignored when an address match is decided.
1	Bit 1	0	R/W —	Channel 1 Address Bits 1 and 0
0	Bit 0	0	R/W —	Set the LPC channel 1 host address.
2	Bit 2 Bit 1	0	R/W —	This bit is ignored when an address decided. Channel 1 Address Bits 1 and 0

• Host select register

	I/O Addre	Transfer		
Bits 5 to 3	Bit 2	Bits 1 and 0	Cycle	Host Select Register
Bits 15 to 3 in LADR1	0	Bits 1 and 0 in LADR1	I/O write	IDR1 write (data)
Bits 15 to 3 in LADR1	1	Bits 1 and 0 in LADR1	I/O write	IDR1 write (command)
Bits 15 to 3 in LADR1	0	Bits 1 and 0 in LADR1	I/O read	ODR1 read
Bits 15 to 3 in LADR1	1	Bits 1 and 0 in LADR1	I/O read	STR1 read

Note: When channel 1 is used, the content of LADR1 must be set so that the addresses for channels 2, 3, 4, and SCIF are different.

19.3.6 LPC Channel 2 Address Registers H and L (LADR2H and LADR2L)

LADR2 sets the LPC channel 2 host address. The LADR2 contents must not be changed while channel 2 is operating (while LPC2E is set to 1).

• LADR2H

		Initial	R/	W	
Bit	Bit Name	Value	Slave	Host	Description
7	Bit 15	0	R/W	—	Channel 2 Address Bits 15 to 8
6	Bit 14	0	R/W		Set the LPC channel 2 host address.
5	Bit 13	0	R/W	—	
4	Bit 12	0	R/W		
3	Bit 11	0	R/W		
2	Bit 10	0	R/W		
1	Bit 9	0	R/W	—	
0	Bit 8	0	R/W		

• LADR2L

		Initial	R/W		
Bit	Bit Name	Value	Slave	Host	Description
7	Bit 7	0	R/W	_	Channel 2 Address Bits 7 to 3
6	Bit 6	1	R/W	_	Set the LPC channel 2 host address.
5	Bit 5	1	R/W	—	
4	Bit 4	0	R/W	_	
3	Bit 3	0	R/W	_	
2	Bit 2	0	R/W	_	Reserved
					This bit is ignored when an address match is decided.
1	Bit 1	1	R/W	_	Channel 2 Address Bits 1 and 0
0	Bit 0	0	R/W		Set the LPC channel 2 host address.

• Host select register

	I/O Addre	Transfer		
Bits 5 to 3	Bit 2	Bits 1 and 0	Cycle	Host Select Register
Bits 15 to 3 in LADR2	0	Bits 1 and 0 in LADR2	I/O write	IDR2 write (data)
Bits 15 to 3 in LADR2	1	Bits 1 and 0 in LADR2	I/O write	IDR2 write (command)
Bits 15 to 3 in LADR2	0	Bits 1 and 0 in LADR2	I/O read	ODR2 read
Bits 15 to 3 in LADR2	1	Bits 1 and 0 in LADR2	I/O read	STR2 read

Note: When channel 2 is used, the content of LADR2 must be set so that the addresses for channels 1, 3, 4, and SCIF are different.

LPC Channel 3 Address Registers H and L (LADR3H and LADR3L) 19.3.7

LADR3 sets the LPC channel 3 host address and controls the operation of the bidirectional data registers. The contents of the address fields in LADR3 must not be changed while channel 3 is operating (while LPC3E is set to 1).

LADR3H •

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	Bit 15	0	R/W	_	Channel 3 Address Bits 15 to 8
6	Bit 14	0	R/W		Set the LPC channel 3 host address.
5	Bit 13	0	R/W	_	
4	Bit 12	0	R/W	_	
3	Bit 11	0	R/W		
2	Bit 10	0	R/W	—	
1	Bit 9	0	R/W	_	
0	Bit 8	0	R/W	_	

LADR3L •

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	Bit 7	0	R/W	_	Channel 3 Address Bits 7 to 3
6	Bit 6	0	R/W	—	Set the LPC channel 3 host address.
5	Bit 5	0	R/W	—	
4	Bit 4	0	R/W	_	
3	Bit 3	0	R/W	_	
2	_	0	R/W		Reserved
					The initial value should not be changed.
1	Bit 1	0	R/W	_	Channel 3 Address Bit 1
					Sets the LPC channel 3 host address.
0	TWRE	0	R/W	_	Bidirectional Data Register Enable
					Enables or disables bidirectional data register operation.
					0: TWR operation is disabled
					TWR-related I/O address match determination is halted
					1: TWR operation is enabled



When LPC3E = 1, an I/O address received in an LPC I/O cycle is compared with the contents of LADR3. When determining an IDR3, ODR3, or STR3 address match, bit 0 in LADR3 is regarded as 0, and the value of bit 2 is ignored. When determining a TWR0 to TWR15 address match, bit 4 in LADR3 is inverted, and the values of bits 3 to 0 are ignored.

Host select register

		I/O Addro	ess		Transfer	
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Host Select Register
Bit 4	Bit 3	0	Bit 1	0	I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 0$
Bit 4	Bit 3	1	Bit 1	0	I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 1$
Bit 4	Bit 3	0	Bit 1	0	I/O read	ODR3 read
Bit 4	Bit 3	1	Bit 1	0	I/O read	STR3 read
Bit 4	0	0	0	0	I/O write	TWR0MW write
Bit 4	0	0	0	1	I/O write	TWR1 to TWR15 write
	:	:	:	:		
	1	1	1	1		
Bit 4	0	0	0	0	I/O read	TWR0SW read
Bit 4	0	0	0	1	I/O read	TWR1 to TWR15 read
	:	:	:	:		
	1	1	1	1		

Note: When channel 3 is used, the content of LADR3 must be set so that the addresses for channels 1, 2, 4, and SCIF are different.

19.3.8 LPC Channel 4 Address Registers H and L (LADR4H and LADR4L)

LADR4 sets the LPC channel 4 host address. The LADR4 contents must not be changed while channel 4 is operating (while LPC4E is set to 1).

• LADR4H

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	Bit 15	0	R/W	_	Channel 4 Address Bits 15 to 8
6	Bit 14	0	R/W	—	Set the LPC channel 4 host address.
5	Bit 13	0	R/W	—	
4	Bit 12	0	R/W	—	
3	Bit 11	0	R/W	—	
2	Bit 10	0	R/W		
1	Bit 9	0	R/W		
0	Bit 8	0	R/W	—	

• LADR4L

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	Bit 7	0	R/W	_	Channel 4 Address Bits 7 to 3
6	Bit 6	0	R/W	_	Set the LPC channel 4 host address.
5	Bit 5	0	R/W	_	
4	Bit 4	0	R/W	_	
3	Bit 3	0	R/W	_	
2	Bit2	0	R/W	_	Reserved
					This bit is ignored when an address match is decided.
1	Bit 1	0	R/W	_	Channel 4 Address Bits 1 and 0
0	Bit 0	0	R/W		Set the LPC channel 4 host address.

Host select register

	I/O Addre	Transfer		
Bits 5 to 3	Bit 2	Bits 1 and 0	Cycle	Host Select Register
Bits 15 to 3 in LADR4	0	Bits 1 and 0 in LADR4	I/O write	IDR4 write (data)
Bits 15 to 3 in LADR4	1	Bits 1 and 0 in LADR4	I/O write	IDR4 write (command)
Bits 15 to 3 in LADR4	0	Bits 1 and 0 in LADR4	I/O read	ODR4 read
Bits 15 to 3 in LADR4	1	Bits 1 and 0 in LADR4	I/O read	STR4 read

Note: When channel 4 is used, the content of LADR4 must be set so that the addresses for channels 1, 2, 3 and SCIF are different.

19.3.9 Input Data Registers 1 to 4 (IDR1 to IDR4)

IDR1 to IDR4 are 8-bit read-only registers for the slave (this LSI), and 8-bit write-only registers for the host. The registers selected from the host according to the I/O address are shown in the following table. Data transferred in an LPC I/O write cycle is written to the selected register. The value of bit 2 of the I/O address is latched into the C/\overline{D} bit in STR, to indicate whether the written information is a command or data. The initial values of IDR1 to IDR4 are H'00.

		I/O Addres	Transfer			
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Host Register Selection
Bits 15 to 4	Bit 3	0	Bit 1	Bit 0	I/O write	IDRn write, $C/\overline{D}n \leftarrow 0$
Bits 15 to 4	Bit 3	1	Bit 1	Bit 0	I/O write	IDRn write, $C/\overline{D}n \leftarrow 1$

n = 1 to 4

19.3.10 Output Data Registers 1 to 4 (ODR1 to ODR4)

ODR1 to ODR4 are 8-bit readable/writable registers for the slave (this LSI), and 8-bit read-only registers for the host. The registers selected from the host according to the I/O address are shown in the following table. In an LPC I/O read cycle, the data in the selected register is transferred to the host. The initial values of ODR1 to ODR4 are H'00.

		I/O Addres	s	Transfer		
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Host Register Selection
Bits 15 to 4	Bit 3	0	Bit1	Bit 0	I/O read	ODRn read
n = 1 to 4						

19.3.11 Bidirectional Data Registers 0 to 15 (TWR0 to TWR15)

TWR0 to TWR15 are sixteen 8-bit readable/writable registers to both the slave (this LSI) and host. In TWR0, however, two registers (TWR0MW and TWR0SW) are allocated to the same address for both the host and the slave addresses. TWR0MW is a write-only register for the host, and a read-only register for the slave, while TWR0SW is a write-only register for the slave and a readonly register for the host. When the host and slave begin a write, after the respective registers of TWR0 have been written to, arbitration for simultaneous access is performed by checking the status flags whether or not those writes were valid. When the host has access rights, TWR0MW is selected in TWR0 and the state of TWR0MW is returned when the host reads TWR0SW. Attempts by the slave to write to TWR0SW are invalid. When the slave has access rights, TWR0MW. Attempts by the host to write to TWR0MW are invalid. For the registers selected from the host according to the I/O address, see section 19.3.7, LPC Channel 3 Address Registers H and L (LADR3H and LADR3L).

Data transferred in an LPC I/O write cycle is written to the selected register; in an LPC I/O read cycle, the data in the selected register is transferred to the host. The initial values of TWR0 to TWR15 are H'00.

19.3.12 Status Registers 1 to 4 (STR1 to STR4)

STR1 to STR4 are 8-bit registers that indicate status information during LPC interface processing. The registers selected from the host according to the I/O address are shown in the following table. In an LPC I/O read cycle, the data in the selected register is transferred to the host.

		I/O Addres	Transfer			
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Host Register Selection
Bits 15 to 4	Bit 3	1	Bit1	Bit 0	I/O read	STRn read

RENESAS


n = 1 to 4

• STR1

			R/\	N	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU17	0	R/W	R	Defined by User
6	DBU16	0	R/W	R	The user can use these bits as necessary.
5	DBU15	0	R/W	R	
4	DBU14	0	R/W	R	
3	C/D1	0	R	R	Command/Data
					When the host writes to IDR1, bit 2 of the I/O address is written into this bit to indicate whether IDR1 contains data or a command.
					0: Content of input data register (IDR1) is a data
					1: Content of input data register (IDR1) is a command
2	DBU12	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF1	0	R	R	Input Buffer Full
					This bit is an internal interrupt source to the slave (this LSI). The IBF1 flag setting and clearing conditions are different when the fast Gate A20 is used. For details, see table 19.5.
					0: [Clearing condition]
					When the slave reads IDR1
					1: [Setting condition]
					When the host writes to IDR1 in I/O write cycle
0	OBF1	0	R/(W)*	R	Output Buffer Full
					0: [Clearing conditions]
					When the host reads ODR1 in I/O read cycle
					• When the slave writes 0 to the OBF1 bit
					1: [Setting condition]
					When the slave writes to ODR1

STR2 ٠

			R/\	N	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU27	0	R/W	R	Defined by User
6	DBU26	0	R/W	R	The user can use these bits as necessary.
5	DBU25	0	R/W	R	
4	DBU24	0	R/W	R	
3	C/D2	0	R	R	Command/Data
					When the host writes to IDR2, bit 2 of the I/O address is written into this bit to indicate whether IDR2 contains data or a command.
					0: Content of input data register (IDR2) is a data
					1: Content of input data register (IDR2) is a command
2	DBU22	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF2	0	R	R	Input Buffer Full
					This bit is an internal interrupt source to the slave (this LSI).
					0: [Clearing condition]
					When the slave reads IDR2
					1: [Setting condition]
					When the host writes to IDR2 in I/O write cycle
0	OBF2	0	R/(W)*	R	Output Buffer Full
					0: [Clearing conditions]
					• When the host reads ODR2 in I/O read cycle
					When the slave writes 0 to the OBF2 bit
					1: [Setting condition]
					When the slave writes to ODR2



STR3 (TWRE = 1 or SELSTR3 = 0) ٠

			R/\	N	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	IBF3B	0	R	R	Bidirectional Data Register Input Buffer Full Flag
					This is an internal interrupt source to the slave (this LSI).
					0: [Clearing condition]
					When the slave reads TWR15
					1: [Setting condition]
					When the host writes to TWR15 in I/O write cycle
6	OBF3B	0	R/(W)*	R	Bidirectional Data Register Output Buffer Full Flag
					0: [Clearing conditions]
					• When the host reads TWR15 in I/O read cycle
					When the slave writes 0 to the OBF3B bit
					1: [Setting condition]
					When the slave writes to TWR15
5	MWMF	0	R	R	Master Write Mode Flag
					0: [Clearing condition]
					When the slave reads TWR15
					1: [Setting condition]
					When the host writes to TWR0 in I/O write cycle while SWMF = 0
4	SWMF	0	R/(W)*	R	Slave Write Mode Flag
					In the event of simultaneous writes by the master and the slave, the master write has priority.
					0: [Clearing conditions]
					• When the host reads TWR15 in I/O read cycle
					When the slave writes 0 to the SWMF bit
					1: [Setting condition]
					When the slave writes to TWR0 while $MWMF = 0$

			R/\	N	
Bit	Bit Name	Initial Value	Slave	Host	Description
3	C/D3	0	R	R	Command/Data Flag
					When the host writes to IDR3, bit 2 of the I/O address is written into this bit to indicate whether IDR3 contains data or a command.
					0: Content of input data register (IDR3) is a data.
					1: Content of input data register (IDR3) is a command.
2	DBU32	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF3A	0	R	R	Input Buffer Full
					This bit is an internal interrupt source to the slave (this LSI).
					0: [Clearing condition]
					When the slave reads IDR3
					1: [Setting condition]
					When the host writes to IDR3 in I/O write cycle
0	OBF3A	0	R/(W)*	R	Output Buffer Full
					0: [Clearing conditions]
					• When the host reads ODR3 in I/O read cycle
					When the slave writes 0 to the OBF3 bit
					1: [Setting condition]
					When the slave writes to ODR3
Note:	* Only	0 can be writte	en to clea	ar the f	lag



• STR3 (TWRE = 0 and SELSTR3 = 1)

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU37	0	R/W	R	Defined by User
6	DBU36	0	R/W	R	The user can use these bits as necessary.
5	DBU35	0	R/W	R	
4	DBU34	0	R/W	R	
3	C/D3	0	R	R	Command/Data Flag
					When the host writes to IDR3, bit 2 of the I/O address is written into this bit to indicate whether IDR3 contains data or a command.
					0: Content of input data register (IDR3) is a data
					1: Content of input data register (IDR3) is a command
2	DBU32	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF3	0	R	R	Input Buffer Full
					This bit is an internal interrupt source to the slave (this LSI).
					0: [Clearing condition]
					When the slave reads IDR3
					1: [Setting condition]
					When the host writes to IDR3 in I/O write cycle
0	OBF3	0	R/(W)*	R	Output Buffer Full
					0: [Clearing conditions]
					• When the host reads ODR3 in I/O read cycle
					• When the slave writes 0 to the OBF3 bit
					1: [Setting condition]
					When the slave writes to ODR3

• STR4

			R/	N	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU47	0	R/W	R	Defined by User
6	DBU46	0	R/W	R	The user can use these bits as necessary.
5	DBU45	0	R/W	R	
4	DBU44	0	R/W	R	
3	C/D4	0	R	R	Command/Data Flag
					When the host writes to IDR4, bit 2 of the I/O address is written into this bit to indicate whether IDR4 contains data or a command.
					0: Content of input data register (IDR4) is a data.
					1: Content of input data register (IDR4) is a command.
2	DBU42	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF4	0	R	R	Input Buffer Full
					This bit is an internal interrupt source to the slave (this LSI).
					0: [Clearing condition]
					When the slave reads IDR4
					1: [Setting condition]
					When the host writes to IDR4 in I/O write cycle
0	OBF4	0	R/(W)*	R	Output Buffer Full
					0: [Clearing conditions]
					• When the host reads ODR4 in I/O read cycle
					• When the slave writes 0 to the OBF4 bit
					1: [Setting condition]
					When the slave writes to ODR4



19.3.13 SERIRQ Control Register 0 (SIRQCR0)

SIRQCR0 contains status bits that indicate the SERIRQ operating mode and bits that specify SERIRQ interrupt sources.

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	Q/C	0	R		Quiet/Continuous Mode Flag
					Indicates the mode specified by the host at the end of an SERIRQ transfer cycle (stop frame).
					0: Continuous mode
					[Clearing conditions]
					LPC hardware reset, LPC software reset
					 Specification by SERIRQ transfer cycle stop frame.
					1: Quiet mode
					[Setting condition]
					Specification by SERIRQ transfer cycle stop frame.
6	SELREQ	0	R/W		Start Frame Initiation Request Select
					Selects the condition of a start frame initiation request when a host interrupt request is cleared in quiet mode.
					0: Start frame initiation is requested when all interrupt requests are cleared.
					1: Start frame initiation is requested when one or more interrupt requests are cleared.
5	IEDIR2	0	R/W	_	Interrupt Enable Direct Mode 2
					Selects whether an SERIRQ interrupt generation of LPC channel 2 is affected only by a host interrupt enable bit or by an OBF flag in addition to the enable bit.
					0: A host interrupt is generated when both the enable bit and the corresponding OBF flag are set.
					1: A host interrupt is generated when the enable bit is set.

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
4	SMIE3B	0	R/W		Host SMI Interrupt Enable 3B
					Enables or disables an SMI interrupt request when OBF3B is set by a TWR15 write.
					0: Host SMI interrupt request by OBF3B and SMIE3B is disabled.
					[Clearing conditions]
					Writing 0 to SMIE3B
					LPC hardware reset, LPC software reset
					• Clearing OBF3B to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					Host SMI interrupt request by setting OBF3B to 1 is enabled.
					[When IEDIR3 = 1]
					Host SMI interrupt is requested.
					[Setting condition]
					Writing 1 after reading SMIE3B = 0
3	SMIE3A	0	R/W	_	Host SMI Interrupt Enable 3A
					Enables or disables an SMI interrupt request when OBF3A is set by an ODR3 write.
					0: Host SMI interrupt request by OBF3A and SMIE3A is disabled.
					[Clearing conditions]
					Writing 0 to SMIE3A
					LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					Host SMI interrupt request by setting is enabled.
					[When IEDIR3 = 1]
					Host SMI interrupt is requested.
					[Setting condition]
					Writing 1 after reading SMIE3A = 0

			R/	w	
Bit	Bit Name	Initial Value	Slave	Host	Description
2	SMIE2	0	R/W	_	Host SMI Interrupt Enable 2
					Enables or disables an SMI interrupt request when OBF2 is set by an ODR2 write.
					0: Host SMI interrupt request by OBF2 and SMIE2 is disabled.
					[Clearing conditions]
					Writing 0 to SMIE2
					LPC hardware reset, LPC software reset
					 Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					Host SMI interrupt request by setting OBF2 to 1 is enabled.
					[When IEDIR2 = 1]
					Host SMI interrupt is requested.
					[Setting condition]
					Writing 1 after reading SMIE2 = 0
1	IRQ12E1	0	R/W	_	Host IRQ12 Interrupt Enable 1
					Enables or disables an HIRQ12 interrupt request when OBF1 is set by an ODR1 write.
					0: HIRQ12 interrupt request by OBF1 and IRQ12E1 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ12E1
					LPC hardware reset, LPC software reset
					Clearing OBF1 to 0
					1: HIRQ12 interrupt request by setting OBF1 to 1 is enabled.
					[Setting condition]
					Writing 1 after reading IRQ12E1 = 0

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
0	IRQ1E1	0	R/W		Host IRQ1 Interrupt Enable 1
					Enables or disables a host HIRQ1 interrupt request when OBF1 is set by an ODR1 write.
					0: HIRQ1 interrupt request by OBF1 and IRQ1E1 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ1E1
					LPC hardware reset, LPC software reset
					Clearing OBF1 to 0
					1: HIRQ1 interrupt request by setting OBF1 to 1 is enabled.
					[Setting condition]
					Writing 1 after reading IRQ1E1 = 0



19.3.14 SERIRQ Control Register 1 (SIRQCR1)

SIRQCR1 contains status bits that indicate the SERIRQ operating mode and bits that specify SERIRQ interrupt sources.

		R/	w	
Bit	Bit Name	Initial Value Slave	Host	Description
7	IRQ11E3	0 R/W		Host IRQ11 Interrupt Enable 3
				Enables or disables an HIRQ11 interrupt request when OBF3A is set by an ODR3 write.
				0: HIRQ11 interrupt request by OBF3A and IRQE11E3 is disabled.
				[Clearing conditions]
				Writing 0 to IRQ11E3
				LPC hardware reset, LPC software reset
				 Clearing OBF3A to 0 (when IEDIR3 = 0)
				1: [When IEDIR3 = 0]
				HIRQ11 interrupt request by setting OBF3A to 1 is enabled.
				[When IEDIR3 = 1]
				HIRQ11 interrupt is requested.
				[Setting condition]
				Writing 1 after reading IRQ11E3 = 0
6	IRQ10E3	0 R/W		Host IRQ10 Interrupt Enable 3
				Enables or disables an HIRQ10 interrupt request when OBF3A is set by an ODR3 write.
				0: HIRQ10 interrupt request by OBF3A and IRQE10E3 is disabled.
				[Clearing conditions]
				Writing 0 to IRQ10E3
				LPC hardware reset, LPC software reset
				 Clearing OBF3A to 0 (when IEDIR3 = 0)
				1: [When IEDIR3 = 0]
				HIRQ10 interrupt request by setting OBF3A to 1 is enabled.
				[When IEDIR3 = 1]
				HIRQ10 interrupt is requested.
				[Setting condition]
				Writing 1 after reading IRQ10E3 = 0

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
5	IRQ9E3	0	R/W	_	Host IRQ9 Interrupt Enable 3
					Enables or disables an HIRQ9 interrupt request when OBF3A is set by an ODR3 write.
					0: HIRQ9 interrupt request by OBF3A and IRQE9E3 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ9E3
					LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					HIRQ9 interrupt request by setting OBF3A to 1 is enabled.
					[When IEDIR3 = 1]
					HIRQ9 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ9E3 = 0
4	IRQ6E3	0	R/W	—	Host IRQ6 Interrupt Enable 3
					Enables or disables an HIRQ6 interrupt request when OBF3A is set by an ODR3 write.
					0: HIRQ6 interrupt request by OBF3A and IRQE6E3 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ6E3
					LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					HIRQ6 interrupt request by setting OBF3A to 1 is enabled.
					[When IEDIR3 = 1]
					HIRQ6 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ6E3 = 0

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
3	IRQ11E2	0	R/W	_	Host IRQ11 Interrupt Enable 2
					Enables or disables an HIRQ11 interrupt request when OBF2 is set by an oDR2 write.
					0: HIRQ11 interrupt request by OBF2 and IRQE11E2 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ11E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ11 interrupt request by setting OBF2 to 1 is enabled.
					[When IEDIR2 = 1]
					HIRQ11 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ11E2 = 0
2	IRQ10E2	0	R/W		Host IRQ10 Interrupt Enable 2
					Enables or disables an HIRQ10 interrupt request when OBF2 is set by an ODR2 write.
					0: HIRQ10 interrupt request by OBF2 and IRQE10E2 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ10E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ10 interrupt request by setting OBF2 to 1 is enabled.
					[When IEDIR2 = 1]
					HIRQ10 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ10E2 = 0

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
1	IRQ9E2	0	R/W		Host IRQ9 Interrupt Enable 2
					Enables or disables an HIRQ9 interrupt request when OBF2 is set by an oDR2 write.
					0: HIRQ9 interrupt request by OBF2 and IRQE9E2 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ9E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ9 interrupt request by setting OBF2 to 1 is enabled.
					[When IEDIR2 = 1]
					HIRQ9 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ9E2 = 0
0	IRQ6E2	0	R/W	—	Host IRQ6 Interrupt Enable 3
					Enables or disables an HIRQ6 interrupt request when OBF2 is set by an oDR2 write.
					0: HIRQ6 interrupt request by OBF2 and IRQE6E2 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ6E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ6 interrupt request by setting OBF2 to 1 is enabled.
					[When IEDIR2 = 1]
					HIRQ6 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ6E2 = 0

19.3.15 SERIRQ Control Register 2 (SIRQCR2)

SIRQCR2 contains bits that enable or disable SERIRQ interrupt requests and select the host interrupt request outputs.

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	IEDIR3	0	R/W	_	Interrupt Enable Direct Mode 3
					Selects whether an SERIRQ interrupt generation of LPC channel 3 is affected only by a host interrupt enable bit or by an OBF flag in addition to the enable bit.
					0: A host interrupt is generated when both the enable bit and the corresponding OBF flag are set.
					1: A host interrupt is generated when the enable bit
					is set.
6	IEDIR4	0	R/W	—	Interrupt Enable Direct Mode 4
					Selects whether an SERIRQ interrupt generation of LPC channel 4 is affected only by a host interrupt enable bit or by an OBF flag in addition to the enable bit.
					0: A host interrupt is generated when both the enable bit and the corresponding OBF flag are set.
					1: A host interrupt is generated when the enable bit is set.



			R/	w	
Bit	Bit Name	Initial Value	Slave	Host	Description
5	IRQ11E4	0	R/W		Host IRQ11 Interrupt Enable 4
					Enables or disables an HIRQ11 interrupt request when OBF4 is set by an ODR4 write.
					0: HIRQ11 interrupt request by OBF4 and IRQE11E4 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ11E4
					LPC hardware reset, LPC software reset
					• Clearing OBF4 to 0 (when IEDIR4 = 0)
					1: [When IEDIR4 = 0]
					HIRQ11 interrupt request by setting OBF4 to 1 is enabled.
					[When IEDIR4 = 1]
					HIRQ11 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ11E4 = 0
4	IRQ10E4	0	R/W	—	Host IRQ10 Interrupt Enable 4
					Enables or disables an HIRQ10 interrupt request when OBF4 is set by an ODR4 write.
					0: HIRQ10 interrupt request by OBF4 and IRQE10E4 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ10E4
					LPC hardware reset, LPC software reset
					• Clearing OBF4 to 0 (when IEDIR4 = 0)
					1: [When IEDIR4 = 0]
					HIRQ10 interrupt request by setting OBF4 to 1 is enabled.
					[When IEDIR4 = 1]
					HIRQ10 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ10E4 = 0

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
3	IRQ9E4	0	R/W		Host IRQ9 Interrupt Enable 4
					Enables or disables an HIRQ9 interrupt request when OBF4 is set by an ODR4 write.
					0: HIRQ9 interrupt request by OBF4 and IRQE9E4 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ9E4
					LPC hardware reset, LPC software reset
					• Clearing OBF4 to 0 (when IEDIR4 = 0)
					1: [When IEDIR4 = 0]
					HIRQ9 interrupt request by setting OBF4 to 1 is enabled.
					[When IEDIR4 = 1]
					HIRQ9 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ9E4 = 0
2	IRQ6E4	0	R/W	—	Host IRQ6 Interrupt Enable 4
					Enables or disables an HIRQ6 interrupt request when OBF4 is set by an ODR4 write.
					0: HIRQ6 interrupt request by OBF4 and IRQE6E4 is disabled.
					[Clearing conditions]
					Writing 0 to IRQ6E4
					LPC hardware reset, LPC software reset
					 Clearing OBF4 to 0 (when IEDIR4 = 0)
					1: [When IEDIR4 = 0]
					HIRQ6 interrupt request by setting OBF4 to 1 is enabled.
					[When IEDIR4 = 1]
					HIRQ6 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ6E4 = 0

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
1	SMIE4	0	R/W		Host SMI Interrupt Enable 4
					Enables or disables an SMI interrupt request when OBF4 is set by an ODR4 write.
					0: Host SMI interrupt request by OBF4 and SMIE4 is disabled.
					[Clearing conditions]
					Writing 0 to SMIE4
					LPC hardware reset, LPC software reset
					 Clearing OBF4 to 0 (when IEDIR4 = 0)
					1: [When IEDIR4 = 0]
					Host SMI interrupt request by setting OBF4 to 1 is enabled.
					[When IEDIR4 = 1]
					Host SMI interrupt is requested.
					[Setting condition]
					Writing 1 after reading SMIE4 = 0
0	_	0	R/W	_	Reserved
					The initial value should not be changed.

19.3.16 SERIRQ Control Register 3 (SIRQCR3)

SIRQCR3 contains bits that select the host interrupt request outputs.

		Initial	R/W		
Bit	Bit Name	Value	Slave	Host	Description
7	SELIRQ15	0	R/W		Host IRQ Interrupt Select
6	SELIRQ14	0	R/W		These bits select the state of the output on the
5	SELIRQ13	0	R/W		SERIRQ pins.
4	SELIRQ8	0	R/W		0: SERIRQ pin output is in the Hi-Z state.
3	SELIRQ7	0	R/W	_	1: SERIRQ pin output is low.
2	SELIRQ5	0	R/W		
1	SELIRQ4	0	R/W		
0	SELIRQ3	0	R/W		

19.3.17 SERIRQ Control Register 4 (SIRQCR4)

SIRQCR4 is used to select the SERIRQ interrupt requests of the SCIF.

		Initial	R/W		
Bit	Bit Name	Value	Slave	Host	Description
7 to 4	_	All 0	R/W	—	Reserved
					The initial value should not be changed.
3	SCSIRQ3	0	R/W	—	SCIF SERIRQ Request
2	SCSIRQ2	0	R/W	_	These bits select host interrupt requests of the SCIF.
1	SCSIRQ1	0	R/W	_	0000: No host interrupt request
0	SCSIRQ0	0	R/W	_	0001: HIRQ1
					0010: SMI
					0011: HIRQ3
					0100: HIRQ4
					0101: HIRQ5
					0110: HIRQ6
					0111: HIRQ7
					1000: HIRQ8
					1001: HIRQ9
					1010: HIRQ10
					1011: HIRQ11
					1100: HIRQ12
					1101: HIRQ13
					1110: HIRQ14
					1111: HIRQ15

19.3.18 SCIF Address Register (SCIFADRH, SCIFADRL)

SCIFADR sets the host addresses of the SCIF. Do not change the contents of SCIFADR during operation of the SCIF (i.e. while SCIFE is set to 1).

• SCIFADRH

		Initial	R/W	
Bit	Bit Name	Value	Slave Host	Description
7	_	0	R/W —	SCIF Addresses 15 to 8
6	_	0	R/W —	These bits set the host addresses of the SCIF.
5		0	R/W —	-
4		0	R/W —	-
3	_	0	R/W —	-
2		0	R/W —	-
1	_	1	R/W —	-
0		1	R/W —	-
5 4 3 2 1		0 0 0 0	R/W — R/W — R/W — R/W — R/W — R/W —	These bits set the host addresses of the SC - - - - -

SCIFADRL

		Initial	R/W	
Bit	Bit Name	Value	Slave Host	Description
7	_	1	R/W —	SCIF Addresses 7 to 0
6		1	R/W —	These bits set the host addresses of the SCIF.
5	—	1	R/W —	_
4		1	R/W —	_
3		1	R/W —	_
2		0	R/W —	_
1	—	0	R/W —	_
0		0	R/W —	

Note: When the SCIF is in use, set different addresses in the SCIFADR for channels 1, 2, 3, and 4.

19.3.19 Host Interface Select Register (HISEL)

HISEL selects the function of bits 7 to 4 in STR3 and selects the output of the host interrupt request signal of each frame.

		Initial	R/	w	
Bit	Bit Name	Value	Slave Host		Description
7	SELSTR3	0	R/W		Status Register 3 Selection
					Selects the function of bits 7 to 4 in STR3 in combination with the TWRE bit in LADR3L. For details of STR3, see section 19.3.12, Status Registers 1 to 4 (STR1 to STR4).
					0: Bits 7 to 4 in STR3 indicate processing status of the LPC interface.
					1: [When TWRE = 1]
					Bits 7 to 4 in STR3 indicate processing status of the LPC interface.
					[When TWRE = 0]
					Bits 7 to 4 in STR3 are readable/writable bits which user can use as necessary.
6	SELIRQ11	0	R/W	_	Host IRQ Interrupt Select
5	SELIRQ10	0	R/W	—	These bits select the state of the output on the
4	SELIRQ9	0	R/W		SERIRQ pins.
3	SELIRQ6	0	R/W		0: [When host interrupt request is cleared]
2	SELSMI	0	R/W		SERIRQ pin output is in the Hi-Z state.
1	SELIRQ12	1	R/W		[When host interrupt request is set]
0	SELIRQ1	1	R/W		SERIRQ pin output is low.
					1: [When host interrupt request is cleared]
					SERIRQ pin output is low.
					[When host interrupt request is set]
					SERIRQ pin output is in the Hi-Z state.



19.4 Operation

19.4.1 LPC interface Activation

The LPC interface is activated by setting one of the following bits to 1: LPC3E to LPC1E in HICR0 and LPC4E in HICR4. When the LPC interface is activated, the related I/O ports (P37 to P30, P83 and P82) function as dedicated LPC interface input/output pins. In addition, setting the FGA20E, PMEE, LSMIE, and LSCIE bits to 1 adds the related I/O ports (P81, P80, PB0, and PB1) to the LPC interface's input/output pins.

Use the following procedure to activate the LPC interface after a reset release.

- 1. Read the signal line status and confirm that the LPC module can be connected. Also check that the LPC module is initialized internally.
- 2. When using channels 1, 2 and 4, set LADR1, LADR2, and LADR4 to determine the I/O address.
- 3. When using channel 3, set LADR3 to determine the I/O address and whether bidirectional data registers are to be used.
- 4. Set the enable bit (LPC4E to LPC1E) for the channel to be used.
- 5. Set the enable bits (FGA20E, PMEE, LSMIE, and LSCIE) for the additional functions to be used.
- 6. Set the selection bits for other functions (SDWNE, IEDIR).
- 7. As a precaution, clear the interrupt flags (LRST, SDWN, ABRT, OBF, and OBEI). Read IDR or TWR15 to clear IBF.
- 8. Set receive complete interrupt enable bits (IBFIE4 to IBFIE1, ERRIE, and OBEIE) as necessary.

19.4.2 LPC I/O Cycles

There are 12 types of LPC transfer cycle: LPC memory read, LPC memory write, I/O read, I/O write, DMA read, DMA write, bus master memory read, bus master memory write, bus master I/O read, bus master I/O write, FW memory read, and FW memory write. Of these, the LPC of this LSI supports I/O read and I/O write.

An LPC transfer cycle is started when the $\overline{\text{LFRAME}}$ signal goes low in the bus idle state. If the $\overline{\text{LFRAME}}$ signal goes low when the bus is not idle, this means that a forced termination (abort) of the LPC transfer cycle has been requested.



In an I/O read cycle or I/O write cycle, transfer is carried out using LAD3 to LAD0 in the following order, in synchronization with LCLK. The host can be made to wait by sending back a value other than B'0000 in the slave's synchronization return cycle, but with the LPC of this LSI a value of B'0000 always returns.

If the received address matches the host address in an LPC register (IDR, ODR, STR, and TWR), the LPC interface enters the busy state; it returns to the idle state by output of a state count 12 turnaround. Register and flag changes are made at this timing, so in the event of a transfer cycle forced termination (abort), registers and flags are not changed.

The timing of the LFRAME, LCLK, and LAD signals is shown in figures 19.2 and 19.3.

	I/O Rea	ad Cycle		I/O Write Cycle			
State Count	Contents	Drive Source	Value (3 to 0)	Contents	Drive Source	Value (3 to 0)	
1	Start	Host	0000	Start	Host	0000	
2	Cycle type/direction	Host	0000	Cycle type/direction	Host	0010	
3	Address 1	Host	Bits 15 to 12	Address 1	Host	Bits 15 to 12	
4	Address 2	Host	Bits 11 to 8	Address 2	Host	Bits 11 to 8	
5	Address 3	Host	Bits 7 to 4	Address 3	Host	Bits 7 to 4	
6	Address 4	Host	Bits 3 to 0	Address 4	Host	Bits 3 to 0	
7	Turnaround (recovery)	Host	1111	Data 1	Host	Bits 3 to 0	
8	Turnaround	None	ZZZZ	Data 2	Host	Bits 7 to 4	
9	Synchronization	Slave	0000	Turnaround (recovery)	Host	1111	
10	Data 1	Slave	Bits 3 to 0	Turnaround	None	ZZZZ	
11	Data 2	Slave	Bits 7 to 4	Synchronization	Slave	0000	
12	Turnaround (recovery)	Slave	1111	Turnaround (recovery)	Slave	1111	
13	Turnaround	None	ZZZZ	Turnaround	None	ZZZZ	

Table 19.3 LPC I/O Cycle




Figure 19.2 Typical LFRAME Timing




Figure 19.3 Abort Mechanism



19.4.3 Gate A20

The Gate A20 signal can mask address A20 to emulate the address mode of the 8086* architecture CPU used in personal computers. Normally, the Gate A20 signal can be controlled by a firmware. The fast Gate A20 function that realizes high-seed performance by hardware is enabled by setting the FGA20E bit to 1 in HICR0.

Note: An Intel microprocessor

(1) Regular Gate A20 Operation

Output of the Gate A20 signal can be controlled by an H'D1 command and data. When the slave (this LSI) receives data, it normally reads IDR1 in the interrupt handling routine activated by the IBFI1 interrupt. At this time, firmware copies bit 1 of data following an H'D1 command and outputs it on pin GA20.

(2) Fast Gate A20 Operation

The internal state of pin GA20 is initialized to 1 since the initial value of the FGA20E bit is 0. When the FGA20E bit is set to 1, pin P81/GA20 functions as the output of the fast GA20 signal. The state of pin GA20 can be monitored by reading bit GA20 in HICR2.

The initial output from this pin is 1, which is the initial value. Afterward, the host can manipulate the output from this pin by sending commands and data. This function is only available via the IDR1. The LPC decodes commands input from the host. When an H'D1 host command is detected, bit 1 of the data following the host command is output from pin GA20. This operation does not depend on firmware or interrupts, and is faster than the regular processing using interrupts. Table 19.4 shows the conditions that set and clear pin GA20. Figure 19.4 shows the GA20 output flow. Table 19.5 indicates the GA20 output signal values.

Table 19.4 GA20 Setting/Clearing Timing

Pin Name	Setting Condition	Clearing Condition
GA20	When bit 1 of the data that follows an H'D1 host command is 1	When bit 1 of the data that follows an H'D1 host command is 0






Figure 19.4 GA20 Output



Table 19.5	Fast Gate A20	Output Signals
-------------------	---------------	-----------------------

C/D1	Data/Command	Internal CPU Interrupt Flag (IBF)	GA20 (P81)	Remarks
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*1	0	1	
1	H'FF command	0	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	0 data* ²	0	0	
1	H'FF command	0	Q (0)	
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*1	0	1	(abbreviated form)
1/0	Command other than H'FF and H'D1	1	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	0 data* ²	0	0	(abbreviated form)
1/0	Command other than H'FF and H'D1	1	Q (0)	
1	H'D1 command	0	Q	Cancelled sequence
1	Command other than H'D1	1	Q	
1	H'D1 command	0	Q	Retriggered sequence
1	H'D1 command	0	Q	
1	H'D1 command	0	Q	Consecutively executed
0	Any data	0	1/0	sequences
1	H'D1 command	0	Q (1/0)	

Notes: 1. Any data with bit 1 set to 1.

2. Any data with bit 1 cleared to 0.

19.4.4 LPC Interface Shutdown Function (LPCPD)

The LPC interface can be placed in the shutdown state according to the state of the \overline{LPCPD} pin. There are two kinds of LPC interface shutdown state: LPC hardware shutdown and LPC software shutdown. The LPC hardware shutdown state is controlled by the \overline{LPCPD} pin, while the LPC software shutdown state is controlled by the SDWNB bit. In both states, the LPC interface enters the reset state by itself, and is no longer affected by external signals other than the \overline{LRESET} and \overline{LPCPD} signals.

Placing the slave in sleep mode or software standby mode is effective in reducing current dissipation in the shutdown state. If software standby mode is set, some means must be provided for exiting software standby mode before clearing the shutdown state with the LPCPD signal.

If the SDWNE bit has been set to 1 beforehand, the LPC hardware shutdown state is entered at the same time as the \overrightarrow{LPCPD} signal falls, and prior preparation is not possible. If the LPC software shutdown state is set by means of the SDWNB bit, on the other hand, the LPC software shutdown state cannot be cleared at the same time as the rising edge of the \overrightarrow{LPCPD} signal. Taking these points into consideration, the following operating procedure uses a combination of LPC software shutdown and LPC hardware shutdown.

- 1. Clear the SDWNE bit to 0.
- 2. Set the ERRIE bit to 1 and wait for an interrupt by the SDWN flag.
- 3. When an ERRI interrupt is generated by the SDWN flag, check the LPC interface internal status flags and perform any necessary processing.
- 4. Set the SDWNB bit to 1 to set LPC software standby mode.
- 5. Set the SDWNE bit to 1 and make a transition to LPC hardware standby mode. The SDWNB bit is cleared automatically.
- 6. Check the state of the <u>LPCPD</u> signal to make sure that the <u>LPCPD</u> signal has not risen during steps 3 to 5. If the signal has risen, clear SDWNE to 0 to return to the state in step 1.
- 7. If software standby mode has been set, exit software standby mode by some means independent of the LPC.
- 8. When a rising edge is detected in the LPCPD signal, the SDWNE bit is automatically cleared to 0. If the slave has been placed in sleep mode, the mode is exited by means of LRESET signal input, on completion of the LPC transfer cycle, or by some other means.



Table 19.6 shows the scope of the LPC interface pin shutdown.

Abbreviation	Port	Scope of Shutdown	I/O	Notes
LAD3 to LAD0	P33 to P30	0	I/O	Hi-Z
LFRAME	P34	0	Input	Hi-Z
LRESET	P35	Х	Input	LPC hardware reset function is active
LCLK	P36	0	Input	Hi-Z
SERIRQ	P37	0	I/O	Hi-Z
LSCI	PB1	Δ	I/O	Hi-Z, only when LSCIE = 1
LSMI	PB0	Δ	I/O	Hi-Z, only when LSMIE = 1
PME	P80	Δ	I/O	Hi-Z, only when PMEE = 1
GA20	P81	Δ	I/O	Hi-Z, only when FGA20E = 1
CLKRUN	P82	0	Input	Hi-Z
LPCPD	P83	Х	Input	Needed to clear shutdown state

Table 19.6 Scope of LPC Interface Pin Shutdown

[Legend]

O: Pin that is shutdown by the shutdown function

Δ: Pin that is shutdown only when the LPC function is selected by register setting

X: Pin that is not shutdown

In the LPC shutdown state, the LPC's internal state and some register bits are initialized. The order of priority of LPC shutdown and reset states is as follows.

- System reset (reset by RES pin input, power-on reset or WDT overflow) All register bits, including bits LPC4E to LPC1E, are initialized.
- LPC hardware reset (reset by LRESET pin input)
 LRSTB, SDWNE, and SDWNB bits are cleared to 0.
- LPC software reset (reset by LRSTB) SDWNE and SDWNB bits are cleared to 0.
- 4. LPC hardware shutdown

SDWNB bit is cleared to 0.

5. LPC software shutdown

The scope of the initialization in each mode is shown in table 19.7.

Items Initialized	System Reset	LPC Reset	LPC Shutdown
LPC transfer cycle sequencer (internal state), LPCBSY and ABRT flags	Initialized	Initialized	Initialized
SERIRQ transfer cycle sequencer (internal state), CLKREQ and IRQBSY flags	Initialized	Initialized	Initialized
LPC interface flags (IBF1, IBF2, IBF3A, IBF3B, IBF4, MWMF, C/D1, C/D2, C/D3, C/D4, OBF1, OBF2, OBF3A, OBF3B, OBF4, SWMF, DBU), GA20 (internal state)	Initialized	Initialized	Retained
Host interrupt enable bits (IRQ1E1, IRQ12E1, SMIE2, IRQ6E2, IRQ9E2 to IRQ11E2, SMIE3B, SMIE3A, IRQ6E3, IRQ9E3 to IRQ11E3, SELREQ, SMIE4, IRQ6E4, IRQ9E4 to IRQ11E4, IEDIR2 to IEDIR4), Q/C flag	Initialized	Initialized	Retained
LRST flag	Initialized (0)	Can be set/cleared	Can be set/cleared
SDWN flag	Initialized (0)	Initialized (0)	Can be set/cleared
LRSTB bit	Initialized (0)	HR: 0 SR: 1	0 (can be set)
SDWNB bit	Initialized (0)	Initialized (0)	HS: 0 SS: 1
SDWNE bit	Initialized (0)	Initialized (0)	HS: 1 SS: 0 or 1
LPC interface operation control bits (LPC4E to LPC1E, FGA20E, LADR1 to LADR4, IBFIE1 to IBFIE4, PMEE, PMEB, LSMIE, LSMIB, LSCIE, LSCIB, TWRE, SELSTR3, SELIRQ1, SELSMI, SELIRQ3 to SELIRQ15, OBEIE, SCIFE, IDR1 to IDR4, ODR1 to ODR4, TWR0 to TWR15, SCSIRQ0 to SCSIRQ3, and SCIFADRH/L)	Initialized	Retained	Retained
LRESET signal	Input (port	Input	Input
LPCPD signal	function)	Input	Input
LAD3 to LAD0, LFRAME, LCLK, SERIRQ, CLKRUN signals	_	Input	Hi-Z
PME, LSMI, LSCI, GA20 signals (when function is selected)	-	Output	Hi-Z
PME, LSMI, LSCI, GA20 signals (when function is not selected)	-	Port function	Port function
Note: System reset: Reset by RES pin input, power-on reset LPC reset: Reset by LPC hardware reset (HR) or LPC LPC shutdown: Reset by LPC hardware shutdown (HS	software res	et (SR)	own (SS)

RENESAS

Table 19.7 Scope of Initialization in Each LPC interface Mode

Figure 19.5 shows the timing of the $\overline{\text{LPCPD}}$ and $\overline{\text{LRESET}}$ signals.




Figure 19.5 Power-Down State Termination Timing



19.4.5 LPC Interface Serialized Interrupt Operation (SERIRQ)

A host interrupt request can be issued from the LPC interface by means of the SERIRQ pin. In a host interrupt request via the SERIRQ pin, LCLK cycles are counted from the start frame of the serialized interrupt transfer cycle generated by the host or a peripheral function, and a request signal is generated by the frame corresponding to that interrupt. The timing is shown in figure 19.6.




Figure 19.6 SERIRQ Timing

The serialized interrupt transfer cycle frame configuration is as follows. Two of the states comprising each frame are the recover state in which the SERIRQ signal is returned to the 1-level at the end of the frame, and the turnaround state in which the SERIRQ signal is not driven. The recover state must be driven by the host or slave that was driving the preceding state.




Table 19.8	Serialized Interrupt Transfer Cycle Frame Configuration
-------------------	---

	Serial In	terrupt Tran	sfer Cycle	
Frame Count	Contents	Drive Source	Number of States	– Notes
0	Start	Slave Host	6	In quiet mode only, slave drive possible in first state, then next 3 states 0-driven by host
1	IRQ0	Slave	3	
2	IRQ1	Slave	3	Drive possible in LPC channel 1 and SCIF
3	SMI	Slave	3	Drive possible in LPC channels 2, 3, 4, and SCIF
4	IRQ3	Slave	3	Drive possible in SCIF
5	IRQ4	Slave	3	Drive possible in SCIF
6	IRQ5	Slave	3	Drive possible in SCIF
7	IRQ6	Slave	3	Drive possible in LPC channels 2, 3, 4, and SCIF
8	IRQ7	Slave	3	Drive possible in SCIF
9	IRQ8	Slave	3	Drive possible in SCIF
10	IRQ9	Slave	3	Drive possible in LPC channels 2, 3, 4, and SCIF
11	IRQ10	Slave	3	Drive possible in LPC channels 2, 3, 4, and SCIF
12	IRQ11	Slave	3	Drive possible in LPC channels 2, 3, 4, and SCIF
13	IRQ12	Slave	3	Drive possible in LPC channel 1 and SCIF
14	IRQ13	Slave	3	Drive possible in SCIF
15	IRQ14	Slave	3	Drive possible in SCIF
16	IRQ15	Slave	3	Drive possible in SCIF
17	IOCHCK	Slave	3	
18	Stop	Host	Undefined	First, 1 or more idle states, then 2 or 3 states 0-driven by host 2 states: Quiet mode next 3 states: Continuous mode next

There are two modes—continuous mode and quiet mode—for serialized interrupts. The mode initiated in the next transfer cycle is selected by the stop frame of the serialized interrupt transfer cycle that ended before that cycle.

In continuous mode, the host initiates host interrupt transfer cycles at regular intervals. In quiet mode, the slave with interrupt sources requiring a request can also initiate an interrupt transfer cycle, in addition to the host. In quiet mode, since the host does not necessarily initiate interrupt transfer cycles, it is possible to suspend the clock (LCLK) supply and enter the power-down state. In order for a slave to transfer an interrupt request in this case, a request to restart the clock must first be issued to the host. For details see section 19.4.6, LPC Interface Clock Start Request.

19.4.6 LPC Interface Clock Start Request

A request to restart the clock (LCLK) can be sent to the host by means of the $\overline{\text{CLKRUN}}$ pin. With LPC data transfer and SERIRQ in continuous mode, a clock restart is never requested since the transfer cycles are initiated by the host. With SERIRQ in quiet mode, when a host interrupt request is generated the $\overline{\text{CLKRUN}}$ signal is driven and a clock (LCLK) restart request is sent to the host. The timing for this operation is shown in figure 19.7.





Figure 19.7 Clock Start Request Timing

Cases other than SERIRQ in quiet mode when clock restart is required must be handled with a different protocol, using the \overline{PME} signal, etc.

19.4.7 SCIF Control from LPC Interface

Setting the SCIFE bit in HICR5 to 1 allows the LPC host to communicate with the SCIF. Then, the LPC interface can access the registers of the module SCIF other than SCIFCR. For details on transmission and reception, see section 15, Serial Communication Interface with FIFO (SCIF).



19.5 Interrupt Sources

19.5.1 IBFI1, IBFI2, IBFI3, IBFI4, OBEI, and ERRI

The host has six interrupt requests for the slave (this LSI): IBF1, IBF2, IBF3, IBF4, OBEI, and ERRI. IBF11, IBF12, IBF13, and IBF14 are IDR receive complete interrupts for IDR1, IDR2, and IDR3 and TWR, respectively. The ERRI interrupt indicates the occurrence of a special state such as an LPC reset, LPC shutdown, or transfer cycle abort. OBEI is an output buffer empty interrupt. An interrupt request is enabled by setting the corresponding enable bit.

Interrupt	Description
IBFI1	When IBFIE1 is set to 1 and IDR1 reception is completed
IBFI2	When IBFIE2 is set to 1 and IDR2 reception is completed
IBFI3	When IBFIE3 is set to 1 and IDR3 reception is completed, or when TWRE and IBFIE3 are set to 1 and reception is completed up to TWR15
IBFI4	When IBFIE4 is set to 1 and IDR4 reception is completed
OBEI	When OBEIE is set to 1 with OBEI set to 1.
ERRI	When ERRIE is set to 1 and one of LRST, SDWN and ABRT is set to 1

 Table 19.9
 Receive Complete Interrupts and Error Interrupt



19.5.2 SMI, HIRQ1, HIRQ3, HIRQ4, HIRQ5, HIRQ6, HIRQ7, HIRQ8, HIRQ9, HIRQ10, HIRQ11, HIRQ12, HIRQ13, HIRQ14, and HIRQ15

The LPC interface can request 15 kinds of host interrupt by means of SERIRQ. HIRQ1 and HIRQ12 are used on LPC channel 1 and the SCIF, while SMI, HIRQ6, HIRQ9, HIRQ10, and HIRQ11 can be requested from LPC channel 2, 3, 4 or SCIF. HIRQ3, HIRQ4, HIRQ5, HIRQ7, HIRQ8, HIRQ13, HIRQ14, and HIRQ15 are only for the SCIF.

There are two ways of clearing a host interrupt request when the LPC channels are used.

When the IEDIR bit in SIRQCR is cleared to 0, host interrupt sources and LPC channels are all linked to the host interrupt request enable bits. When the OBF flag is cleared to 0 by a read of ODR or TWR15 by the host in the corresponding LPC channel, the corresponding host interrupt enable bit is automatically cleared to 0, and the host interrupt request is cleared.

When the IEDIR bit is set to 1 in SIRQCR, a host interrupt is requested by the only upon the host interrupt enable bits. The host interrupt enable bit is not cleared when OBF is cleared. Therefore, SMIE1, SMIE2, SMIE3A and SMIE3B, SMIE, IRQ10En, and IRQ11En lose their respective functional differences. In order to clear a host interrupt request, it is necessary to clear the host interrupt enable bit. (n = 2 to 4.)

When the SCIF channels are used, clearing the DDCD bit in FMSR of the SCIF clears a host interrupt request.

Table 19.10 summarizes the methods of setting and clearing these bits when the LPC channels are used, and table 19.11 summarizes the methods of setting and clearing these bits when the SCIF channels are used. Figure 19.8 shows the processing flowchart.



Host Interrupt	Setting Condition	Clearing Condition	
HIRQ1	Internal CPU writes to ODR1, then reads 0 from bit IRQ1E1 and writes 1	Internal CPU writes 0 to bit IRQ1E1, or host reads ODR1	
HIRQ12	Internal CPU writes to ODR1, then reads 0 from bit IRQ12E1 and writes 1	Internal CPU writes 0 to bit IRQ12E1, or host reads ODR1	
SMI (IEDIR2 = 0 IEDIR3 = 0, or IEDIR4 = 0)	 Internal CPU writes to ODR2, then reads 0 from bit SMIE2 and writes 1 writes to ODR3, then reads 0 from bit SMIE3A and writes 1 writes to TWR15, then reads 0 from bit SMIE3B and writes 1 writes to ODR4, then reads 0 from bit SMIE4 and writes 1 	 Internal CPU writes 0 to bit SMIE2, or host reads ODR2 writes 0 to bit SMIE3A, or host reads ODR3 writes 0 to bit SMIE3B, or host reads TWR15 writes 0 to bit SMIE4, or host reads ODR4 	
SMI (IEDIR2 = 1, IEDIR3 = 1, or IEDIR4 = 1)	Internal CPU reads 0 from bit SMIE2, then writes 1 reads 0 from bit SMIE3A, then writes 1 reads 0 from bit SMIE3B, then writes 1 reads 0 from bit SMIE4, then writes 1	Internal CPUwrites 0 to bit SMIE2	
HIRQi (i = 6, 9, 10, 11) (IEDIR2 = 0, IEDIR3 = 0, or IEDIR4 = 0)	 Internal CPU writes to ODR2, then reads 0 from bit IRQiE2 and writes 1 writes to ODR3, then reads 0 from bit IRQiE3 and writes 1 writes to ODR4, then reads 0 from bit IRQiE4 and writes 1 	 Internal CPU writes 0 to bit IRQiE2, or host reads ODR2 CPU writes 0 to bit IRQiE3, or host reads ODR3 CPU writes 0 to bit IRQiE4, or host reads ODR4 	
HIRQi (i = 6, 9, 10, 11) (IEDIR2 = 1, IEDIR3 = 1, or IEDIR4 = 1)	Internal CPU reads 0 from bit IRQiE2, then writes 1 reads 0 from bit IRQiE3, then writes 1 reads 0 from bit IRQiE4, then writes 1 	Internal CPU writes 0 to bit IRQiE2 writes 0 to bit IRQiE3 writes 0 to bit IRQiE4 	

Table 19.10 HIRQ Setting and Clearing Conditions when LPC Channels are Used

Host Interrupt	Setting Condition	Clearing Condition
HIRQi (i = 1 to 15)	Internal CPU sets the corresponding SERIRQ host interrupt request for the SCIF in SIRQCR4 (for details, see the description of SIRQCR4). Changes in the SCIF input signal DCD are detected.	Reads FMSR and clears the DDCD bit in FMSR






Figure 19.8 HIRQ Flowchart (Example of Channel 1)

RENESAS

19.6 Usage Note

19.6.1 Data Conflict

The LPC interface provides buffering of asynchronous data from the host and slave (this LSI), but an interface protocol that uses the flags in STR must be followed to avoid data conflict. For example, if the host and slave both try to access IDR or ODR at the same time, the data will be corrupted. To prevent simultaneous accesses, IBF and OBF must be used to allow access only to data for which writing has finished.

Unlike the IDR and ODR registers, the transfer direction is not fixed for the bidirectional data registers (TWR). MWMF and SWMF are provided in STR to handle this situation. After writing to TWR0, MWMF and SWMF must be used to confirm that the write authority for TWR1 to TWR15 has been obtained.

Table 19.12 shows host address examples for LADR3 and registers, IDR3, ODR3, STR3, TWR0MW, TWR0SW, and TWR1 to TWR15.

Register	Host Address when LADR3 = H'A24	F Host Address when LADR3 = H'3FD0
IDR3	H'A24A and H'A24E	H'3FD0 and H'3FD4
ODR3	H'A24A	H'3FD0
STR3	H'A24E	H'3FD4
TWR0MW	H'A250	H'3FC0
TWR0SW	H'A250	H'3FC0
TWR1	H'A251	H'3FC1
TWR2	H'A252	H'3FC2
TWR3	H'A253	H'3FC3
TWR4	H'A254	H'3FC4
TWR5	H'A255	H'3FC5
TWR6	H'A256	H'3FC6
TWR7	H'A257	H'3FC7
TWR8	H'A258	H'3FC8
TWR9	H'A259	H'3FC9
TWR10	H'A25A	H'3FCA
TWR11	H'A25B	H'3FCB
TWR12	H'A25C	H'3FCC
TWR13	H'A25D	H'3FCD
TWR14	H'A25E	H'3FCE
TWR15	H'A25F	H'3FCF

Table 19.12 Host Address Example





Section 20 A/D Converter

This LSI includes one unit (unit 0) of successive-approximation-type 10-bit A/D converter that allows up to twelve analog input channels to be selected. Figure 20.1 shows a block diagram for unit 0.

20.1 Features

- 10-bit resolution
- Input channels: Twelve channels
- Conversion cycle: 40 cycles (A/D conversion clock)
- Two kinds of operating modes Single mode: Single-channel A/D conversion Scan mode: Continuous A/D conversion on one to four channels or continuous A/D conversion on one to eight channels
- A/D conversion clocks specifiable (ϕ , $\phi/2$, $\phi/4$, or $\phi/8$)
- Eight data registers Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of A/D conversion start Software

Conversion start trigger from 16-bit timer pulse unit (TPU) or 8-bit timer (TMR)

• Interrupt source

A/D conversion end interrupt (ADI) request can be generated






Figure 20.1 Block Diagram of A/D Converter

RENESAS


20.2 Input/Output Pins

Table 20.1 summarizes the pins used by the A/D converter.

The AVCC and AVSS pins are the power supply pins for the analog block in the A/D converter. The AVref pin is a reference voltage pin for the A/D converter. The twelve analog input pins are divided into two channel sets: analog input pins 0 to 7 (AN0 to AN7) comprising channel set 0 and analog input pins 8 to 11 (AN8 to AN11) comprising channel set 1.

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVcc	Input	Analog block power supply
Analog ground pin	AVss	Input	Analog block ground
Reference power supply pin	AVref	Input	Reference voltage for A/D converter
Analog input pin 0	AN0	Input	Channel set 0 analog input
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
Analog input pin 8	AN8	Input	Channel set 1 analog input
Analog input pin 9	AN9	Input	
Analog input pin 10	AN10	Input	
Analog input pin 11	AN11	Input	

Table 20.1 Pin Configuration



20.3 Register Descriptions

The A/D converter has the following registers.

Table 20.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
A/D data register A	ADDRA	R	H'0000	H'FC00	16
A/D data register B	ADDRB	R	H'0000	H'FC02	16
A/D data register C	ADDRC	R	H'0000	H'FC04	16
A/D data register D	ADDRD	R	H'0000	H'FC06	16
A/D data register E	ADDRE	R	H'0000	H'FC08	16
A/D data register F	ADDRF	R	H'0000	H'FC0A	16
A/D data register G	ADDRG	R	H'0000	H'FC0C	16
A/D data register H	ADDRH	R	H'0000	H'FC0E	16
A/D control/status register	ADCSR	R/W	H'00	H'FC10	8
A/D control register	ADCR	R/W	H'00	H'FC11	8

20.3.1 A/D Data Registers A to H (ADDRA to ADDRH)

There are eight 16-bit read-only ADDR registers, ADDRA to ADDRH, used to store the results of A/D conversion. The ADDR registers which store a conversion result for each channel are shown in table 20.3.

The 10-bit conversion data is stored in bits 15 to 6. The lower six bits are always read as 0.

The data bus between the CPU and the A/D converter is sixteen bits wide. The data can be read directly from the CPU. ADDR must not be accessed in 8-bit units and must be accessed in 16-bit units.

Analog Ir	nput Channel	A/D Data Register to Store A/D		
Channel Set 0 (CH3 = 0)	Channel Set 1 (CH3 = 1)	Conversion Results		
AN0	AN8	ADDRA		
AN1	AN9	ADDRB		
AN2	AN10	ADDRC		
AN3	AN11	ADDRD		
AN4	_	ADDRE		
AN5	_	ADDRF		
AN6	_	ADDRG		
AN7		ADDRH		

Table 20.3 Analog Input Channels and Corresponding ADDR

20.3.2 A/D Control/Status Register (ADCSR)

ADCSR controls A/D converter operation.

Bit	Bit Name	Initial Value	R/W	Description
7	ADF	0	R/(W)*	A/D End Flag
				A status flag that indicates the end of A/D conversion.
				[Setting conditions]
				When A/D conversion ends in single mode
				When A/D conversion ends on all channels
				specified in scan mode
				[Clearing condition]
				When 0 is written after reading ADF = 1
6	ADIE	0	R/W	A/D Interrupt Enable
				Enables ADI interrupt by ADF when this bit is set to 1.



Bit	Bit Name	Initial Value	R/W	Description					
5	ADST	0	R/W	A/D Start					
				When this bit is cleared to 0, A/D conversion stops and enters wait state. When this bit is set to 1 by a conversion start trigger from software, TPU, or TMR, A/D conversion starts. This bit remains set to 1 during A/D conversion. In single mode, this bit is automatically cleared to 0 when conversion on the specified channel ends. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by a reset, or software.					
4	—	0	—	Reserved					
				This bit is always	read as 0 and cannot	be modified.			
3	CH3	0	R/W	Channel Select 3	to 0				
2	CH2	0	R/W		ut channels with the S	CANE and SCANS			
1	CH1	0	R/W	bits in ADCRS.					
0	CH0	0	R/W	The input channel is halted (ADST =	l setting must be mad 0).	e when conversion			
				When SCANE = 0 and SCANS = X	When SCANE = 1 and SCANS = 0	When SCANE = 1 and SCANS = 1			
				0000: AN0	0000: AN0	0000: AN0			
				0001: AN1	0001: AN0, AN1	0001: AN0, AN1			
				0010: AN2	0010: AN0 to AN2	0010: AN0 to AN2			
				0011: AN3	0011: AN0 to AN3	0011: AN0 to AN3			
				0100: AN4	0100: AN4	0100: AN0 to AN4			
				0101: AN5	0101: AN4, AN5	0101: AN0 to AN5			
				0110: AN6	0110: AN4 to AN6	0110: AN0 to AN6			
				0111: AN7	0111: AN4 to AN7	0111: AN0 to AN7			
				1000: AN8	1000: AN8	1000: AN8			
				1001: AN9	1001: AN8, AN9	1001: AN8, AN9			
				1010: AN10	1010: AN8 to AN10	1010: AN8 to AN10			
				1011: AN11	1011: AN8 to AN11	1011: AN8 to AN11			
				11xx: Setting prohibited	11xx: Setting prohibited	11xx: Setting prohibited			

[Legend]

X: Don't care

Note: * Only 0 can be written to clear the flag.

20.3.3 A/D Control Register (ADCR)

Bit	Bit Name	Initial Value	R/W	Description		
7	TRGS1	0	R/W	Timer Trigger Select 1 and 0		
6	TRGS0	0	R/W	Enable the start of A/D conversion by a trigger signal.		
				00: A/D conversion start by external trigger is disabled		
				01: A/D conversion start by conversion trigger from TPU		
				10: A/D conversion start by conversion trigger from TMR		
				11: Setting prohibited		
5	SCANE	0	R/W	Scan Mode		
4	SCANS	0	R/W	Select the A/D conversion operating mode.		
				0x: Single mode		
				10: Scan mode Continuous A/D conversion on 1 to 4 channels		
				11: Scan mode Continuous A/D conversion on 1 to 8 channels		
3	CKS1	0	R/W	Clock Select 1 and 0		
2	CKS0	0	R/W	These bits select the clock (ADCLK)* used in A/D conversion. Set these bits while the ADST bit in ADCSR is 0, then set the conversion mode.		
				00: φ		
				01: ф/2		
				10:		
				00: φ/8		
1	ADSTCLR	0	R/W	A/D Start Clear		
				Sets the automatic clearing of the ADST bit in scan mode.		
				0: Disables the automatic clearing of the ADST bit in scan mode		
				1: Automatically clears the bit when A/D conversion of all of the selected channels are completed		

ADCR enables A/D conversion started by an external trigger signal.



Bit	Bit Name	Initial Value	R/W	Description
0	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.

[Legend]

X: Don't care

Section 20 A/D Converter

Note: * Set the clock so that ADCLK \leq 10 MHz.



20.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode. First, select the clock used in A/D conversion. When changing the operating mode or analog input channel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0 to halt A/D conversion. The ADST bit can be set at the same time the operating mode or analog input channel is changed.

20.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the specified single channel. Operations are as follows.

- 1. A/D conversion on the specified channel is started when the ADST bit in ADCSR is set to 1 by software, the TMR, or the TPU.
- 2. When A/D conversion is completed, the result is transferred to the A/D data register corresponding to the channel.
- 3. On completion of A/D conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion. When conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters wait state. When the ADST bit is cleared to 0 during A/D conversion, the conversion stops and the A/D converter enters wait state.



20.4.2 Scan Mode

In scan mode, A/D conversion is performed sequentially on the specified channels (max. four channels or eight channels). Operations are as follows.

- 1. When the ADST bit in ADCSR is set to 1 by software, the TPU, or the TMR, A/D conversion starts on the first channel in the selected channel set.
- Continuous A/D conversion on up to four channels (SCANE = 1 and SCANS = 0) or continuous A/D conversion on up to eight channels (SCANE = 1 and SCANS = 1) can be selected. When continuous A/D conversion on four channels is selected, A/D conversion starts from the following channels: AN0 when CH3 = 0 and CH2 = 0, AN4 when CH3 = 0 and CH2 = 1, and AN8 when CH3 = 1 and CH2 = 0.

When continuous A/D conversion on eight channels is selected, A/D conversion starts from AN0 when CH3 = 0 and CH2 = 0.

- 3. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 4. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. Conversion from the first channel in the channel set starts again.
- 5. The ADST bit is not automatically cleared to 0 so steps [2] and [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters wait state. After this, setting the ADST bit to 1 starts A/D conversion from the first channel again.
- 6. When the ADST bit is automatically cleared on completion of the A/D conversion of all of the selected channels with the ADSTCLR bit in ADCR set to 1, A/D conversion stops and enters the wait state.



20.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time (t_D) passes after the ADST bit in ADCSR is set to 1, then starts A/D conversion. Figure 20.2 shows the A/D conversion timing. Table 20.4 indicates the A/D conversion time.

As indicated in figure 20.2, the A/D conversion time (t_{CONV}) includes t_D and the input sampling time (t_{SPL}) . The length of t_D varies depending on the timing of write to ADCSR. The total conversion time therefore varies within the ranges indicated in table 20.4.

In scan mode, the values shown in table 20.4 become those for the first conversion time. The second and subsequent conversion times are listed in table 20.5. In either case, bits CKS1 and CKS0 in ADCR should be set so that the conversion time is within the ranges indicated by the A/D conversion characteristics.




Figure 20.2 A/D Conversion Timing

RENESAS

Table 20.4 A/D Conversion Time (Single Mode)

				CKS	1 = 0					CKS	51 = 1		
		C	CKS0 =	: 0	C	CKS0 =	: 1	(CKS0 =	0	C	CKS0 =	: 1
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay time	t _D	(4)	_	(5)	(6)	_	(9)	(10)	_	(17)	(18)	_	(33)
Input sampling time	t _{spl}	_	15	_		30	_	_	60	_	_	120	_
A/D conversion time	t _{conv}	44	_	45	8x	_	8x	16x		16x	32x	_	32x

Note: Values in the table indicate the number of states.

Table 20.5 A/D Conversion Time (Scan Mode)

CKS1	CKS0	Conversion Time (State)	
0	0	40 (fixed)	
0	1	80 (fixed)	
1	0	160 (fixed)	
1	1	320 (fixed)	

20.5 Interrupt Source

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. If the ADF bit in ADCSR has been set to 1 after A/D conversion ends and the ADIE bit is set to 1, an ADI interrupt request is enabled.

Table 20.6 A/D Converter Interrupt Source

Name	Interrupt Source	Interrupt Flag		
ADI	A/D conversion end	ADF		



20.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 20.3).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics when the digital output changes from the minimum voltage value B'00 0000 0000 (H'000) to B'00 0000 0001 (H'001) (see figure 20.4).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics when the digital output changes from B'11 1111 (H'3FE) to B'11 1111 1111 (H'3FF) (see figure 20.4).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error (see figure 20.4).

Absolute accuracy

The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.






Figure 20.3 A/D Conversion Accuracy Definitions




Figure 20.4 A/D Conversion Accuracy Definitions

RENESAS

20.7 Usage Notes

20.7.1 Module Stop Mode Setting

The A/D converter operation can be enabled or disabled using the module stop control register. With the initial setting, the A/D converter is stopped. Register access is enabled by canceling module stop mode. For details, see section 24, Power-Down Modes.

20.7.2 Permissible Signal Source Impedance

This LSI's analog input is designed so that the conversion accuracy is guaranteed for an input signal for which the signal source impedance is 5 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 k Ω , charging may be insufficient and it may not be possible to guarantee the A/D conversion accuracy. However, if a large capacitance is provided externally in single mode, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., voltage fluctuation ratio of 5 mV/µs or greater) (see figure 20.5). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.




Figure 20.5 Example of Analog Input Circuit

RENESAS

20.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect the absolute accuracy. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not interfere with digital signals on the mounting board, so acting as antennas.

20.7.4 Setting Range of Analog Power Supply and Other Pins

If conditions shown below are not met, the reliability of this LSI may be adversely affected.

• Analog input voltage range

The voltage applied to analog input pins (AN0 to AN11) during A/D conversion should be in the range AVss \leq ANn \leq AVref (n = 0 to 11).

- Relation between AVcc, AVss and Vcc, Vss
 As the relationship between AVcc, AVss and Vcc, Vss, set AVcc = Vcc ±0.3 V and AVss = Vss. If the A/D converter is not used, set AVcc = Vcc and AVss = Vss.
- AVref pin range The reference voltage of the AVref pin should be in the range AVref ≤ AVcc.

20.7.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital circuitry must be isolated from the analog input pins (AN0 to AN11), analog reference voltage (AVref), and analog power supply voltage (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable ground (Vss) on the board.



20.7.6 Notes on Noise Countermeasures

A protection circuit connected to prevent damage of the analog input pins (AN0 to AN11) and analog reference voltage pin (AVref) due to an abnormal voltage such as an excessive surge should be connected between AVcc and AVss, as shown in figure 20.6. Also, the bypass capacitors connected to AVcc and AVref, and the filter capacitors connected to AN0 to AN11 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN11) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.




Figure 20.6 Example of Analog Input Protection Circuit

Table 20.7	Analog Pin Specifications
-------------------	---------------------------

Item	Min.	Max.	Unit
Analog input capacitance	—	20	pF
Permissible signal-source impedance	—	5	kΩ

RENESAS




Figure 20.7 Analog Input Pin Equivalent Circuit

20.7.7 Module Stop Mode Setting

When this LSI enters software standby mode with A/D conversion enabled, the analog inputs are retained, and the analog power supply current is equal to the current as during A/D conversion. If the analog power supply current needs to be reduced in software standby mode, clear the ADST, TRGS1, and TRGS0 bits all to 0 to disable A/D conversion.



Section 21 RAM

This LSI has 4 Kbytes of on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling one-state access by the CPU for both byte data and word data.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on SYSCR, see section 3.2.2, System Control Register (SYSCR).





Section 22 Flash Memory

The flash memory has the following features. Figure 22.1 is a block diagram of the flash memory.

22.1 Features

• Size

Product	Product Classification		ROM Address	
H8S/2112	R4F2112	96 kbytes	H'000000 to H'017FFF	

• Two flash-memory MATs according to LSI initiation mode.

The on-chip flash memory has two memory spaces in the same address space (hereafter referred to as memory MATs). The mode setting at initiation determines which memory MAT is initiated first.

The MAT can be switched by using the bank-switching method after initiation.


- The user memory MAT is initiated at a power-on reset in user mode: 96K bytes
- The user boot memory MAT is initiated at a power-on reset in user boot mode: 8K bytes
- Programming/erasing interface by the download of on-chip program This LSI has a programming/erasing program. After downloading this program to the on-chip RAM, programming/erasing can be performed by setting the parameters.
- Programming/erasing time

Programming time: 1 ms (typ) for 128-byte simultaneous programming, 7.8 µs per byte Erasing time: 300 ms (typ) per 1 block (32 kbytes)

- Number of programming The number of programming can be up to 100 times at the minimum. (1 to 100 times are guaranteed.)
- Three on-board programming modes
 Boot mode: Using the on-chip SCI-1, the user MAT can be programmed/erased. In boot mode, the bit rate between the host and this LSI can be adjusted automatically.
 User program mode: Using a desired interface, the user MAT can be programmed/erased.
 User boot mode: The User boot program of The optional interface can be made and The User

MAT can be programmed.

• Off-board programming mode Programmer mode: Using a PROM programmer, the user MAT can be programmed/erased.



• Programming/erasing protection

Protection against programming/erasing of the flash memory can be set by hardware protection, software protection, or error protection.




Figure 22.1 Block Diagram of Flash Memory

22.2 Mode Transition Diagram

When the mode pins are set in the reset state and reset start is performed, this LSI enters each operating mode as shown in figure 22.2. Although the flash memory can be read in user mode, it cannot be programmed or erased. The flash memory can be programmed or erased in boot mode, user program mode, user boot mode, and programmer mode. The differences between boot mode, user program mode, user boot mode, and programmer mode are shown in table 22.1.




Figure 22.2 Mode Transition of Flash Memory

Table 22.1	Differences between Boot Mode	, User Program Mod	e, and Programmer Mode

Item	Boot Mode	User Program Mode	User Boot Mode	Programmer Mode	
Programming/ erasing environment	On-board programming	On-board programming	On-board programming	PROM programmer	
Programming/ erasing enable MAT	User MATUser boot MAT	User MAT	User MAT	 User MAT User boot MAT 	
All erasure	O (Automatic)	0	0	O (Automatic)	
Block division erasure	O* ¹	0	0	×	
Programming data transfer	From host via SCI	Via any device	Via any device	Via programmer	

RENESAS

Item	Boot Mode	User Program Mode	User Boot Mode	Programmer Mode
Reset initiation MAT	Embedded program storage area	User MAT	User boot MAT* ²	
Transition to user mode	Changing mode and reset	Changing FLSHE bit setting	Changing mode and reset	_

Notes: 1. All-erasure is performed. After that, the specified block can be erased.

First, the reset vector is fetched from the embedded program storage MAT. After the flash memory related registers are checked, the reset vector is fetched from the user boot MAT.

- The user boot MAT can be programmed or erased only in boot mode and programmer mode.
- In boot mode, the user MAT and user boot MAT are totally erased. Then, the user MAT or user boot MAT can be programmed by means of commands. Note that the contents of the MAT cannot be read until this state.

Boot mode can be used for programming only the boot MAT and then programming the user MAT in user boot mode. Another way is to program only the user MAT since user boot mode is not used.

• In user boot mode, boot operation of the optional interface can be performed with mode pin settings different from those in user program mode.



22.3 Flash Memory MAT Configuration

This LSI's flash memory is configured by the 96-kbyte user MAT and 8-kbyte user boot MAT. The start address is allocated to the same address in the user MAT and user boot MAT. Therefore, when program execution or data access is performed between two MATs, the MAT must be switched by using FMATS.

The user MAT or user boot MAT can be read in all modes. However, the user boot MAT can be programmed only in boot mode and programmer mode.




Figure 22.3 Flash Memory Configuration

The size of the user MAT is different from that of the user boot MAT. An address that exceeds the size of the 8-kbyte user boot MAT should not be accessed. If the attempt is made, data is read as an undefined value.



22.4 Block Structure

Figure 22.4 shows the 96-kbyte block structure. The heavy-line frames indicate the erase blocks. The thin-line frames indicate the programming units and the values inside the frames indicates the addresses. The 96-kbyte user MAT is divided into two 32-kbyte blocks and eight 4-kbyte blocks. The user MAT can be erased in these block units. Programming is done in 128-byte units starting from where the lower address is H'00 or H'80.

EB0	H'000000	H'000001	H'000002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00007F
4 kbytes					
,	H'000F80	H'000F81	H'000F82		H'000FFF
EB1	H'001000	H'001001	H'001002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00107F
4 kbytes	7				
.,	H'001F80	H'001F81	H'001F82		H'001FFF
EB2	H'002000	H'002001	H'002002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00207
4 kbytes	<u>کر</u>		1 I		1 · · · ·
,	H'002F80	H'002F81	H'002F82		H'002FFI
EB3	H'003000	H'003001	H'003002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00307F
4 kbytes	<u>ک</u>	1			
.,	H'003F80	H'003F81	H'003F82		¦ H'003FFF
EB4	H'004000	H'004001	H'004002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00407F
4 kbytes	<u>ک</u>				
	H'004F80	H'004F81	H'004F82		: H'004FFI
EB5			H'005002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00507F
4 kbytes	ل ک				I .
	H'005F80	H'005F81	H'005F82		H'005FFI
EB6	H'006000	H'006001	H'006002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00607
4 kbytes	~ ~				1
.,	H'006F80	H'006F81	H'006F82		H'006FFF
EB7	H'007000	H'007001	H'007002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00707F
4 kbytes	7				
	H'007F80	H'007F81	H'007F82		H'007FFI
EB8	H'008000	H'008001	H'008002	\leftarrow Programming unit: 128 bytes \rightarrow	H'00807F
32 kbytes	<u> </u>				
	H'00FF80	H'00FF81	H'00FF82		H'00FFF
EB9	H'010000	H'010001	H'010002 ¦	\leftarrow Programming unit: 128 bytes \rightarrow	¦ H'01007
32 kbytes	7				
	H'017F80	H'017F81	H'017F82		H'017FFI

Figure 22.4 Block Structure of the User MAT

22.5 Programming/Erasing Interface

Programming/erasing of the flash memory is done by downloading an on-chip programming/erasing program to the on-chip RAM and specifying the start address of the programming destination, the program data, and the erase block number using the programming/erasing interface registers and programming/erasing interface parameters.

The procedure program for user program mode/user boot mode is made by the user. Figure 22.5 shows the procedure for creating the procedure program. For details, see section 22.8.2, User Program Mode, section 22.8.3, User Boot Mode.




Figure 22.5 Procedure for Creating Procedure Program

(1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip RAM. The on-chip program to be downloaded is selected by the programming/erasing interface registers. The start address of the on-chip RAM where an on-chip program is downloaded is specified by the flash transfer destination address register (FTDAR).

(2) Download of On-Chip Program

The on-chip program is automatically downloaded by setting the flash key code register (FKEY) and the SCO bit in the flash code control/status register (FCCS). The memory MAT is replaced with the embedded program storage area during download. Since the memory MAT cannot be read during programming/erasing, the procedure program must be executed in a space other than the flash memory (for example, on-chip RAM). Since the download result is returned to the programming/erasing interface parameter, whether download is normally executed or not can be confirmed.

(3) Initialization of Programming/Erasing

A pulse with the specified period must be applied when programming or erasing. The specified pulse width is made by the method in which wait loop is configured by the CPU instruction. Accordingly, the operating frequency of the CPU needs to be set before programming/erasing. The operating frequency of the CPU is set by the programming/erasing interface parameter.

(4) Execution of Programming/Erasing

The start address of the programming destination and the program data are specified in 128-byte units when programming. The block to be erased is specified with the erase block number in erase-block units when erasing. Specifications of the start address of the programming destination, program data, and erase block number are performed by the programming/erasing interface parameters, and the on-chip program is initiated. The on-chip program is executed by using the JSR or BSR instruction and executing the subroutine call of the specified address in the on-chip RAM. The execution result is returned to the programming/erasing interface parameter.

The area to be programmed must be erased in advance when programming flash memory. All interrupts are disabled during programming/erasing.

(5) When Programming/Erasing is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasing can be realized by updating the start address of the programming destination and program data, or the erase block number. Since the downloaded on-chip program is left in the on-chip RAM even after programming/erasing completes, download and initialization are not required when the same processing is executed consecutively.



22.6 Input/Output Pins

The flash memory is controlled through the input/output pins shown in table 22.2.

Abbreviation	I/O	Function
RES	Input	Reset
MD2, MD1	Input	Set operating mode of this LSI
TxD1	Output	Serial transmit data output (used in boot mode)
RxD1	Input	Serial receive data input (used in boot mode)



22.7 Register Descriptions

The flash memory has the following registers and parameters.

Table 22.3 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Flash code control status register	FCCS	R/W*	H'80	H'FEA8	8
Flash program code select register	FPCS	R/W	H'00	H'FEA9	8
Flash erase code select register	FECS	R/W	H'00	H'FEAA	8
Flash key code register	FKEY	R/W	H'00	H'FEAC	8
Flash MAT select register	FMATS	R/W	H'00	H'FEAD	8
Flash transfer destination address register	FTDAR	R/W	H'00	H'FEAE	8

Note: * Bits other than the SCO bit are read-only bits. The SCO bit is a write-only bit and is always read as 0.

Table 22.4 Parameter Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Download path fail result parameter	DPFR	R/W*	Undefined	On-chip RAM*	8, 16, 32
Flash path/fail parameter	FPFR	R/W	Undefined	R0L of CPU	8, 16, 32
Flash program/erase frequency parameter	FPEFEQ	R/W	Undefined	ER0 of CPU	8, 16, 32
Flash multipurpose address area parameter	FMPAR	R/W	Undefined	ER1 of CPU	8, 16, 32
Flash multipurpose data destination parameter	FMPDR	R/W	Undefined	ER0 of CPU	8, 6, 32
Flash erase block select parameter	FEBS	R/W	Undefined	ER0 of CPU	8, 16, 32

Note: * One byte of the start address on the on-chip RAM specified by FTDAR

There are several operating modes for accessing the flash memory. Respective operating modes, registers, and parameters are assigned to the user MAT. The correspondence between operating modes and registers/parameters for use is shown in table 22.5.

Register/Parameter		Download	Initiali- zation	Program- ming	Erasure	Read
Programming/	FCCS	0	_	_	_	_
erasing interface registers	FPCS	0	_	_	—	_
	FECS	0	_	—	—	_
	FKEY	0	_	0	0	_
	FMATS	_	—	O*1	O*1	O* ²
	FTDAR	0	_	_	_	_
Programming/	DPFR	0	_	_	_	_
erasing interface parameters	FPFR	_	0	0	0	_
parameters	FPEFEQ	_	0	—	—	_
	FMPAR	_	_	0	_	_
	FMPDR	_	_	0	—	_
	FEBS				0	

Table 22.5 Registers/Parameters and Target Modes

Notes: 1. Programming and erasure of the user MAT in user boot mode require settings.

2. A setting may be required depending on the combination of the startup mode and the MAT to be read.

22.7.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only in bytes. These registers are initialized by a power-on reset.

(1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the on-chip program to be downloaded to the on-chip RAM.

Bit	Bit Name	Initial Value	R/W	Description
7		1	R	Reserved
6		0	R	These are read-only bits and cannot be modified.
5	_	0	R	
4	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during programming or erasing the flash memory. When this bit is set to 1, the flash memory enters the error protection state. When this bit is set to 1, high voltage is applied to the internal flash memory. To reduce the damage to the flash memory, the reset must be released after the reset input period (period of $\overline{\text{RES}} = 0$) of at least 100 µs.
				0: Flash memory operates normally (Error protection is invalid)
				[Clearing condition]
				At a power-on reset
				 An error occurs during programming/erasing flash memory (Error protection is valid)
				[Setting conditions]
				 When an interrupt, such as NMI, occurs during programming/erasing.
				• When the flash memory is read during programming/erasing (including a vector read and an instruction fetch).
				• When the SLEEP instruction is executed during programming/erasing (including software standby mode).
3 to 1		All 0	R	Reserved
				These are read-only bits and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
0	SCO	0	(R)/W*	Source Program Copy Operation
				Requests the on-chip programming/erasing program to be downloaded to the on-chip RAM. When this bit is set to 1, the on-chip program which is selected by FPCS or FECS is automatically downloaded in the on-chip RAM area specified by FTDAR.
				In order to set this bit to 1, H'A5 must be written to FKEY, and this operation must be executed in the on- chip RAM. Dummy read of FCCS must be executed twice immediately after setting this bit to 1. All interrupts must be disabled during download. This bit is cleared to 0 when download is completed.
				During program download initiated with this bit, particular processing which accompanies bank- switching of the program storage area is executed.
				 Download of the programming/erasing program is not requested.
				[Clearing condition]
				When download is completed
				 Download of the programming/erasing program is requested.
				[Setting conditions] (When all of the following conditions are satisfied)
				H'A5 is written to FKEY
			·	Setting of this bit is executed in the on-chip RAM

Note: * This is a write-only bit. This bit is always read as 0.



(2) Flash Program Code Select Register (FPCS)

FPCS selects the programming program to be downloaded.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1		All 0	R	Reserved
				These are read-only bits and cannot be modified.
0	PPVS	0	R/W	Program Pulse Verify
				Selects the programming program to be downloaded.
				0: Programming program is not selected.
				[Clearing condition]
				When transfer is completed
				1: Programming program is selected.

(3) Flash Erase Code Select Register (FECS)

FECS selects the erasing program to be downloaded.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified.
0	EPVB	0	R/W	Erase Pulse Verify Block
				Selects the erasing program to be downloaded.
				0: Erasing program is not selected.
				[Clearing condition]
				When transfer is completed
				1: Erasing program is selected.



(4) Flash Key Code Register (FKEY)

FKEY is a register for software protection that enables to download the on-chip program and perform programming/erasing of the flash memory.

Bit	Bit Name	Initial Value	R/W	Description
			-	
7	K7	0	R/W	Key Code
6	K6	0	R/W	When H'A5 is written to FKEY, writing to the SCO bit in
5	K5	0	R/W	FCCS is enabled. When a value other than H'A5 is written, the SCO bit cannot be set to 1. Therefore, the
4	K4	0	R/W	on-chip program cannot be downloaded to the on-chip
3	K3	0	R/W	RAM.
2	K2	0	R/W	Only when H'5A is written can programming/erasing of
1	K1	0	R/W	the flash memory be executed. When a value other than H'5A is written, even if the programming/erasing
0	K0	0	R/W	program is executed, programming/erasing cannot be performed.
			H'A5: Writing to the SCO bit is enabled. (The SCO bit cannot be set to 1 when FKEY is a value other than H'A5.)	
				H'5A: Programming/erasing of the flash memory is enabled. (When FKEY is a value other than H'A5, the software protection state is entered.)
				H'00: Initial value



(5) Flash MAT Select Register (FMATS)

FMATS specifies whether the user MAT or user boot MAT is selected.

Bit	Bit Name	Value	R/W	Description
7	MS7	0/1* ¹	R/W* ²	MAT Select
6	MS6	0	R/W * ²	The user MAT is selected when a value other than
5	MS5	0/1 * ¹	R/W * ²	H'AA is written, and the user boot MAT is selected
4	MS4	0	R/W* ²	when H'AA is written. The MAT is switched by writing a value in FMATS. To switch the MAT, make sure to
3	MS3	0/1 * ¹	R/W* ²	follow section 22.10, Switching between User MAT and
2	MS2	0	R/W* ²	User Boot MAT. (The user boot MAT cannot be
1	MS1	0/1 * ¹	R/W* ²	programmed in user program mode even if the user boot MAT is selected by FMATS. The user boot MAT
0	MS0	0	R/W* ²	must be programmed in boot mode or programmer mode.)
				[Programmable condition]
				Execution state in the on-chip RAM

2. When starting up in user mode, the initial value cannot be changed. When starting up in a mode other than user mode, the bits can be set to 1 but clearing to 0 is impossible. Only writing the bits to 1 is possible.



(6) Flash Transfer Destination Address Register (FTDAR)

FTDAR specifies the start address of the on-chip RAM at which to download an on-chip program. FTDAR must be set before setting the SCO bit in FCCS to 1.

		Initial			
Bit	Bit Name	Value	R/W	Description	
7	TDER	0	R/W	Transfer Destination Address Setting	Error
				This bit is set to 1 when an error has the start address specified by bits TE	5
				A start address error is determined b set in bits TDA6 to TDA0 is within the H'01 when download is executed by in FCCS to 1. Make sure that this bit before setting the SCO bit to 1 and th by bits TDA6 to TDA0 should be with H'00 to H'01.	e range of H'00 to setting the SCO bit is cleared to 0 ne value specified
				0: The value specified by bits TDA6 the range.	to TDA0 is within
				1: The value specified by bits TDA6 t H'02 and H'FF and download has	
6	TDA6	0	R/W	Transfer Destination Address	
5	TDA5	0	R/W	Specifies the on-chip RAM start add	ress of the
4	TDA4	0	R/W	download destination. A value betwee	,
3	TDA3	0	R/W	and up to 3 kbytes can be specified a of the on-chip RAM. H'FFD080 to H'I	
2	TDA2	0	R/W	storage area for internal programs in	
1	TDA1	0	R/W	H'00: H'FFD080 is specified	
0	TDA0	0	R/W	address.	
				H'01: H'FFD880 is specified address.	as the start
				H'02 to H'7F: Setting prohibited (Specifying a value fro the TDER bit to 1 and the on-chip program.)	



22.7.2 Programming/Erasing Interface Parameters

The programming/erasing interface parameters specify the operating frequency, storage place for program data, start address of programming destination, and erase block number, and exchanges the execution result. These parameters use the general registers of the CPU (ER0 and ER1) or the on-chip RAM area. The initial values of programming/erasing interface parameters are undefined at a power-on reset or a transition to software standby mode.

Since registers of the CPU except for R0L are saved in the stack area during download of an onchip program, initialization, programming, or erasing, allocate the stack area before performing these operations (the maximum stack size is 128 bytes). The return value of the processing result is written in R0L. The programming/erasing interface parameters are used in download control, initialization before programming or erasing, programming, and erasing. Table 22.6 shows the usable parameters and target modes. The meaning of the bits in the flash pass and fail result parameter (FPFR) varies in initialization, programming, and erasure.

Parameter	Download	Initialization	Programming	Erasure	R/W	Initial Value	Allocation
DPFR	0	—	—		R/W	Undefined	On-chip RAM*
FPFR		0	0	0	R/W	Undefined	R0L of CPU
FPEFEQ	_	0	—	_	R/W	Undefined	ER0 of CPU
FMPAR	_	_	0	_	R/W	Undefined	ER1 of CPU
FMPDR		_	0	_	R/W	Undefined	ER0 of CPU
FEBS		_	_	0	R/W	Undefined	ER0 of CPU

Table 22.6 Parameters and Target Modes

Note: * A single byte of the start address of the on-chip RAM specified by FTDAR

(a) Download Control

The on-chip program is automatically downloaded by setting the SCO bit in FCCS to 1. The onchip RAM area to download the on-chip program is the 3-kbyte area starting from the start address specified by FTDAR. Download is set by the programming/erasing interface registers, and the download pass and fail result parameter (DPFR) indicates the return value.

(b) Initialization before Programming/Erasing

The on-chip program includes the initialization program. A pulse with the specified period must be applied when programming or erasing. The specified pulse width is made by the method in which wait loop is configured by the CPU instruction. Accordingly, the operating frequency of the CPU must be set. The initial program is set as a parameter of the programming/erasing program which has been downloaded to perform these settings.

(c) Programming

When the flash memory is programmed, the start address of the programming destination on the user MAT and the program data must be passed to the programming program.

The start address of the programming destination on the user MAT must be stored in general register ER1. This parameter is called the flash multipurpose address area parameter (FMPAR).

The program data is always in 128-byte units. When the program data does not satisfy 128 bytes, 128-byte program data is prepared by filling the dummy code (H'FF). The boundary of the start address of the programming destination on the user MAT is aligned at an address where the lower eight bits (A7 to A0) are H'00 or H'80.

The program data for the user MAT must be prepared in consecutive areas. The program data must be in a consecutive space which can be accessed using the MOV.B instruction of the CPU and is not in the flash memory space.

The start address of the area that stores the data to be written in the user MAT must be set in general register ER0. This parameter is called the flash multipurpose data destination area parameter (FMPDR).

For details on the programming procedure, see section 22.8.2, User Program Mode.

(d) Erasure

When the flash memory is erased, the erase block number on the user MAT must be passed to the erasing program which is downloaded.

The erase block number on the user MAT must be set in general register ER0. This parameter is called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 9 as the erase block number.

For details on the erasing procedure, see section 22.8.2, User Program Mode.

(1) Download Pass and Fail Result Parameter (DPFR: Single Byte of Start Address in On-Chip RAM Specified by FTDAR)

DPFR indicates the return value of the download result. The DPFR value is used to determine the download result.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_		_	Unused
				These bits return 0.
2	SS		R/W	Source Select Error Detect
				Only one type can be specified for the on-chip program which can be downloaded. When the program to be downloaded is not selected, more than two types of programs are selected, or a program which is not mapped is selected, an error occurs.
				0: Download program selection is normal.
				1: Download program selection is abnormal.
1	FK		R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'A5) and returns the result.
				0: FKEY setting is normal. (H'A5)
				1: FKEY setting is abnormal. (value other than H'A5)
0	SF		R/W	Success/Fail
				Returns the download result. Reads back the program downloaded to the on-chip RAM and determines whether it has been transferred to the on-chip RAM.
				0: Download of the program has ended normally. (no error)
				1: Download of the program has ended abnormally. (error occurs)

(2) Flash Pass and Fail Parameter (FPFR: General Register R0L of CPU)

FPFR indicates the return values of the initialization, programming, and erasure results. The meaning of the bits in FPFR varies depending on the processing.

(a) Initialization before programming/erasing

FPFR indicates the return value of the initialization result.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 2	_	_	_	Unused
				These bits return 0.
1	FQ	_	R/W	Frequency Error Detect
				Compares the specified CPU operating frequency with the operating frequencies supported by this LSI, and returns the result.
				0: Setting of operating frequency is normal.
				1: Setting of operating frequency is abnormal.
0	SF	_	R/W	Success/Fail
				Returns the initialization result.
				0: Initialization has ended normally. (no error)
				1: Initialization has ended abnormally. (error occurs)



(b) Programming

FPFR indicates the return value of the programming result.

Bit	Bit Name	Initial Value	R/W	Description
7	_	_	_	Unused
				Returns 0.
6	MD	_	R/W	Programming Mode Related Setting Error Detect
				Detects the error protection state and returns the result. When the error protection state is entered, this bit is set to 1. Whether the error protection state is entered or not can be confirmed with the FLER bit in FCCS. For conditions to enter the error protection state, see section 22.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				1: Error protection state, and programming cannot be performed (FLER = 1)
5	EE	—	R/W	Programming Execution Error Detect
				Writes 1 to this bit when the specified data could not be written because the user MAT was not erased. If this bit is set to 1, there is a high possibility that the user MAT has been written to partially. In this case, after removing the error factor, erase the user MAT. Also an attempt to write the user MAT when the FMATS value is H'AA and the user boot MAT is selected leads to a programming execution error. In that case, both the user MAT and user boot MAT are not rewritten. Writing to the user boot MAT must be performed in boot mode or programmer mode.
				0: Programming has ended normally.
				1: Programming has ended abnormally. (programming result is not guaranteed.)
4	FK	_	R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'5A) before programming starts, and returns the result.
				0: FKEY setting is normal. (H'5A)
				1: FKEY setting is abnormal. (value other than H'5A)
3	—	_	—	Unused
				Returns 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
2	WD	—	R/W	Write Data Address Detect
				When an address not in the flash memory area is specified as the start address of the storage destination for the program data, an error occurs.
				0: Setting of the start address of the storage destination for the program data is normal.
				1: Setting of the start address of the storage destination for the program data is abnormal.
1	WA		R/W	Write Address Error Detect
				When the following items are specified as the start address of the programming destination, an error occurs.
				An area other than flash memory
				• The specified address is not aligned with the 128- byte boundary. (lower eight bits of the address are other than H'00 and H'80.)
				 Setting of the start address of the programming destination is normal.
				 Setting of the start address of the programming destination is abnormal.
0	SF		R/W	Success/Fail
				Returns the programming result.
				0: Programming has ended normally. (no error)
				1: Programming has ended abnormally. (error occurs)



(c) Erasure

FPFR indicates the return value of the erasure result.

D		Initial	5.44	
Bit	Bit Name	value	R/W	Description
7		_		Unused
				Returns 0.
6	MD	—	R/W	Erasure Mode Related Setting Error Detect
				Detects the error protection state and returns the result. When the error protection state is entered, this bit is set to 1. Whether the error protection state is entered or not can be confirmed with the FLER bit in FCCS. For conditions to enter the error protection state, see section 22.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				1: Error protection state, and programming cannot be erased. (FLER = 1)
5	EE	—	R/W	Erasure Execution Error Detect
				Returns 1 when the user MAT could not be erased or when the flash memory related register settings are partially changed. If this bit is set to 1, there is a high possibility that the user MAT has been erased partially. In this case, after removing the error factor, erase the user MAT. Also an attempt to erase the user MAT when the FMATS value is H'AA and the user boot MAT is selected leads to an erasure execution error. In that case, both the user MAT and user boot MAT are not erased. Erasure of the user boot MAT must be performed in boot mode or programmer mode.
				0: Erasure has ended normally.
				1: Erasure has ended abnormally.
4	FK		R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'5A) before erasure starts, and returns the result.
				0: FKEY setting is normal. (H'5A)
				1: FKEY setting is abnormal. (value other than H'5A)

		Initial		
Bit	Bit Name	Value	R/W	Description
3	EB	_	R/W	Erase Block Select Error Detect
				Checks whether the specified erase block number is in the block range of the user MAT, and returns the result.
				0: Setting of erase block number is normal.
				1: Setting of erase block number is abnormal.
2, 1	_	_	_	Unused
				These bits return 0.
0	SF	_	R/W	Success/Fail
				Indicates the erasure result.
				0: Erasure has ended normally. (no error)
				1: Erasure has ended abnormally. (error occurs)

(3) Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER0 of CPU)

FPEFEQ sets the operating frequency of the CPU. The operating frequency available in this LSI ranges from 8 MHz to 25 MHz.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 16	_	_	_	Unused
				These bits should be cleared to 0.
15 to 0	F15 to F0	_	R/W	Frequency Set
				These bits set the operating frequency of the CPU. The setting value must be calculated as follows:
				1. Round off the operating frequency expressed in MHz unit at the third decimal place to make it into two decimal places.
				2. Multiply the rounded number by 100 and convert the result into binary and write it to FPEFEQ (general register ER0).
				For example, when the operating frequency of the CPU is 20.000 MHz, the setting value is as follows:
				1. Round 20.000 off at the third decimal place as 20.00.
				 Convert 20.00 × 100 = 2000 into a binary number and set B'0000 0111 1101 0000 (H'07D0) in ER0.

RENESAS

(4) Flash Multipurpose Address Area Parameter (FMPAR: General Register ER1 of CPU)

FMPAR stores the start address of the programming destination on the user MAT.

When an address in an area other than the flash memory is set, or the start address of the programming destination is not aligned with the 128-byte boundary, an error occurs. The error occurrence is indicated by the WA bit in FPFR.

Bit	Initial Bit Name Value	R/W	Description
31 to 0	MOA31 to — MOA0	R/W	These bits store the start address of the programming destination on the user MAT. Consecutive 128-byte programming is executed starting from the specified start address of the user MAT. Therefore, the specified start address of the programming destination becomes a 128-byte boundary, and MOA6 to MOA0 are always cleared to 0.

(5) Flash Multipurpose Data Destination Parameter (FMPDR: General Register ER0 of CPU)

FMPDR stores the start address in the area which stores the data to be programmed in the user MAT.

When the storage destination for the program data is in flash memory, an error occurs. The error occurrence is indicated by the WD bit in FPFR.

Bit	Initial Bit Name Value	R/W	Description
31 to 0	MOD31 to — MOD0	R/W	These bits store the start address of the area which stores the program data for the user MAT. Consecutive 128-byte data is programmed to the user MAT starting from the specified start address.



(6) Flash Erase Block Select Parameter (FEBS: General Register ER0 of CPU)

FEBS specifies the erase block number. Settable values range from 0 to 9 (H'00000000 to H'00000009). A value of 0 corresponds to block EB0 and a value of 9 corresponds to block EB9. Do not set a value outside the range from 0 to 9.

Bit	Bit Name	Initial Value	B/W	Description
DIL	BIL Name	value	Fi/ W	Description
31 to 8		Undefined	R/W	Unused
				These bits should be set to 0.
7 to 0	EBS7 to EBS0	Undefined	R/W	These bits specify the erase block number from 0 to 9. A value of 0 corresponds to block EB0 and 9 corresponds to block EB9. Do not set a value outside the range from 0 to 9 (from H'00 to H'09).



22.8 On-Board Programming Mode

When the mode pins (MD1, and MD2) are set to on-board programming mode and the reset start is executed, a transition is made to on-board programming mode in which the on-chip flash memory can be programmed/erased. On-board programming mode has three operating modes: boot mode, user boot mode, and user program mode.

Table 22.7 shows the pin setting for each operating mode. For details on the state transition of each operating mode for flash memory, see figure 22.2.

Mode Setting	MD2	MD1	NMI	
Boot mode	1	0	1	
User program mode	0	1	0/1	
User boot mode	1	0	0	

 Table 22.7
 On-Board Programming Mode Setting

22.8.1 Boot Mode

Boot mode executes programming/erasing of the user MAT and the user boot MAT by means of the control command and program data transmitted from the externally connected host via the onchip SCI_1.

In boot mode, the tool for transmitting the control command and program data, and the program data must be prepared in the host. The serial communication mode is set to asynchronous mode. The system configuration in boot mode is shown in figure 22.6. Interrupts are ignored in boot mode. Configure the user system so that interrupts do not occur.




Figure 22.6 System Configuration in Boot Mode

RENESAS

(1) Serial Interface Setting by Host

The SCI_1 is set to asynchronous mode, and the serial transmit/receive format is set to 8-bit data, one stop bit, and no parity.

When a transition to boot mode is made, the boot program embedded in this LSI is initiated.

When the boot program is initiated, this LSI measures the low period of asynchronous serial communication data (H'00) transmitted consecutively by the host, calculates the bit rate, and adjusts the bit rate of the SCI_1 to match that of the host.

When bit rate adjustment is completed, this LSI transmits 1 byte of H'00 to the host as the bit adjustment end sign. When the host receives this bit adjustment end sign normally, it transmits 1 byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again. The bit rate may not be adjusted within the allowable range depending on the combination of the bit rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate of the host and the system clock frequency of this LSI must be as shown in table 22.8.




Figure 22.7 Automatic-Bit-Rate Adjustment Operation

Table 22.8 System Clock Frequency for Automatic-Bit-Rate Adjustment

Bit Rate of Host	System Clock Frequency of This LSI
9,600 bps	8 to 25 MHz
19,200 bps	8 to 25 MHz

(2) State Transition Diagram

The state transition after boot mode is initiated is shown in figure 22.8.




Figure 22.8 Boot Mode State Transition Diagram

- 1. After boot mode is initiated, the bit rate of the SCI_1 is adjusted with that of the host.
- 2. Inquiry information about the size, configuration, start address, and support status of the user MAT is transmitted to the host.
- 3. After inquiries have finished, all user MAT and user boot MAT are automatically erased.

4. When the program preparation notice is received, the state of waiting for program data is entered. The start address of the programming destination and program data must be transmitted after the programming command is transmitted. When programming is finished, the start address of the programming destination must be set to H'FFFFFFFF and transmitted. Then the state of waiting for program data is returned to the state of waiting for programming/erasing command. When reprogramming an erase block including an area on which the programming end command is issued, erase the erase block. An example of the erase block is shown in figure 22.9. When the erasure preparation notice is received, the state of waiting for erase block data is entered. The erase block number must be transmitted after the erasing command is transmitted. When the erasure is finished, the erase block number must be set to H'FF and transmitted. Then the state of waiting for erase block data is returned to the state of waiting for programming/erasing command. Erasure must be executed when the specified block is programmed without a reset start after programming is executed in boot mode. When programming can be executed by only one operation, all blocks are erased before entering the state of waiting for programming/erasing command or another command. Thus, in this case, the erasing operation is not required. The commands other than the programming/erasing command perform check sum, blank check (erasure check), and memory read of the user MAT and acquisition of current status information.

Memory read of the user MAT can only read the data programmed after all user MAT has automatically been erased. No other data can be read.




Figure 22.9 Example of Erase Block Including Programmed Area

RENESAS

22.8.2 User Program Mode

Programming/erasing of the user MAT is executed by downloading an on-chip program. The programming/erasing flow is shown in figure 22.10.

Since high voltage is applied to the internal flash memory during programming/erasing, a transition to the reset state must not be made during programming/erasing. A transition to the reset state during programming/erasing may damage the flash memory. If a reset is input, the reset must be released after the reset input period (period of $\overline{RES} = 0$) of at least 100 µs.




Figure 22.10 Programming/Erasing Flow



(1) On-Chip RAM Address Map when Programming/Erasing is Executed

Parts of the procedure program that is made by the user, like download request, programming/erasing procedure, and decision of the result, must be executed in the on-chip RAM. Since the on-chip program to be downloaded is embedded in the on-chip RAM, make sure the on-chip program and procedure program do not overlap. Figure 22.11 shows the area of the on-chip program to be downloaded.




Figure 22.11 RAM Map when Programming/Erasing is Executed



(2) Programming Procedure in User Program Mode

The procedures for download of the on-chip program, initialization, and programming are shown in figure 22.12.




Figure 22.12 Programming Procedure in User Program Mode

The procedure program must be executed in an area other than the flash memory to be programmed. Setting the SCO bit in FCCS to 1 to request download must be executed in the onchip RAM. The area that can be executed in the steps of the procedure program (on-chip RAM, user MAT, and external space) is shown in section 22.8.4, Storable Areas for On-Chip Program and Program Data. The following description assumes that the area to be programmed on the user MAT is erased and that program data is prepared in the consecutive area.

The program data for one programming operation is always 128 bytes. When the program data exceeds 128 bytes, the start address of the programming destination and program data parameters are updated in 128-byte units and programming is repeated. When the program data is less than 128 bytes, invalid data is filled to prepare 128-byte program data. If the invalid data to be added is H'FF, the program processing time can be shortened.

- 1. Select the on-chip program to be downloaded and the download destination. When the PPVS bit in FPCS is set to 1, the programming program is selected. Several programming/erasing programs cannot be selected at one time. If several programs are selected, a download error is returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the download destination is specified by FTDAR.
- 2. Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be set to 1 to request download of the on-chip program.
 - H'A5 is written to FKEY.
 - Setting the SCO bit is executed in the on-chip RAM.

When the SCO bit is set to 1, download is started automatically. Since the SCO bit is cleared to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be 1 in the procedure program. The download result can be confirmed by the return value of the DPFR parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte of the on-chip RAM start address specified by FTDAR, which becomes the DPFR parameter, to a value other than the return value (e.g. H'FF). Particular processing that is accompanied by bank switching as described below is performed when download is executed. Dummy read of FCCS must be performed twice immediately after the SCO bit is set to 1.

- The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified by FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.
- The return value is set in the DPFR parameter.
- The values of general registers of the CPU are held.
- During download, no interrupts can be accepted. However, since the interrupt requests are held, when the procedure program is resumed, the interrupts are requested.

RENESAS

- To hold a level-detection interrupt request, the interrupt must continue to be input until the download is completed.
- Allocate a stack area of 128 bytes at the maximum in the on-chip RAM before setting the SCO bit to 1.
- 3. FKEY is cleared to H'00 for protection.
- 4. The download result must be confirmed by the value of the DPFR parameter. Check the value of the DPFR parameter (one byte of start address of the download destination specified by FTDAR). If the value of the DPFR parameter is H'00, download has been performed normally. If the value is not H'00, the source that caused download to fail can be investigated by the description below.
 - If the value of the DPFR parameter is the same as that before downloading, the setting of the start address of the download destination in FTDAR may be abnormal. In this case, confirm the setting of the TDER bit in FTDAR.
 - If the value of the DPFR parameter is different from that before downloading, check the SS bit or FK bit in the DPFR parameter to confirm the download program selection and FKEY setting, respectively.
- 5. The operating frequency of the CPU is set in the FPEFEQ parameter for initialization. The settable operating frequency of the FPEFEQ parameter ranges from 8 to 25 MHz. When the frequency is set otherwise, an error is returned to the FPFR parameter of the initialization program and initialization is not performed. For details on setting the frequency, see section 22.7.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER0 of CPU).
- 6. Initialization is executed. The initialization program is downloaded together with the programming program to the on-chip RAM. The entry point of the initialization program is at the address which is 32 bytes after #DLTOP (start address of the download destination specified by FTDAR). Call the subroutine to execute initialization by using the following steps.

```
MOV.L #DLTOP+32,ER2 ; Set entry address to ER2
JSR @ER2 ; Call initialization routine
NOP
```

- The general registers other than R0L are held in the initialization program.
- R0L is a return value of the FPFR parameter.
- Since the stack area is used in the initialization program, a stack area of 128 bytes at the maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make sure the program storage area and stack area in the on-chip RAM and register values are not overwritten.

RENESAS

- 7. The return value in the initialization program, the FPFR parameter is determined.
- 8. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasing. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other than the CPU during programming/erasing, causing a voltage exceeding the specifications to be applied, the flash memory may be damaged. Therefore, interrupts are disabled by setting bit 7 (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by setting bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control mode 2. Accordingly, interrupts other than NMI are held and not executed. Configure the user system so that NMI interrupts do not occur. The interrupts that are held must be executed after all programming completes.
- 9. FKEY must be set to H'5A and the user MAT must be prepared for programming.
- 10. The parameters required for programming are set. The start address of the programming destination on the user MAT (FMPAR parameter) is set in general register ER1. The start address of the program data storage area (FMPDR parameter) is set in general register ER0.
 - Example of FMPAR parameter setting: When an address other than one in the user MAT area is specified for the start address of the programming destination, even if the programming program is executed, programming is not executed and an error is returned to the FPFR parameter. Since the program data for one programming operation is 128 bytes, the lower eight bits of the address must be H'00 or H'80 to be aligned with the 128-byte boundary.
 - Example of FMPDR parameter setting: When the storage destination for the program data is flash memory, even if the programming routine is executed, programming is not executed and an error is returned to the FPFR parameter. In this case, the program data must be transferred to the on-chip RAM and then programming must be executed.
- Programming is executed. The entry point of the programming program is at the address which is 16 bytes after #DLTOP (start address of the download destination specified by FTDAR). Call the subroutine to execute programming by using the following steps.

MOV.L #DLTOP+16,ER2 ; Set entry address to ER2 JSR @ER2 ; Call programming routine NOP

- The general registers other than ROL are held in the programming program.
- R0L is a return value of the FPFR parameter.
- Since the stack area is used in the programming program, a stack area of 128 bytes at the maximum must be allocated in RAM.



- 12. The return value in the programming program, the FPFR parameter is determined.
- 13. Determine whether programming of the necessary data has finished. If more than 128 bytes of data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte units, and repeat steps 11 to 14. Increment the programming destination address by 128 bytes and update the programming data pointer correctly. If an address which has already been programmed is written to again, not only will a programming error occur, but also flash memory will be damaged.
- 14. After programming finishes, clear FKEY and specify software protection. If this LSI is restarted by a reset immediately after programming has finished, secure the reset input period (period of $\overline{\text{RES}} = 0$) of at least 100 µs.



(3) Erasing Procedure in User Program Mode

The procedures for download of the on-chip program, initialization, and erasing are shown in figure 22.13.




Figure 22.13 Erasing Procedure in User Program Mode

The procedure program must be executed in an area other than the user MAT to be erased. Setting the SCO bit in FCCS to 1 to request download must be executed in the on-chip RAM. The area that can be executed in the steps of the procedure program (on-chip RAM and user MAT) is shown in section 22.8.4, Storable Areas for On-Chip Program and Program Data. For the downloaded on-chip program area, see figure 22.11.

One erasure processing erases one block. For details on block divisions, refer to figure 22.4. To erase two or more blocks, update the erase block number and repeat the erasing processing for each block.

1. Select the on-chip program to be downloaded and the download destination. When the PPVS bit in FPCS is set to 1, the programming program is selected. Several programming/erasing programs cannot be selected at one time. If several programs are selected, a download error is returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the download destination is specified by FTDAR.

For the procedures to be carried out after setting FKEY, see section 22.8.2 (2), Programming Procedure in User Program Mode.

- 2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS parameter) of the user MAT in general register ER0. If a value other than an erase block number of the user MAT is set, no block is erased even though the erasing program is executed, and an error is returned to the FPFR parameter.
- 3. Erasure is executed. Similar to as in programming, the entry point of the erasing program is at the address which is 16 bytes after #DLTOP (start address of the download destination specified by FTDAR). Call the subroutine to execute erasure by using the following steps.

```
MOV.L #DLTOP+16, ER2 ; Set entry address to ER2
JSR @ER2 ; Call erasing routine
NOP
```

- The general registers other than R0L are held in the erasing program.
- ROL is a return value of the FPFR parameter.
- Since the stack area is used in the erasing program, a stack area of 128 bytes at the maximum must be allocated in RAM.
- 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one block is to be erased, update the FEBS parameter and repeat steps 2 to 5.
- 6. After erasure completes, clear FKEY and specify software protection. If this LSI is restarted by a reset immediately after erasure has finished, secure the reset input period (period of $\overline{\text{RES}} = 0$) of at least 100 µs.



22.8.3 User Boot Mode

This LSI has user boot mode that is initiated with different mode pin settings than those in boot mode or user program mode. User boot mode is a user-arbitrary boot mode, unlike boot mode that uses the on-chip SCI.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasing of the user boot MAT is only enabled in boot mode or programmer mode.

(1) User Boot Mode Initiation

For the mode pin settings to start up user boot mode, see table 22.7.

When the reset start is executed in user boot mode, the built-in check routine runs. The user MAT and user boot MAT states are checked by this check routine.

While the check routine is running, NMI and all other interrupts cannot be accepted.

Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, H'AA is set to FMATS because the execution target MAT is the user boot MAT.



(2) User MAT Programming in User Boot Mode

For programming the user MAT in user boot mode, additional processing made by setting FMATS is required. However, switching back from user-MAT selection state to user-boot-MAT selection state after programming completes is impossible.

Figure 22.14 shows the procedure for programming the user MAT in user boot mode.




Figure 22.14 Procedure for Programming User MAT in User Boot Mode

The difference between the programming procedures in user program mode and user boot mode is whether the MAT is switched or not as shown in figure 22.14.

In user boot mode, the user boot MAT can be seen in the flash memory space with the user MAT hidden in the background. The user MAT and user boot MAT are switched only while the user MAT is being programmed. Because the user boot MAT is hidden while the user MAT is being programmed, the procedure program must be executed in an area other than flash memory. After the user MAT programming procedure completes, the MATs cannot be selected again.

MAT switching is enabled by writing a specific value to FMATS. Note, however, that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completed, and if an interrupt occurs, from which MAT the interrupt vector is read is undetermined. Perform MAT switching in accordance with the description in section 22.10, Switching between User MAT and User Boot MAT.

Except for MAT switching, the programming procedure is the same as that in user program mode.

The area that can be executed in the steps of the user procedure program (on-chip RAM and user MAT) is shown in section 22.8.4, Storable Areas for On-Chip Program and Program Data.



(3) User MAT Erasing in User Boot Mode

For erasing the user MAT in user boot mode, additional processing made by setting FMATS are required: However, switching back from user-MAT selection state to user-boot-MAT selection state after programming completes is impossible.

Figure 22.15 shows the procedure for erasing the user MAT in user boot mode.




Figure 22.15 Procedure for Erasing User MAT in User Boot Mode

The difference between the erasing procedures in user program mode and user boot mode depends on whether the MAT is switched or not as shown in figure 22.15.

MAT switching is enabled by writing a specific value to FMATS. Note, however, that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completed, and if an interrupt occurs, from which MAT the interrupt vector is read is undetermined. Perform MAT switching in accordance with the description in section 22.10, Switching between User MAT and User Boot MAT.

Except for MAT switching, the erasing procedure is the same as that in user program mode.

The area that can be executed in the steps of the user procedure program (on-chip RAM and user MAT) is shown in section 22.8.4, Storable Areas for On-Chip Program and Program Data.

22.8.4 Storable Areas for On-Chip Program and Program Data

In the descriptions in this manual, the on-chip programs and program data storage areas are assumed to be in the on-chip RAM. However, they can be executed from part of the flash memory which is not to be programmed or erased as long as the following conditions are satisfied.

- The on-chip program is downloaded to and executed in the on-chip RAM specified by FTDAR. Therefore, this on-chip RAM area is not available for use.
- Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a stack area.
- Download requested by setting the SCO bit in FCCS to 1 should be executed from the on-chip RAM because it will require switching of the memory MATs.
- In an operating mode in which the external address space is not accessible, such as single-chip mode, the required procedure programs should be transferred to the on-chip RAM before programming/erasing starts (download result is determined).
- The flash memory is not accessible during programming/erasing. Programming/erasing is executed by the program downloaded to the on-chip RAM. Therefore, the procedure program that initiates operation should be stored in the on-chip RAM other than the flash memory.
- After programming/erasing starts, access to the flash memory should be inhibited until FKEY is cleared. The reset input state (period of $\overline{\text{RES}} = 0$) must be set to at least 100 µs when the operating mode is changed and the reset start executed on completion of programming/erasing. Transitions to the reset state are inhibited during programming/erasing. When the reset signal is input, a reset input state (period of $\overline{\text{RES}} = 0$) of at least 100 µs is needed before the reset signal is released.

RENESAS

- Switching of the MATs by FMATS should be required when programming/erasing of the user MAT is operated in user boot mode. The program that switches the MATs should be executed from the on-chip RAM. (For details, see section 22.10, Switching between User MAT and User Boot MAT.) Make sure you know which MAT is currently selected when switching them.
- When the program data storage area is within the flash memory area, an error will occur even when the data stored is normal program data. Therefore, the data should be transferred to the on-chip RAM to place the address that the FMPDR parameter indicates in an area other than the flash memory.

In consideration of these conditions, the areas in which the program data can be stored and executed are determined by the combination of the processing contents, operating mode, and bank structure of the memory MATs, as shown in tables 22.9 to 22.13.

User Program Mode	User Boot Mode*
See table 22.10.	See table 22.12.
Erasing See table 22.11. Se	
	See table 22.10.

Table 22.9 Executable Memory MAT

Note: * Programming/Erasing is possible to the User Mat.



	Storable/Executable Area		Selected MAT		
Item	On-Chip RAM	User MAT	User MAT	Embedded Program Storage MAT	
Storage area for program data	0	×*			
Operation for selecting on-chip program to be downloaded	0	0	0		
Operation for writing H'A5 to FKEY	0	0	0		
Execution of writing 1 to SCO bit in FCCS (download)	0	x		0	
Operation for clearing FKEY	0	0	0		
Decision of download result	0	0	0		
Operation for download error	0	0	0		
Operation for setting initialization parameter	0	0	0		
Execution of initialization	0	х	0		
Decision of initialization result	0	0	0		
Operation for initialization error	0	0	0		
Operation for disabling interrupts	0	0	0		
Operation for writing H'5A to FKEY	0	0	0		
Operation for setting programming parameter	0	Х	0		
Execution of programming	0	х	0		
Decision of programming result	0	х	0		
Operation for programming error	0	х	0		
Operation for clearing FKEY	0	х	0		

Table 22.10 Usable Area for Programming in User Program Mode

Note: * Transferring the program data to the on-chip RAM beforehand enables this area to be used.

RENESAS

	Storable/Executable Area		Selected MAT		
Item	On-Chip RAM	User MAT	User MAT	Embedded Program Storage MAT	
Operation for selecting on-chip program to be downloaded	0	0	0		
Operation for writing H'A5 to FKEY	0	0	0		
Execution of writing 1 to SCO bit in FCCS (download)	0	×		0	
Operation for clearing FKEY	0	0	0		
Decision of download result	0	0	0		
Operation for download error	0	0	0		
Operation for setting initialization parameter	0	0	0		
Execution of initialization	0	x	0		
Decision of initialization result	0	0	0		
Operation for initialization error	0	0	0		
Operation for disabling interrupts	0	0	0		
Operation for writing H'5A to FKEY	0	0	0		
Operation for setting erasure parameter	0	×	0		
Execution of erasure	0	×	0		
Decision of erasure result	0	×	0		
Operation for erasure error	0	×	0		
Operation for clearing FKEY	0	×	0		

Table 22.11 Usable Area for Erasure in User Program Mode

	Storable/Executable Area		Selected MAT		
Item	On-Chip RAM	User Boot MAT	User MAT	User Boot MAT	Embedded Program Storage MAT
Storage area for program data	0	×* ¹	_		_
Selecting on-chip program to be downloaded	0	0		0	
Writing H'A5 to FKEY	0	0		0	
Writing 1 to SCO in FCCS (download)	0	×			0
FKEY clearing	0	0		0	
Determination of downloaded result	0	0		0	
Download error processing	0	0		0	
Setting initialization parameter	0	0		0	
Initialization	0	×		0	
Determination of initialization result	0	0		0	
Initialization error processing	0	0		0	
Disabling interrupts	0	0		0	
Switching MATs by FMATS	0	×	0		
Writing H'5A to FKEY	0	×	0		
Setting programming parameter	0	x	0		
Programming	0	×	0		
Determination of programming result	0	×	0		
Programming error processing	0	×* ²	0		
FKEY clearing	0	×	0		
Switching MATs by FMATS	0	×		0	

Table 22.12 Usable Area for Programming in User Boot Mode

Notes: 1. Transferring the data to the on-chip RAM in advance enables this area to be used.

2. Switching FMATS by a program in the on chip RAM enables this area to be used.

RENESAS

	Storable/Executable Area		Selected MAT		
Item	On-Chip RAM	User Boot MAT	User MAT	User Boot MAT	Embedded Program Storage MAT
Selecting on-chip program to be downloaded	0	0		0	
Writing H'A5 to FKEY	0	0		0	
Writing 1 to SCO in FCCS (download)	0	×			0
FKEY clearing	0	0		0	
Determination of downloaded result	0	0		0	
Download error processing	0	0		0	
Setting initialization parameter	0	0		0	
Initialization	0	x		0	
Determination of initialization result	0	0		0	
Initialization error processing	0	0		0	
Disabling interrupts	0	0		0	
Switching MATs by FMATS	0	×		0	
Writing H'5A to FKEY	0	×	0		
Setting erasure parameter	0	×	0		
Erasure	0	×	0		
Determination of erasure result	0	×	0		
Erasing error processing	0	×*	0		
FKEY clearing	0	×	0		
Switching MATs by FMATS	0	×	0		

Table 22.13 Usable Area for Erasure in User Boot Mode

Notes: * Switching FMATS by a program in the on chip RAM enables this area to be used.

22.9 Protection

There are three types of protection against the flash memory programming/erasing: hardware protection, software protection, and error protection.

22.9.1 Hardware Protection

Programming and erasure of the flash memory is forcibly disabled or suspended by hardware protection. In this state, download of an on-chip program and initialization are possible. However, programming or erasure of the user MAT cannot be performed even if the programming/erasing program is initiated, and the error in programming/erasing is indicated by the FPFR parameter.

		Function	to be Protected
Item	Description	Download	Programming/ Erasing
Reset protection	 The programming/erasing interface registers are initialized in the reset state (including a reset by the WDT) and the programming/erasing protection state is entered. The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again. 	I	0

Table 22.14 Hardware Protection



22.9.2 Software Protection

The software protection protects the flash memory against programming/erasing by disabling download of the programming/erasing program and using the key code.

Table 22.15 Software Protection

		Function	to be Protected
Item	Description	Download	Programming/ Erasing
	The programming/erasing protection state is entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs.	0	0
Protection by FKEY	The programming/erasing protection state is entered because download and programming/erasing are disabled unless the required key code is written in FKEY.	0	0

22.9.3 Error Protection

Error protection is a mechanism for aborting programming or erasure when a CPU runaway occurs or operations not according to the programming/erasing procedures are detected during programming/erasing of the flash memory. Aborting programming or erasure in such cases prevents damage to the flash memory due to excessive programming or erasing.

If an error occurs during programming/erasing of the flash memory, the FLER bit in FCCS is set to 1 and the error protection state is entered.

- When an interrupt request, such as NMI, occurs during programming/erasing.
- When the flash memory is read from during programming/erasing (including a vector read or an instruction fetch).
- When a SLEEP instruction is executed (including software-standby mode) during programming/erasing.



Error protection is canceled by a reset. Note that the reset should be released after the reset input period of at least 100µs has passed. Since high voltages are applied during programming/erasing of the flash memory, some voltage may remain after the error protection state has been entered. For this reason, it is necessary to reduce the risk of damaging the flash memory by extending the reset input period so that the charge is released.

The state-transition diagram in figure 22.16 shows transitions to and from the error protection state.




Figure 22.16 Transitions to Error Protection State

22.10 Switching between User MAT and User Boot MAT

It is possible to switch between the user MAT and user boot MAT. However, the following procedure is required because both of these MATs are allocated to address 0. (Switching to the user boot MAT disables programming and erasing. Programming of the user boot MAT should take place in boot mode or programmer mode.)

- 1. MAT switching by FMATS should always be executed from the on-chip RAM.
- 2. To ensure that switching has finished and access is made to the newly switched MAT, execute four NOP instructions in the same on-chip RAM immediately after writing to FMATS (this prevents access to the flash memory during MAT switching).
- 3. If an interrupt has occurred during switching, there is no guarantee of which memory MAT is being accessed.

Always mask the maskable interrupts before switching between MATs. In addition, configure the system so that NMI interrupts do not occur during MAT switching.

- 4. After the MATs have been switched, take care because the interrupt vector table will also have been switched.
- 5. Memory sizes of the user MAT and user boot MAT are different. Do not access a user boot MAT in a space of 8 kbytes or more. If access goes beyond the 8-kbyte space, the values read are undefined.




Figure 22.17 Switching between User MAT and User Boot MAT

RENESAS

Programmer Mode 22.11

Along with its on-board programming mode, this LSI also has a programmer mode as a further mode for the writing and erasing of programs and data. In programmer mode, a general-purpose PROM programmer that supports the device types shown in table 22.16 can be used to write programs to the on-chip ROM without any limitation.

Table 22.16	Device Types	Supported in	Programmer Mode
-------------	--------------	--------------	-----------------

Target Memory MAT	Size	Device Type
User MAT	128 kbytes*	FZTAT128V3A
User boot MAT	8 kbytes	FZTATUSBTV3A

For the R4F2112 model, 96 kbytes of ROM space is available when the user MAT is Note: selected. If programming is performed in programmer mode, H'FF data must be written to address H'18000 to H'1FFFF with 128-kbyte capacity setting.

22.12 **Standard Serial Communication Interface Specifications for Boot** Mode

The boot program initiated in boot mode performs serial communication using the host and onchip SCI 1. The serial communication interface specifications are shown below.


The boot program has three states.

1. Bit-rate-adjustment state

In this state, the boot program adjusts the bit rate to achieve serial communication with the host. Initiating boot mode enables starting of the boot program and entry to the bit-rateadjustment state. The program receives the command from the host to adjust the bit rate. After adjusting the bit rate, the program enters the inquiry/selection state.

2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The device name, clock mode, and bit rate are selected. After selection of these settings, the program is made to enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to the onchip RAM and erases the user MATs and user boot MATs before the transition.



3. Programming/erasing state

Programming and erasure by the boot program take place in this state. The boot program is made to transfer the programming/erasing programs to the on-chip RAM by commands from the host. Sum checks and blank checks are executed by sending these commands from the host.

These boot program states are shown in figure 22.18.




Figure 22.18 Boot Program States

RENESAS

(1) Bit-Rate-Adjustment State

The bit rate is calculated by measuring the period of transfer of a low-level byte (H'00) from the host. The bit rate can be changed by the command for a new bit rate selection. After the bit rate has been adjusted, the boot program enters the inquiry and selection state. The bit-rate-adjustment sequence is shown in figure 22.19.




Figure 22.19 Bit-Rate-Adjustment Sequence

(2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the host and the boot program is as shown below.

1. One-byte commands and one-byte responses

These one-byte commands and one-byte responses consist of the inquiries and the ACK for successful completion.

2. n-byte commands or n-byte responses

These commands and responses are comprised of n bytes of data. These are selections and responses to inquiries.

The program data size is not included under this heading because it is determined in another command.

3. Error response

The error response is a response to inquiries. It consists of an error response and an error code and comes two bytes.



4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

5. Memory read response

This response consists of four bytes of data.

One-byte command or one-byte response	Command or response		
n-byte command or [Data		
n-byte response	Size Command of	or response	Checksum —
Error response	Error code	nse	
128-byte programming	Address	Data (n bytes)	
	Command		Checksum —
Memory read response	Size	Data	
10300130	Response		Checksum —

Figure 22.20 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasing, and checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amount of data, and checksum
- Data (n bytes): Detailed data of a command or response
- Checksum (one byte): The checksum is calculated so that the total of all values from the command byte to the SUM byte becomes H'00.
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Data Size (four bytes): Four-byte response to a memory read

(3) Inquiry and Selection States

The boot program returns information from the flash memory in response to the host's inquiry commands and sets the device code, clock mode, and bit rate in response to the host's selection command.

Table 22.17 lists the inquiry and selection commands.

Command	Command Name	Description
H'20	Supported device inquiry	Inquiry regarding device codes
H'10	Device selection	Selection of device code
H'21	Clock mode inquiry	Inquiry regarding numbers of clock modes and values of each mode
H'11	Clock mode selection	Indication of the selected clock mode
H'22	Division ratio inquiry	Inquiry regarding the number of frequency-divided clock types, the number of division ratios and the values of each division
H'23	Operating clock frequency inquiry	Inquiry regarding the maximum and minimum values of the main clock and peripheral clocks
H'24	User boot MAT information inquiry	Inquiry regarding the a number of user MATs and the start and last addresses of each MAT
H'25	User MAT information inquiry	Inquiry regarding the a number of user MATs and the start and last addresses of each MAT
H'26	Block for erasing information Inquiry	Inquiry regarding the number of blocks and the start and last addresses of each block
H'27	Programming unit inquiry	Inquiry regarding the unit of program data
H'3F	New bit rate selection	Selection of new bit rate
H'40	Transition to programming/erasing state	Erasing of user MAT, and entry to programming/ erasing state
H'4F	Boot program status inquiry	Inquiry into the operated status of the boot program



The selection commands, which are device selection (H'10), clock mode selection (H'11), and new bit rate selection (H'3F), should be sent from the host in that order. When two or more selection commands are sent at once, the last command will be valid.

All of these commands, except for the boot program status inquiry command (H'4F), will be valid until the boot program receives the programming/erasing transition (H'40). The host can choose the needed commands and make inquiries while the above commands are being transmitted. H'4F is valid even after the boot program has received H'40.

(a) Supported Device Inquiry

The boot program will return the device codes of supported devices and the product code in response to the supported device inquiry.

Command H'20

• Command, H'20, (one byte): Inquiry regarding supported devices

Response	H'30	Size	Number of devices	
	Number of characters	Devic	e code	Product name
	SUM			

- Response, H'30, (one byte): Response to the supported device inquiry
- Size (one byte): Number of bytes to be transmitted, excluding the command, size, and checksum, that is, the total amount of data contributes by the number of devices, characters, device codes and product names
- Number of devices (one byte): The number of device types supported by the boot program
- Number of characters (one byte): The number of characters in the device codes and boot program's product name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command byte to the SUM byte becomes H'00.

(b) Device Selection

The boot program will set the supported device to the specified device code. The program will return the selected device code in response to the inquiry after this setting has been made.

	Command I	H'10	Size	Device code	SUM
--	-----------	------	------	-------------	-----

- Command, H'10, (one byte): Device selection
- Size (one byte): Amount of device-code data This is fixed at 4
- Device code (four bytes): Device code (ASCII code) returned in response to the supported device inquiry
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the device selection command ACK will be returned when the device code matches.

Error response H'90

ERROR

• Error response, H'90, (one byte): Error response to the device selection command ERROR : (one byte): Error code

H'11: Checksum error

H'21: Device code error, that is, the device code does not match

(c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode inquiry.

Command

H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response	H'31	Size	Number of modes	Mode		SUM
----------	------	------	-----------------	------	--	-----

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the number of modes and modes
- Number of clock modes (one byte): The number of supported clock modes H'00 indicates no clock mode or the device allows to read the clock mode.
- Mode (one byte): Values of the supported clock modes (i.e. H'01 means clock mode 1.)

RENESAS

• SUM (one byte): Checksum

(d) Clock Mode Selection

The boot program will set the specified clock mode. The program will return the selected clockmode information after this setting has been made.

The clock-mode selection command should be sent after the device-selection commands.

Command	H'11	Size	Mode	SUM	

- Command, H'11, (one byte): Selection of clock mode
- Size (one byte): Amount of data that represents the modes
- Mode (one byte): A clock mode returned in reply to the supported clock mode inquiry.
- SUM (one byte): Checksum

Response H'06

•

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection command
 - ERROR : (one byte): Error code H'11: Checksum error H'22: Clock mode error, that is, the clock mode does not match.

Even if the clock mode numbers are H'00 and H'01 by a clock mode inquiry, the clock mode must be selected using these respective values.

(e) Division Ratio Inquiry

The boot program will return the supported division ratios in response to the inquiry.

Command H'22

• Command, H'22, (one byte): Inquiry regarding division ratio

Response	H'32	Size	Number of types			
	Number of division ratios	Division ratio				
	SUM		•			

- Response, H'32, (one byte): Response to the division ratio inquiry
- Size (one byte): The total amount of data that represents the number of types, the number of division ratios, and the division ratios
- Number of types (one byte): The number of supported divided clock types (e.g. when there are two divided clock types, which are the main and peripheral clocks, the number of types will be H'02.)
- Number of division ratios (one byte): The number of division ratios for each type (e.g. the number of division ratios to which the main clock can be set and the peripheral clock can be set.)
- Division ratio (one byte)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the clock is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

The number of division ratios returned is the same as the number of division ratios and as many groups of data are returned as there are types.

• SUM (one byte): Checksum



(f) Operating Clock Frequency Inquiry

The boot program will return the number of operating clock frequencies, and the maximum and minimum values.

Command H'23

Command, H'23, (one byte): Inquiry regarding operating clock frequencies

Response	H'33	Size	Number of operating clock frequencies		
	Minimum value of operating clock frequency		Maximum value of operating clock frequency		
	SUM				

- Response, H'33, (one byte): Response to operating clock frequency inquiry
- Size (one byte): The number of bytes that represents the minimum values, maximum values, and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operating clock frequency types (e.g. when there are two operating clock frequency types, which are the main and peripheral clocks, the number of types will be H'02.)
- Minimum value of operating clock frequency (two bytes): The minimum value of the divided clock frequency.

The minimum and maximum values of the operating clock frequency represent the values in MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the value is 17.00 MHz, it will be 2000, which is H'07D0.)

- Maximum value (two bytes): Maximum value among the divided clock frequencies. There are as many pairs of minimum and maximum values as there are operating clock frequencies.
- SUM (one byte): Checksum

(g) User Boot MAT Information Inquiry

The boot program will return the number of user boot MATs and their addresses.

Command H'24

• Command, H'24, (one byte): Inquiry regarding user boot MAT information

Response

H'34	Size	Number of areas	
Start ad	ddress ar	ea	Last address area
SUM			

- Response, H'34, (one byte): Response to the user boot MAT information inquiry
- Size (one byte): The number of bytes that represents the number of areas, area-start address and area-last address
- Number of areas (one byte): The number of consecutive user boot MAT areas When the user boot MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area
- Area-last address (four bytes): Last address of the area There are as many groups of data representing the start and last addresses as there are areas.
- SUM (one byte): Checksum



(h) User MAT Information Inquiry

The boot program will return the number of user MATs and their addresses.

Command H'25

• Command, H'25, (one byte): Inquiry regarding user MAT information

Response

Size Number of area

H'35	Size	Number of areas	
Start ac	ddress ar	ea	Last address area
SUM			

- Response, H'35, (one byte): Response to the user MAT information inquiry
- Size (one byte): The total number of bytes that represents the number of areas, area-start address and area-last address
- Number of areas (one byte): The number of consecutive user MAT areas When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area
- Area-last address (four bytes): Last address of the area There are as many groups of data representing the start and last addresses as there are areas.
- SUM (one byte): Checksum



(i) Erased Block Information Inquiry

The boot program will return the number of erased blocks and their addresses.

Command H'26

• Command, H'26, (two bytes): Inquiry regarding erased block information

Response

H'36 Size Number of blocks

H'36	Size	Number of blocks	
Block	start ad	dress	Block last address
CLIM			

SUM

- Response, H'36, (one byte): Response to the number of erased blocks and addresses
- Size (two bytes): The number of bytes that represents the number of blocks, block-start addresses, and block-last addresses.
- Number of blocks (one byte): The number of erased blocks
- Block start address (four bytes): Start address of a block
- Block last Address (four bytes): Last address of a block There are as many groups of data representing the start and last addresses as there are areas.
- SUM (one byte): Checksum

(j) Programming Unit Inquiry

The boot program will return the programming unit used to program data.

Command H'27

• Command, H'27, (one byte): Inquiry regarding programming unit

Response H'37 Size

Programming unit SUM

- Response, H'37, (one byte): Response to programming unit inquiry
- Size (one byte): The number of bytes that indicate the programming unit, which is fixed to 2
- Programming unit (two bytes): A unit for programming This is the unit for reception of programming.
- SUM (one byte): Checksum



(k) New Bit-Rate Selection

The boot program will set a new bit rate and return the new bit rate.

This selection should be sent after sending the clock mode selection command.

Command

d	H'3F	Size	Bit rate	Input frequency
	Number of division ratios	Division ratio 1	Division ratio 2	
	SUM			

- Command, H'3F, (one byte): Selection of new bit rate
- Size (one byte): The total number of bytes that represents the bit rate, input frequency, number of division ratios, and division ratio
- Bit rate (two bytes): New bit rate One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which is H'00C0.)
- Input frequency (two bytes): Frequency of the clock input to the boot program This is valid to the hundredths place and represents the value in MHz multiplied by 100. (E.g. when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
- Number of division ratios (one byte): The number of division ratios to which the device can be set.

There are usually two division ratios, which are the main and peripheral module operating frequencies.

- Division ratio 1 (one byte): The value of division ratios for the main operating frequency Division ratio: The inverse of the division ratio, as a negative number (e.g. when the clock frequency is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- Division ratio 2 (one byte): The value of division ratios for the peripheral frequency (Division ratio: The inverse of the division ratio, as a negative number (E.g. when the clock is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

RENESAS

• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to selection of a new bit rate When it is possible to set the bit rate, the response will be ACK.

Error Response

H'BF ERROR

• Error response, H'BF, (one byte): Error response to selection of new bit rate

- ERROR: (one byte): Error code
 - H'11: Sum checking error
 - H'24: Bit-rate selection error The rate is not available.
 - H'25: Error in input frequency This input frequency is not within the specified range.
 - H'26: Division ratio error The ratio does not match an available ratio.
 - H'27: Operating frequency error The frequency is not within the specified range.



(4) Receive Data Check

The methods for checking of receive data are listed below.

1. Input frequency

The received value of the input frequency is checked to ensure that it is within the range of minimum to maximum frequencies which matches the clock modes of the specified device. When the value is out of this range, an input-frequency error is generated.

2. Division ratio

The received value of the division ratio is checked to ensure that it matches the clock modes of the specified device. When the value is out of this range, a division ratio error is generated.

3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and the division ratio. The input frequency is input to the LSI and the LSI is operated at the operating frequency. The expression is given below.

Operating frequency = Input frequency ÷ Division ratio

The calculated operating frequency should be checked to ensure that it is within the range of minimum to maximum frequencies which are available with the clock modes of the specified device. When it is out of this range, an operating frequency error is generated.

4. Bit rate

To facilitate error checking, the value (n) of clock select (CKS) in the serial mode register (SMR), and the value (N) in the bit rate register (BRR), which are found from the peripheral operating clock frequency (ϕ) and bit rate (B), are used to calculate the error rate to ensure that it is less than 4%. If the error is more than 4%, a bit rate error is generated. The error is calculated using the following expression:

Error (%) = {[
$$\frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{(2 \times n - 1)}}$$
] - 1} × 100

When the new bit rate is selectable, the rate will be set in the register after sending ACK in response. The host will send an ACK with the new bit rate for confirmation and the boot program will response with that rate.

RENESAS

Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

Response

H'06

• Response, H'06, (one byte): Response to confirmation of a new bit rate

Host Boot program Setting a new bit rate H'06 (ACK) Setting a new bit rate H'06 (ACK) with the new bit rate H'06 (ACK) with the new bit rate

The sequence of new bit-rate selection is shown in figure 22.21.

Figure 22.21 New Bit-Rate Selection Sequence

(5) Transition to Programming/Erasing State

The boot program will transfer the erasing program and erase the data in the user MATs first, then the data in the user boot MATs. On completion of this erasure, ACK will be returned and the program will enter the programming/erasing state.

The host should select the device code, clock mode, and new bit rate with device selection, clockmode selection, and new bit-rate selection commands, and then send the command for the transition to programming/erasing state. These procedures should be carried out before sending of the programming selection command or program data.

Command

H'40

• Command, H'40, (one byte): Transition to programming/erasing state

Response

H'06

• Response, H'06, (one byte): Response to transition to programming/erasing state The boot program will send ACK when the user MATs and the user boot MATs have been erased by the transferred erasing program.

Error Response

H'C0 H'51

• Error response, H'C0, (one byte): Error response to the bland check of the user boot MATs

RENESAS

• Error code, H'51, (one byte): Erasing error An error occurred and erasure was not completed.

(6) Command Error

A command error will occur when a command is undefined, the order of commands is incorrect, or a command is unacceptable. Issuing a clock-mode selection command before a device selection or an inquiry command after the transition to programming/erasing state command, are examples.

Error Response

H'80 H'xx

- Error response, H'80, (one byte): Command error
- Command, H'xx, (one byte): Received command

(7) Command Order

The order for commands in the inquiry selection state is shown below.

- 1. A supported device inquiry (H'20) should be made to inquire about the supported devices.
- 2. The device should be selected from among those described by the returned information and set with a device-selection (H'10) command.
- 3. A clock-mode inquiry (H'21) should be made to inquire about the supported clock modes.
- 4. The clock mode should be selected from among those described by the returned information and set.
- 5. After selection of the device and clock mode, inquiries for other required information should be made, such as the division-ratio inquiry (H'22) or operating frequency inquiry (H'23), which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, according to the returned information on division ratios and operating frequencies.
- After selection of the device and clock mode, the information of the user boot MAT and the user MAT should be made to inquire about the user boot MATs information inquiry (H'24), user MATs information inquiry (H'25), erased block information inquiry (H'26), and programming unit inquiry (H'27).
- 8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.

(8) Programming/Erasing State

A programming selection command makes the boot program select the programming method, a 128-byte programming command makes it program the memory with data, and an erasing selection command and block erasing command make it erase the block. Table 22.18 lists the programming/erasing commands.

Command	Command Name	Description
H'42	User boot MAT programming selection	Transfers the user boot MAT programming program
H'43	User MAT programming selection	Transfers the user MAT programming program
H'50	128-byte programming	Programs 128 bytes of data
H'48	Erasing selection	Transfers the erasing program
H'58	Block erasure	Erases a block of data
H'52	Memory read	Reads the contents of memory
H'4A	User boot MAT sum check	Checks the checksum of the user boot MAT
H'4B	User MAT sum check	Checks the checksum of the user MAT
H'4C	User boot MAT blank check	Checks the blank data of the user boot MAT
H'4D	User MAT blank check	Checks the blank data of the user MAT
H'4F	Boot program status inquiry	Inquires into the boot program's status

Table 22.18 Programming/Erasing Commands



1. Programming

Programming is executed by the programming selection and 128-byte programming commands.

Firstly, the host should send the programming selection command.

After issuing the programming selection command, the host should send the 128-byte programming command. The 128-byte programming command that follows the selection command represents the data programmed according to the method specified by the selection command. When more than 128-byte data is programmed, 128-byte commands should repeatedly be executed. Sending a 128-byte programming command with H'FFFFFFFF as the address will stop the programming. On completion of programming, the boot program will wait for selection of programming or erasing.

Where the sequence of programming operations that is executed includes programming with another method or of another MAT, the procedure must be repeated from the programming selection command.

The sequence for the programming selection and 128-byte programming commands is shown in figure 22.22.




Figure 22.22 Programming Sequence

2. Erasure

Erasure is executed by the erasure selection and block erasure commands.

Firstly, erasure is selected by the erasure selection command and the boot program then erases the specified block. The command should be repeatedly executed if two or more blocks are to be erased. Sending a block erasure command from the host with the block number H'FF will stop the erasure operating. On completion of erasing, the boot program will wait for selection of programming or erasing.

The sequence for the erasure selection and block erasure commands is shown in figure 22.23.





Figure 22.23 Erasure Sequence



3. Programming/Erasing State Information

(a) User Boot MAT Programming Selection

The boot program will transfer a program for user boot MAT programming selection. The data is programmed to the user boot MATs by the transferred program for programming.

Command H'42

• Command, H'42, (one byte): User boot MAT programming selection

Response H'06

• Response, H'06, (one byte): Response to user boot MAT programming selection When the programming program has been transferred, the boot program will return ACK.

Error Response H'C2 ERROR

- Error response: H'C2 (1 byte): Error response to user boot MAT programming selection
- ERROR : (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not completed)

(b) User MAT Programming Selection

The boot program will transfer a program for user MAT programming selection. The data is programmed to the user MATs by the transferred program for programming.

Command H'43

3

• Command, H'43, (one byte): User-program programming selection

Response H'06

• Response, H'06, (one byte): Response to user-program programming selection When the programming program has been transferred, the boot program will return ACK.

Error Response H'C3 ERROR

- Error response : H'C3 (1 byte): Error response to user-program programming selection
- ERROR : (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not completed)

(c) 128-Byte Programming

The boot program will use the programming program transferred by the programming selection to program the user MATs in response to 128-byte programming.

Command

H'50	Addre	ess			
Data					
SUM					

- Command, H'50, (one byte): 128-byte programming
- Programming Address (four bytes): Start address for programming Multiple of the size specified in response to the programming unit inquiry (i.e. H'00, H'01, H'00, H'00 : H'01000000)
- Program data (128 bytes): Data to be programmed The size is specified in the response to the programming unit inquiry.
- SUM (one byte): Checksum

Response

- H'06
- Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Error Response

H'D0 ERROR

- Error response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code
 - H'11: Checksum Error
 - H'2A: Address error

The address is not within the specified MAT range.

H'53: Programming error

A programming error has occurred and programming cannot be continued.

The specified address should match the unit for programming of data. For example, when the programming is in 128-byte units, the lower eight bits of the address should be H'00 or H'80. When there are less than 128 bytes of data to be programmed, the host should fill the rest with H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFF will stop the programming operation. The boot program will interpret this as the end of the programming and wait for selection of programming or erasing.



Command	H'50	Address	SUM

- Command, H'50, (one byte): 128-byte programming
- Programming Address (four bytes): End code is H'FF, H'FF, H'FF, H'FF.
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Error Response H'D0

ERROR

- Error Response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code
 - H'11: Checksum error
 - H'53: Programming error

An error has occurred in programming and programming cannot be continued.

(d) Erasure Selection

The boot program will transfer the erasure program. User MAT data is erased by the transferred erasure program.

Command

and H'48

• Command, H'48, (one byte): Erasure selection

ERROR

Response H

H'06

• Response, H'06, (one byte): Response for erasure selection After the erasure program has been transferred, the boot program will return ACK.

Error Response H'C8

• ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not completed)

(e) Block Erasure

The boot program will erase the contents of the specified block.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size (one byte): The number of bytes that represents the erase block number This is fixed to 1.
- Block number (one byte): Number of the block to be erased
- SUM (one byte): Checksum

Response

H'06

• Response, H'06, (one byte): Response to Erasure After erasure has been completed, the boot program will return ACK.

Error Response

H'D8 ERROR

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code
 - H'11: Check sum error
 - H'29: Block number error Block number is incorrect.
 - H'51: Erasure error An error has occurred during erasure.

On receiving block number H'FF, the boot program will stop erasure and wait for a selection command.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size, (one byte): The number of bytes that represents the block number This is fixed to 1.
- Block number (one byte): H'FF Stop code for erasure
- SUM (one byte): Checksum

Response



• Response, H'06, (one byte): Response to end of erasure (ACK) When erasure is to be performed after the block number H'FF has been sent, the procedure should be executed from the erasure selection command.

(f) Memory Read

The boot program will return the data in the specified address.

Command	H'52	Size	Area	Read a	ddress	
	Read size				SUM	

- Command: H'52 (one byte): Memory read
- Size (one byte): Amount of data that represents the area, read address, and read size (fixed at 9)
- Area (one byte)

H'00: User boot MAT

H'01: User MAT

An address error occurs when the area setting is incorrect.

- Read address (four bytes): Start address to be read from
- Read size (four bytes): Size of data to be read
- SUM (one byte): Checksum

Response

H'52	Read s	ize			
Data					
SUM					

- Response: H'52 (one byte): Response to memory read
- Read size (four bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (one byte): Checksum

Error Response H'D2 ERROR

- Error response: H'D2 (one byte): Error response to memory read
- ERROR: (one byte): Error code
 - H'11: Check sum error
 - H'2A: Address error

The read address is not in the MAT.

H'2B: Size error

The read size exceeds the MAT.

(g) User Boot MAT Sum Check

The boot program will return the total amount of bytes the user boot MAT contents in response to the user boot MAT sum check command.

SUM

Command H

d H'4A

H'5A

• Command, H'4A (1 byte): Sum check for user boot MAT

R	es	po	ns	e
•••	00	P٥		-

Checksum of MAT

- Response, H'5A (1 byte): Response to the checksum of the user boot MAT
- Size (1 byte): The number of characters that represents the checksum. Fixed at 4.
- Checksum of MAT (4 bytes): Checksum of user boot MATs. The total amount of data is obtained in byte units.
- SUM (1 byte): Checksum (for transmit data)

Size

(h) User-Program Check Sum

The boot program will return the byte-by-byte total of the contents of the bytes of the user program.

Command



• Command, H'4B, (one byte): Check sum for user program

Response H'5B Size	Checksum of user program	SUM
--------------------	--------------------------	-----

- Response, H'5B, (one byte): Response to the check sum of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Check sum for data being transmitted



(i) User Boot MAT Blank Check

The boot program will check whether or not all user boot MATs are blank and return the result in response to the user boot MAT blank check command.

Command H'4C

• Command, H'4C, (1 byte): Blank check for user boot MATs

Response	H'06
----------	------

• Response, H'06, (1 byte): Response to blank check of user boot MATs. If all user boot MATs are blank (H'FF), the boot program will return ACK.

Error Response

- H'CC H'52
- Error response, H'CC, (1 byte): Error response to blank check for user boot MATs.
- Error code, H'52, (1 byte): Erasure incomplete error

(j) User MAT Blank Check

The boot program will check whether or not all user MATs are blank and return the result.

Command H'4D

• Command, H'4D, (one byte): Blank check for user MATs

Response H'06

• Response, H'06, (one byte): Response to the blank check for user MATs If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response

H'CD H'52

- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

Boot Program Status Inquiry (**k**)

The boot program will return indications of its present state and error condition. This inquiry can be made in the inquiry/selection state or the programming/erasing state.

Command

H'4F

Command, H'4F, (one byte): Inquiry regarding boot program's state •

Response

Status ERROR SUM

- Response, H'5F, (one byte): Response to boot program state inquiry •
- Size (one byte): The number of bytes. This is fixed to 2. •
- Status (one byte): Status of the boot program •

Size

ERROR (one byte): Error status •

H'5F

ERROR = 0 indicates normal operation. ERROR = 1 indicates error has occurred.

SUM (one byte): Checksum ٠

Table 22.19 Status Codes

Code	Description
H'11	Device selection wait
H'12	Clock mode selection wait
H'13	Bit rate selection wait
H'1F	Programming/erasing state transition wait (bit rate selection is completed)
H'31	Programming state for erasure
H'3F	Programming/erasing selection wait (erasure is completed)
H'4F	Program data receive wait
H'5F	Erase block specification wait (erasure is completed)

Table 22.20 Error Codes

Code	Description
H'00	No error
H'11	Check sum error
H'12	Program size error
H'21	Device code mismatch error
H'22	Clock mode mismatch error
H'24	Bit rate selection error
H'25	Input frequency error
H'26	Division ratio error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error
H'51	Erasure error
H'52	Erasure incomplete error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate-adjustment confirmation error



22.13 Usage Notes

- 1. The initial state of the product at its shipment is in the erased state. For the product whose revision of erasing is undefined, we recommend to execute automatic erasure for checking the initial state (erased state) and compensating.
- 2. For the PROM programmer suitable for programmer mode in this LSI and its program version, refer to the instruction manual of the socket adapter.
- 3. If the socket, socket adapter, or product index does not match the specifications, too much current flows and the product may be damaged.
- 4. Use a PROM programmer that supports the device with 128-kbyte on-chip flash memory and 3.0-V programming voltage. Use only the specified socket adapter.
- 5. Do not power off the Vcc power supply (including the removal of the chip from the PROM programmer) during programming/erasing in which a high voltage is applied to the flash memory. Doing so may damage the flash memory permanently. If a reset is input, the reset must be released after the reset input period of at least 100µs.
- 6. The flash memory is not accessible until FKEY is cleared after programming/erasing starts. If the operating mode is changed and this LSI is restarted by a reset immediately after programming/erasing has finished, secure the reset input period (period of $\overline{\text{RES}} = 0$) of at least 100µs. Transition to the reset state during programming/erasing is inhibited. If a reset is input accidentally, the reset must be released after the reset input period of at least 100µs.
- 7. In on-board programming mode or programmer mode, programming of the 128-byte programming-unit block must be performed only once. Perform programming in the state where the programming-unit block is fully erased.
- 8. When the chip is to be reprogrammed with the programmer after execution of programming or erasure in on-board programming mode, it is recommended that automatic programming is performed after execution of automatic erasure.
- 9. To program the flash memory, the program data and program must be allocated to addresses which are higher than those of the external interrupt vector table and H'FF must be written to all the system reserved areas in the exception handling vector table.
- 10. If data other than H'FF (4 bytes) is written to the key code area (H'00003C to H'00003F) of the flash memory, reading cannot be performed in programmer mode. (In this case, data is read as H'00. Rewrite is possible after erasing the data.) For reading in programmer mode, make sure to write H'FF to the entire key code area.
- 11. If data other than H'FF is to be written to the key code area in programmer mode, a verification error will occur unless a software countermeasure is taken for the PROM programmer and version of program.



- 12. The programming program that includes the initialization routine and the erasing program that includes the initialization routine are each 3 kbytes or less. Accordingly, when the CPU clock frequency is 20 MHz, the download for each program takes approximately 200 µs at the maximum.
- 13. A programming/erasing program for the flash memory used in a conventional F-ZTAT H8, H8S microcomputer which does not support download of the on-chip program by setting the SCO bit in FCCS to 1 cannot run in this LSI. Be sure to download the on-chip program to execute programming/erasing of the flash memory in this F-ZTAT H8/H8S microcomputer.
- 14. Unlike a conventional F-ZTAT H8/H8S microcomputers, measures against a program crash are not taken by WDT while programming/erasing and downloading a programming/erasing program. When needed, measures should be taken by user. A periodic interrupt generated by the WDT can be used as the measures, as an example. In this case, the interrupt generation period should take into consideration time to program/erase the flash memory.
- 15. When downloading the programming/erasing program, do not clear the SCO bit in FCCS to 0 after immediately setting it to 1. Otherwise, download cannot be performed normally. Immediately after executing the instruction to set the SCO bit to 1, dummy read of the FCCS must be executed twice.
- 16. The contents of some registers are not saved in a programming/programming end/erasing program. When needed, save registers in the procedure program.



Section 23 Clock Pulse Generator

This LSI incorporates a clock pulse generator which generates the system clock (ϕ), internal clock, bus master clock, and subclock (ϕ SUB). The clock pulse generator consists of an oscillator, duty correction circuit, system clock select circuit, subclock input circuit, and subclock waveform forming circuit. Figure 23.1 shows a block diagram of the clock pulse generator.




Figure 23.1 Block Diagram of Clock Pulse Generator

The subclock input is controlled by software according to the EXCLE bit and the EXCLS bit in the port control register (PTCNT0) settings in the low power control register (LPWRCR). For details on LPWRCR, see section 24.1.2, Low-Power Control Register (LPWRCR). For details on PTCNT0, see section 8.3.1, Port Control Register 0 (PTCNT0).



23.1 Oscillator

Clock pulses can be supplied either by connecting a crystal resonator or by providing external clock input.

23.1.1 Connecting Crystal Resonator

Figure 23.2 shows a typical method for connecting a crystal resonator. An appropriate damping resistance R_d , given in table 23.1 should be used. An AT-cut parallel-resonance crystal resonator should be used.

Figure 23.3 shows an equivalent circuit of a crystal resonator. A crystal resonator having the characteristics given in table 23.2 should be used.

The frequency of the crystal resonator should be the same as that of the system clock (ϕ).




Figure 23.2 Typical Connection to Crystal Resonator

Table 23.1	Damping	Resistor	Values
-------------------	---------	----------	--------

Frequency (MHz)	8	10	12	16	20	25
R _d (Ω)	200	0	0	0	0	0




Figure 23.3 Equivalent Circuit of Crystal Resonator

Frequency (MHz)	8	10	12	16	20	25
R _s (max) (Ω)	80	70	60	50	40	30
C ₀ (max) (pF)	7					

Table 23.2 Crystal Resonator Parameters

23.1.2 External Clock Input Method

Figure 23.4 shows a typical method of inputting an external clock signal. To leave the XTAL pin open, incidental capacitance should be 10 pF or less. To input an inverted clock to the XTAL pin, the external clock should be set to high in standby mode or watch mode. External clock input conditions are shown in table 23.3. The frequency of the external clock should be the same as that of the system clock (ϕ).





Figure 23.4 Example of External Clock Input

		VCC = 3	3.0 to 3.6 V		
Item	Symbol	Min.	Max.	Unit	Test Conditions
External clock input pulse width low level	t _{exL}	12	—	ns	Figure 23.5
External clock input pulse width high level	t _{exH}	12	—	ns	_
External clock rising time	t _{EXr}	—	5	ns	_
External clock falling time	t _{exf}	—	5	ns	-
Clock pulse width low level	t _{cL}	0.4	0.6	t _{cyc}	Figure 26.4
Clock pulse width high level	t _{cH}	0.4	0.6	t _{cyc}	_

Table 23.3 External Clock Input Conditions





The oscillator and duty correction circuit can adjust the waveform of the external clock input that is input from the EXTAL pin.

When a specified clock signal is input to the EXTAL pin, internal clock signal output is determined after the external clock output stabilization delay time (t_{DEXT}) has passed. As the clock signal output is not determined during the t_{DEXT} cycle, a reset signal should be set to low to maintain the reset state. Table 23.4 shows the external clock output stabilization delay time. Figure 23.6 shows the timing of the external clock output stabilization delay time.

Table 23.4 External Clock Output Stabilization Delay Time

Condition: VCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V, VSS = AVSS = 0 V

Item	Symbol	Min.	Max.	Unit	Remarks
External clock output stabilization delay time	/ t _{dext} *	500		μs	Figure 23.6
Note: * t _{DEXT} includes a RES pulse w	ridth (t _{resw}).				




Figure 23.6 Timing of External Clock Output Stabilization Delay Time

23.2 Duty Correction Circuit

The duty correction circuit generates the system clock (ϕ) by correcting the duty of the clock output from the oscillator.



23.3 Subclock Input Circuit

The subclock input circuit controls subclock input from the EXCL or ExEXCL pin. To use the subclock, a 32.768-kHz external clock should be input from the EXCL or ExEXCL pin.

Figure 23.7 shows the relationship of subclock input from the EXCL pin and the ExEXCL pin. When using a pin to input the subclock, specify input for the pin by clearing the DDR bit of the pin to 0. The EXCL pin is specified as an input pin by clearing the EXCLS bit in PTCNT0 to 0. The ExEXCL pin is specified as an input pin by setting the EXCLS bit in PTCNT0 to 1. The subclock input is enabled by setting the EXCLE bit in LPWRCR to 1.




Figure 23.7 Subclock Input from EXCL Pin and ExEXCL Pin

Subclock input conditions are shown in table 23.5. When the subclock is not used, subclock input should not be enabled.

		v	CC = 3.0 to	o 3.6 V		
Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Subclock input pulse width low level	t _{excll}	_	15.26		μS	Figure 23.8
Subclock input pulse width high level	t _{exclh}	_	15.26		μS	_
Subclock input rising time	t _{EXCLr}	_	_	10	ns	
Subclock input falling time	t _{EXCLf}			10	ns	




Figure 23.8 Subclock Input Timing

23.4 Subclock Waveform Forming Circuit

To remove noise from the subclock input at the EXCL (ExEXCL) pin, the subclock waveform forming circuit samples the subclock using a divided ϕ clock. The sampling frequency is set by the NESEL bit in LPWRCR.

The subclock is not sampled in watch mode.

23.5 Clock Select Circuit

The clock select circuit selects the system clock that is used in this LSI.

A clock generated by the oscillator to which the XTAL and EXTAL pins are connected is selected as a system clock (ϕ) when returning from high-speed mode, sleep mode, the reset state, or standby mode.

In watch mode, a subclock input from the EXCL (ExEXCL) pin is selected as a system clock when the EXCLE bit in LPWRCR is 1. At this time, on-chip peripheral modules such as WDT_1 and interrupt controller operate on the ϕ SUB clock. The count clock and sampling clock for each timer are divided ϕ SUB clocks.



23.6 Usage Notes

23.6.1 Notes on Resonator

Since all kinds of characteristics of the resonator are closely related to the board design by the user, use the example of resonator connection in this document for only reference; be sure to use an resonator that has been sufficiently evaluated by the user. Consult with the resonator manufacturer about the resonator circuit ratings that vary depending on the stray capacitances of the resonator and installation circuit. Make sure the voltage applied to the oscillation pins do not exceed the maximum rating.

23.6.2 Notes on Board Design

When using a crystal resonator, the crystal resonator and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins. Other signal lines should be routed away from the oscillator to prevent inductive interference with correct oscillation as shown in figure 23.9.




Figure 23.9 Note on Board Design of Oscillator Section

Section 24 Power-Down Modes

For operating modes after the reset state is cancelled, this LSI has four power-down operating modes in which power consumption is significantly reduced. In addition, there is also module stop mode in which reduced power consumption can be achieved by individually stopping on-chip peripheral modules.

- Medium-speed mode
 System clock frequency for the CPU operation can be selected as φ/2, φ/4, φ/8, φ/16 or φ/32.
- Sleep mode The CPU stops but on-chip peripheral modules continue operating.
- Watch mode

The CPU stops but on-chip peripheral module WDT_1 continue operating.

• Software standby mode

The clock pulse generator stops, and the CPU and on-chip peripheral modules stop operating.

• Module stop mode

Independently of above operating modes, on-chip peripheral modules that are not used can be stopped individually.



24.1 Register Descriptions

Power-down modes are controlled by the following registers. To access SBYCR, LPWRCR, SYSCR2, MSTPCRH, and MSTPCRL the FLSHE bit in the serial/timer control register (STCR) must be cleared to 0. For details on STCR, see section 3.2.3, Serial/Timer Control Register (STCR). For details on the PSS bit in TSCR_1 (WDT_1), see TCSR_1 in section 12.3.5, Timer Control/Status Register (TCSR).

Register Name	Abbreviation	R/W	Initial Value	Address	Data Bus Width
Standby control register	SBYCR	R/W	H'00	H'FF84	8
Low power control register	LPWRCR	R/W	H'00	H'FF85	8
Module stop control register H	MSTPCRH	R/W	H'3F	H'FF86	8
Module stop control register L	MSTPCRL	R/W	H'FF	H'FF87	8
Module stop control register A	MSTPCRA	R/W	H'FC	H'FE7E	8
Module stop control register B	MSTPCRB	R/W	H'FF	H'FE7F	8

Table 24.1 Register Configuration

24.1.1 Standby Control Register (SBYCR)

SBYCR controls power-down modes.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				Specifies the operating mode to be entered after executing the SLEEP instruction.
				When the SLEEP instruction is executed in high- speed mode or medium-speed mode:
				0: Shifts to sleep mode
				1: Shifts to software standby mode or watch mode
				Note that the SSBY bit is not changed even if a mode transition is made by an interrupt.

Bit	Bit Name	Initial Value	R/W	Description
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	On canceling software standby mode or watch mode,
4	STS0	0	R/W	these bits select the wait time for clock stabilization from clock oscillation start. Select a wait time of 8 ms (oscillation stabilization time) or more, depending on the operating frequency. Table 24.2 shows the relationship between the STS2 to STS0 values and wait time.
				With an external clock, an arbitrary wait time can be selected. For normal cases, the minimum value is recommended.
3	_	0	R/W	Reserved
				The initial value should not be changed.
2	SCK2	0	R/W	System Clock Select 2 to 0
1 0	SCK1 SCK0	0 0	R/W R/W	These bits select a clock for the bus master in high- speed mode or medium-speed mode.
0	0010	0	10,00	When making a transition to watch mode, these bits must be cleared to B'000.
				000: High-speed mode
				001: Medium-speed clock: 2</td
				010: Medium-speed clock:
				011: Medium-speed clock:
				100: Medium-speed clock: \phi/16
				101: Medium-speed clock:
				11X: Setting prohibited

[Legend]

X: Don't care

STS2	STS1	STS0	Wait Time	25 MHz	10 MHz	8 MHz	Unit
0	0	0	8192 states	0.3	0.8	1.0	ms
0	0	1	16384 states	0.6	1.6	2.0	-
0	1	0	32768 states	1.3	3.3	4.1	-
0	1	1	65536 states	2.6	6.6	8.2	
1	0	0	131072 states	5.2	13.1	16.4	-
1	0	1	262144 states	10.4	26.2	32.8	-
1	1	0/1	Reserved*	_	_	_	
	-		· · · · ·				

Table 24.2 Operating Frequency and Wait Time

Recommended specification

Note: * Setting prohibited



24.1.2 Low-Power Control Register (LPWRCR)

LPWRCR controls power-down modes.

Bit	Bit Name	Initial Value	B/W	Description
				·
7	DTON	0	R/W	Direct Transfer On Flag
				The initial value should not be changed.
6	LSON	0	R/W	Low-Speed On Flag
				The initial value should not be changed.
5	NESEL	0	R/W	Noise Elimination Sampling Frequency Select
				Selects the frequency by which the subclock (ϕ SUB) input from the EXCL or ExEXCL pin is sampled using the clock (ϕ) generated by the system clock pulse generator. The initial value should not be changed.
				0: Sampling using
				1: Sampling using $\phi/4$ clock (setting prohibited)
4	EXCLE	0	R/W	Subclock Input Enable
				Enables or disables subclock input from the EXCL or ExEXCL pin.
				0: Disables subclock input from the EXCL or ExEXCL pin
				1: Enables subclock input from the EXCL or ExEXCL pin
3 to 0	_	All 0	R/W	Reserved
				The initial value should not be changed.



24.1.3 Module Stop Control Registers H, L, A, and B (MSTPCRH, MSTPCRL, MSTPCRA, MSTPCRB)

MSTPCR specifies on-chip peripheral modules to shift to module stop mode in module units. Each module can enter module stop mode by setting the corresponding bit to 1.

• MSTPCRH

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTP15	0	R/W	Reserved
				The initial value should not be changed.
6	MSTP14	0	R/W	Reserved
				The initial value should not be changed.
5	MSTP13	1	R/W	Reserved
				The initial value should not be changed.
4	MSTP12	1	R/W	8-bit timers (TMR_0 and TMR_1)
3	MSTP11	1	R/W	Reserved
				The initial value should not be changed.
2	MSTP10	1	R/W	Reserved
				The initial value should not be changed.
1	MSTP9	1	R/W	A/D converter
0	MSTP8	1	R/W	8-bit timers (TMR_X and TMR_Y)

• MSTPCRL

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTP7	1	R/W	Reserved
				The initial value should not be changed.
6	MSTP6	1	R/W	Serial communication interface_1 (SCI_1)
5	MSTP5	1	R/W	Reserved
				The initial value should not be changed.
4	MSTP4	1	R/W	I ² C bus interface channel_0 (IIC_0/SMBUS)
3	MSTP3	1	R/W	Reserved
				The initial value should not be changed.
2	MSTP2	1	R/W	Keyboard buffer control unit_0 (PS2_0)
				Keyboard buffer control unit_1 (PS2_1)
1	MSTP1	1	R/W	16-bit timer pulse unit (TPU)
0	MSTP0	1	R/W	LPC interface (LPC)
•	MSTPCRA			
Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTPA7	1	R/W	Reserved
				The initial value should not be changed.
6	MSTPA6	1	R/W	The initial value should not be changed. Reserved
6	MSTPA6	1	R/W	•
6 5	MSTPA6 MSTPA5	1	R/W R/W	Reserved
		-		Reserved The initial value should not be changed.
		-		Reserved The initial value should not be changed. Reserved
5	MSTPA5	1	R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed.
5	MSTPA5	1	R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved
5	MSTPA5 MSTPA4	1	R/W R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved The initial value should not be changed.
5	MSTPA5 MSTPA4 MSTPA3	1	R/W R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved
5 4 3	MSTPA5 MSTPA4 MSTPA3	1 1 1 1	R/W R/W R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved The initial value should not be changed.
5 4 3	MSTPA5 MSTPA4 MSTPA3	1 1 1 1	R/W R/W R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved The initial value should not be changed. Reserved
5 4 3 2	MSTPA5 MSTPA4 MSTPA3 MSTPA2	1 1 1 1	R/W R/W R/W R/W	Reserved The initial value should not be changed. Reserved The initial value should not be changed.

The initial value should not be changed.

• MSTPCRB

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTPB7	1	R/W	Reserved
				The initial value should not be changed.
6	MSTPB6	1	R/W	Reserved
				The initial value should not be changed.
5	MSTPB5	1	R/W	Reserved
				The initial value should not be changed.
4	MSTPB4	1	R/W	I ² C bus interface_2 (IIC_2)
3	MSTPB3	1	R/W	Serial communication interface with FIFO (SCIF)
2	MSTPB2	1	R/W	Cycle measurement timer_2 (TCM_2)
1	MSTPB1	1	R/W	Cycle measurement timer_0 (TCM_0)
				Cycle measurement timer_1 (TCM_1)
0	MSTPB0	1	R/W	8-bit PWMU timer_A (PWMU_A)
				8-bit PWMU timer_B (PWMU_B)



24.2 Mode Transitions and LSI States

Figure 24.1 shows the possible mode transition diagram. The mode transition from program execution state to program halt state is performed by the SLEEP instruction. The mode transition from program halt state to program execution state is performed by an interrupt. The reset input causes a mode transition from any state to the reset state. For the details on the types of resets, see section 4, Resets. Table 24.3 shows the LSI internal states in each operating mode.




Figure 24.1 Mode Transition Diagram



Table 24.3	LSI Internal States in Each Operating Mode
-------------------	--

Function System clock pulse generator		High Speed	Medium Speed Functioning	Sleep Functioning	Module Stop Functioning	Watch Stopped	Software Standby Stopped
		Functioning					
Subclock in	put	Functioning	Functioning	Functioning	Functioning	Functioning	Stopped
CPU	Instruction execution	Functioning	Medium-speed operation	Stopped	Functioning	Stopped	Halted
	Registers	-		Retained	-	Retained	Retained
External	NMI	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
interrupts	IRQ0 to IRQ15						
	KIN0 to KIN15						
	WUE0 to WUE15	-					
On-chip peripheral	WDT_1	Functioning	Functioning	Functioning	Functioning	Subclock operation	Stopped (retained)
modules	WDT_0	-				Stopped (retained)	
	TMR_0, TMR_1	-			Functioning/ stopped		
	TPU TCM_0 to 2	-			(retained)		
	TMR_X, TMR_Y	-					
	SCIF	-					
	IIC_0 (SMBUS), IIC_2	-					
	LPC	_					
	PS2_0, PS2_1	-	Medium-speed operation/functioning	-			
	PWMUA, PWMUB	-	Functioning	-	Functioning/ stopped (reset)	Stopped (reset)	Stopped (reset)
	SCI_1	-					
	A/D converter	-					
	RAM	Functioning	Functioning	Functioning	Functioning	Retained	Retained
	I/O	Functioning	Functioning	Functioning	Functioning	Retained	Retained

Note: Stopped (retained) means that the internal register values are retained and the internal state is operation suspended.

Stopped (reset) means that the internal register values and the internal state are initialized. In module stop mode, only modules for which a stop setting has been made are stopped (reset or retained).

24.3 Medium-Speed Mode

The operating mode changes to medium-speed mode as soon as the current bus cycle ends by the settings of the SCK2 to SCK0 bits in SBYCR. The operating clock can be selected from $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$. On-chip peripheral functions other than the bus masters and the PS2 operate on the system clock (ϕ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi/4$ is selected as the operating clock, on-chip memory is accessed in four states, and internal I/O registers in eight states.

A transition is made from medium-speed mode to high-speed mode at the end of the current bus cycle by clearing all of bits SCK2 to SCK0 to 0.

If the SLEEP instruction is executed when the SSBY bit in SBYCR is 0 and the LSON bit in LPWRCR is 0, a transition is made to sleep mode. When sleep mode is canceled by an interrupt, medium-speed mode is restored. When the SLEEP instruction is executed with the SSBY bit set to 1, the LSON bit in LPWRCR set to 0, and the PSS bit in TCSR (WDT_1) set to 0, operation shifts to software standby mode. When software standby mode is canceled by an external interrupt, medium-speed mode is restored.

When the $\overline{\text{RES}}$ pin is driven low and medium-speed mode is cancelled, operation shifts to the reset state. The same applies to a reset caused by an overflow of the watchdog timer.

Figure 24.2 shows the timing of medium-speed mode.

¢, peripheral module clock
Internal address bus SBYCR SBYCR
Internal write signal

Figure 24.2 Timing of Medium-Speed Mode

24.4 Sleep Mode

The CPU makes a transition to sleep mode if the SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0 and the LSON bit in LPWRCR is cleared to 0. In sleep mode, CPU operation stops but the on-chip peripheral modules do not. The contents of the CPU's internal registers are retained.

Sleep mode is cleared by any interrupt or the $\overline{\text{RES}}$ pin input.

When an interrupt occurs, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the interrupt is disabled, or interrupts other than NMI have been masked by the CPU.

When the $\overline{\text{RES}}$ pin is driven low and sleep mode is cleared, a transition is made to the reset state. After the specified reset input time has elapsed, driving the $\overline{\text{RES}}$ pin high causes the CPU to start reset exception handling.



24.5 Software Standby Mode

The CPU makes a transition to software standby mode when the SLEEP instruction is executed with the SSBY bit in SBYCR set to 1, the LSON bit in LPWRCR cleared to 0, and the PSS bit in TCSR (WDT_1) cleared to 0. In software standby mode, the CPU, on-chip peripheral modules, and clock pulse generator all stop. However, the contents of the CPU registers and some of the on-chip peripheral registers, and on-chip RAM data are retained as long as the prescribed voltage is supplied. Also, the I/O port retains the state before transition to the software standby mode.

Software standby mode is cleared by an external interrupt (NMI, IRQ0 to IRQ15, KIN0 to KIN15, or WUE0 to WUE15), PS2 interrupt, or $\overline{\text{RES}}$ pin input.


When an external interrupt request signal is input, system clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SBYCR, software standby mode is cleared, and interrupt exception handling is started. When clearing software standby mode with an IRQ0 to IRQ15 interrupt, set the corresponding enable bit to 1. When clearing software standby mode with a KIN0 to KIN15 or WUE0 to WUE15 interrupt, enable the input. In these cases, ensure that no interrupt with a higher priority than interrupts IRQ0 to IRQ15 is generated. In the case of an IRQ0 to IRQ15 interrupt, software standby mode is not cleared if the corresponding enable bit is cleared to 0 or if the interrupt has been masked by the CPU. In the case of a KIN0 to KIN15 or WUE0 to WUE15 interrupt, software standby mode is not cleared if the input is disabled or if the interrupt has been masked by the CPU.

When the $\overline{\text{RES}}$ pin is driven low, the clock pulse generator starts oscillation. Simultaneously with the start of system clock oscillation, the system clock is supplied to the entire LSI. Note that the $\overline{\text{RES}}$ pin must be held low until clock oscillation is stabilized. If the $\overline{\text{RES}}$ pin is driven high after the clock oscillation stabilization time has elapsed, the CPU starts reset exception handling.

Figure 24.3 shows an example in which a transition is made to software standby mode at the falling edge of the NMI pin, and software standby mode is cleared at the rising edge of the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge of the NMI pin.






Figure 24.3 Software Standby Mode Application Example



24.6 Watch Mode

The CPU makes a transition to watch mode when the SLEEP instruction is executed in high-speed mode with the SSBY bit in SBYCR set to 1, the DTON bit in LPWRCR cleared to 0, and the PSS bit in TCSR (WDT_1) set to 1.

In watch mode, the CPU is stopped and on-chip peripheral modules other than WDT_1 are also stopped. The contents of the CPU's internal registers, several on-chip peripheral module registers, and on-chip RAM data are retained and the I/O ports retain their values before transition as long as the prescribed voltage is supplied.

Watch mode is cleared by an interrupt (WOVI1, NMI, IRQ0 to IRQ15, KIN0 to KIN15, or WUE0 to WUE15), PS2 interrupt, or $\overline{\text{RES}}$ pin input.

When an interrupt occurs, watch mode is cleared and a transition is made to high-speed mode or medium-speed mode. When a transition is made to high-speed mode, a stable clock is supplied to the entire LSI and interrupt exception handling starts after the time set in the STS2 to STS0 bits in SBYCR has elapsed. In the case of an IRQ0 to IRQ15 interrupt, watch mode is not cleared if the corresponding enable bit has been cleared to 0 or the interrupt has been masked by the CPU. In the case of a KIN0 to KIN15 or WUE0 to WUE15 interrupt, watch mode is not cleared if the input is disabled or the interrupt has been masked by the CPU. In the case of an interrupt has been masked by the CPU. In the case of an interrupt from an on-chip peripheral module, watch mode is not cleared if the interrupt enable register has been set to disable the reception of that interrupt or the interrupt has been masked by the CPU.

When the $\overline{\text{RES}}$ pin is driven low, the clock pulse generator starts oscillation. Simultaneously with the start of system clock oscillation, the system clock is supplied to the entire LSI. Note that the $\overline{\text{RES}}$ pin must be held low until clock oscillation is stabilized. If the $\overline{\text{RES}}$ pin is driven high after the clock oscillation stabilization time has elapsed, the CPU starts reset exception handling.



24.7 Module Stop Mode

Module stop mode can be individually set for each on-chip peripheral module.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. In turn, when the corresponding MSTP bit is cleared to 0, module stop mode is cleared and module operation resumes at the end of the bus cycle. In module stop mode, the internal states of some on-chip peripheral modules are retained.

After the reset state is cancelled, all on-chip peripheral modules are in module stop mode.

While an on-chip peripheral module is in module stop mode, its registers cannot be read from or written to.

24.8 Usage Notes

24.8.1 I/O Port Status

The status of the I/O ports is retained in software standby mode. Therefore, while a high level is output or the pull-up MOS is on, the current consumption is not reduced by the amount of current to support the high level output.

24.8.2 Current Consumption when Waiting for Oscillation Stabilization

The current consumption increases during oscillation stabilization.



Section 25 List of Registers

The list of registers gives information on the on-chip register addresses, how the register bits are configured, the register states in each operating mode, the register selection condition, and the register address of each module. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- For the addresses of 16 bits, the MSB is described.
- Registers are classified by functional modules.
- The access size is indicated.
- H8S/2140B Group compatible register addresses or extended register addresses are selected depending on the RELOCATE bit in system control register 3 (SYSCR3).
 When the extended register addresses are selected, the some register addresses of TMR_Y and PORT are changed. Therefore, the selection with other module registers that share the same addresses with these registers is not necessary.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses in section 25.1, Register Addresses (Address Order).
- Reserved bits are indicated by "—" in the bit name column.
- The bit number in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- Each line covers eight bits, and 16-bit register is shown as 2 lines, respectively.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses in section 25.1, Register Addresses (Address Order).
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, see the section on that on-chip peripheral module.
- 4. Register selection conditions
- Register selection conditions are described in the same order as the register addresses in section 25.1, Register Addresses (Address Order).
- For register selection conditions, see section 3.2.2, System Control Register (SYSCR), section 3.2.3, Serial/Timer Control Register (STCR), section 24.1.3, Module Stop Control Registers H, L, A, and B (MSTPCRH, MSTPCRL, MSTPCRA, MSTPCRB), or register descriptions for each module.

- 5. Register addresses (classification by type of module)
- The register addresses are described by modules.
- The register addresses are described in channel order when the module has multiple channels.



25.1 Register Addresses (Address Order)

The data bus width indicates the numbers of bits.

The number of access states indicates the number of states based on the specified reference clock.

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port 1 data direction register	P1DDR	8	H'F900 (PORTS = 1)	PORT	8	2
Port 2 data direction register	P2DDR	8	H'F901 (PORTS = 1)	PORT	8	2
Port 1 data register	P1DR	8	H'F902 (PORTS = 1)	PORT	8	2
Port 2 data register	P2DR	8	H'F903 (PORTS = 1)	PORT	8	2
Port 1 input data register	P1PIN	8	H'F904 (Read) (PORTS = 1)	PORT	8	2
Port 2 input data register	P2PIN	8	H'F905 (Read) (PORTS = 1)	PORT	8	2
Port 1 pull-up MOS control register	P1PCR	8	H'F906 (PORTS = 1)	PORT	8	2
Port 2 pull-up MOS control register	P2PCR	8	H'F907 (PORTS = 1)	PORT	8	2
Port 3 data direction register	P3DDR	8	H'F910 (PORTS = 1)	PORT	8	2
Port 4 data direction register	P4DDR	8	H'F911 (PORTS = 1)	PORT	8	2
Port 3 data register	P3DR	8	H'F912 (PORTS = 1)	PORT	8	2
Port 4 data register	P4DR	8	H'F913 (PORTS = 1)	PORT	8	2
Port 3 input data register	P3PIN	8	H'F914 (Read) (PORTS = 1)	PORT	8	2
Port 4 input data register	P4PIN	8	H'F915 (Read) (PORTS = 1)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port 3 pull-up MOS control register	P3PCR	8	H'F916 (PORTS = 1)	PORT	8	2
Port 4 noise canceler enable register	P4NCE	8	H'F91B	PORT	8	2
Port 4 noise canceler decision control register	P4NCMC	8	H'F91D	PORT	8	2
Port 4 noise cancel cycle setting register	P4NCCS	8	H'F91F	PORT	8	2
Port 5 data direction register	P5DDR	8	H'F920 (PORTS = 1)	PORT	8	2
Port 6 data direction register	P6DDR	8	H'F921 (PORTS = 1)	PORT	8	2
Port 5 data register	P5DR	8	H'F922 (PORTS = 1)	PORT	8	2
Port 6 data register	P6DR	8	H'F923 (PORTS = 1)	PORT	8	2
Port 5 input data register	P5PIN	8	H'F924 (Read) (PORTS = 1)	PORT	8	2
Port 6 input data register	P6PIN	8	H'F925 (Read) (PORTS = 1)	PORT	8	2
Port 6 pull-up MOS control register	P6PCR	8	H'F927 (RELOCATE = 0, PORTS = 1)	PORT	8	2
Port 6 noise canceler enable register	P6NCE	8	H'F92B (PORTS = 1)	PORT	8	2
Port 6 noise canceler decision control register	P6NCMC	8	H'F92D (PORTS = 1)	PORT	8	2
Port 6 noise cancel cycle setting register	P6NCCS	8	H'F92F (PORTS = 1)	PORT	8	2
Port 8 data direction register	P8DDR	8	H'F931 (PORTS = 1)	PORT	8	2
Port 8 data register	P8DR	8	H'F933 (PORTS = 1)	PORT	8	2
Port 7 input data register	P7PIN	8	H'F934 (Read) (PORTS = 1)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port 8 input data register	P8PIN	8	H'F935 (Read) (PORTS = 1)	PORT	8	2
Port 9 data direction register	P9DDR	8	H'F940 (PORTS = 1)	PORT	8	2
Port 9 data register	P9DR	8	H'F942 (PORTS = 1)	PORT	8	2
Port 9 input data register	P9PIN	8	H'F944 (Read) (PORTS = 1)	PORT	8	2
Port 9 pull-up MOS control register	P9PCR	8	H'F946 (PORTS = 1)	PORT	8	2
Port A data direction register	PADDR	8	H'F950 (PORTS = 1)	PORT	8	2
Port B data direction register	PBDDR	8	H'F951 (PORTS = 1)	PORT	8	2
Port A output data register	PAODR	8	H'F952 (PORTS = 1)	PORT	8	2
Port B output data register	PBODR	8	H'F953 (PORTS = 1)	PORT	8	2
Port A input data register	PAPIN	8	H'F954 (Read) (PORTS = 1)	PORT	8	2
Port B input data register	PBPIN	8	H'F955 (Read) (PORTS = 1)	PORT	8	2
Port B pull-up MOS control register	PBPCR	8	H'F957 (PORTS = 1)	PORT	8	2
Port C data direction register	PCDDR	8	H'F960 (PORTS = 1)	PORT	8	2
Port D data direction register	PDDDR	8	H'F961 (PORTS = 1)	PORT	8	2
Port C output data register	PCODR	8	H'F962 (PORTS = 1)	PORT	8	2
Port D output data register	PDODR	8	H'F963 (PORTS = 1)	PORT	8	2
Port C input data register	PCPIN	8	H'F964 (Read) (PORTS = 1)	PORT	8	2
Port D input data register	PDPIN	8	H'F965 (Read) (PORTS = 1)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port C pull-up MOS control register	PCPCR	8	H'F966 (PORTS = 1)	PORT	8	2
Port D pull-up MOS control register	PDPCR	8	H'F967 (PORTS = 1)	PORT	8	2
Port C Nch-OD control register	PCNOCR	8	H'F968 (PORTS = 1)	PORT	8	2
Port D Nch-OD control register	PDNOCR	8	H'F969 (PORTS = 1)	PORT	8	2
Port C noise canceler enable register	PCNCE	8	H'F96A (PORTS = 1)	PORT	8	2
Port C noise canceler decision control register	PCNCMC	8	H'F96C (PORTS = 1)	PORT	8	2
Port C noise cancel cycle setting register	PCNCCS	8	H'F96E (PORTS = 1)	PORT	8	2
Port F data direction register	PFDDR	8	H'F971 (PORTS = 1)	PORT	8	2
Port F output data register	PFODR	8	H'F973 (PORTS = 1)	PORT	8	2
Port E input data register	PEPIN	8	H'F974 (Read) (PORTS = 1)	PORT	8	2
Port F input data register	PFPIN	8	H'F975 (Read) (PORTS = 1)	PORT	8	2
Port F pull-up MOS control register	PFPCR	8	H'F977 (PORTS = 1)	PORT	8	2
Port F Nch-OD control register	PFNOCR	8	H'F979 (PORTS = 1)	PORT	8	2
Port G data direction register	PGDDR	8	H'F980 (PORTS = 1)	PORT	8	2
Port H data direction register	PHDDR	8	H'F981 (PORTS = 1)	PORT	8	2
Port G output data register	PGODR	8	H'F982 (PORTS = 1)	PORT	8	2
Port H output data register	PHODR	8	H'F983 (PORTS = 1)	PORT	8	2
Port G input data register	PGPIN	8	H'F984 (Read) (PORTS = 1)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port H input data register	PHPIN	8	H'F985 (Read) (PORTS = 1)	PORT	8	2
Port H pull-up MOS control register	PHPCR	8	H'F987 (PORTS = 1)	PORT	8	2
Port G Nch-OD control register	PGNOCR	8	H'F988 (PORTS = 1)	PORT	8	2
Port H Nch-OD control register	PHNOCR	8	H'F989 (PORTS = 1)	PORT	8	2
Port G noise canceler enable register	PGNCE	8	H'F98A (PORTS = 1)	PORT	8	2
Port G noise canceler decision control register	PGNCMC	8	H'F98C (PORTS = 1)	PORT	8	2
Port G noise cancel cycle setting register	PGNCCS	8	H'F98E (PORTS = 1)	PORT	8	2
Reset status register	RSTSR	8	H'FB35	SYSTEM	8	2
TCM timer counter register_0	TCMCNT_0	16	H'FBC0	TCM_0	16	2
TCM timer cycle upper limit register_0	TCMMLCM_0	16	H'FBC2	TCM_0	16	2
TCM input capture register_0	TCMICR_0	16	H'FBC4	TCM_0	16	2
TCM input capture buffer register_0	TCMICRF_0	16	H'FBC6	TCM_0	16	2
TCM status register_0	TCMCSR_0	8	H'FBC8	TCM_0	8	2
TCM control register_0	TCMCR_0	8	H'FBC9	TCM_0	8	2
TCM interrupt enable register_0	TCMIER_0	8	H'FBCA	TCM_0	8	2
TCM cycle lower limit register_0	TCMMINCM_0	16	H'FBCC	TCM_0	16	2
TCM timer counter register_1	TCMCNT_1	16	H'FBD0	TCM_1	16	2
TCM timer cycle upper limit register_1	TCMMLCM_1	16	H'FBD2	TCM_1	16	2
TCM input capture register_1	TCMICR_1	16	H'FBD4	TCM_1	16	2
TCM input capture buffer register_1	TCMICRF_1	16	H'FBD6	TCM_1	16	2
TCM status register_1	TCMCSR_1	8	H'FBD8	TCM_1	8	2
TCM control register_1	TCMCR_1	8	H'FBD9	TCM_1	8	2
TCM interrupt enable register_1	TCMIER_1	8	H'FBDA	TCM_1	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
TCM cycle lower limit register_1	TCMMINCM_1	16	H'FBDC	TCM_1	16	2
TCM timer counter register_2	TCMCNT_2	16	H'FBE0	TCM_2	16	2
TCM cycle upper limit register_2	TCMMINCM_2	16	H'FBE2	TCM_2	16	2
TCM input capture register_2	TCMICR_2	16	H'FBE4	TCM_2	16	2
TCM input capture buffer register_2	TCMICRR_2	16	H'FBE6	TCM_2	16	2
TCM status register_2	TCMCSR_2	16	H'FBE8	TCM_2	16	2
TCM control register_2	TCMCR_2	8	H'FBE9	TCM_2	8	2
TCM interrupt enable register_2	TCMIER_2	8	H'FBEA	TCM_2	8	2
TCM cycle lower limit register_2	TCMMINCM_2	16	H'FBEC	TCM_2	16	2
A/D data register A	ADDRA	16	H'FC00	A/D converter	16	2
A/D data register B	ADDRB	16	H'FC02	A/D converter	16	2
A/D data register C	ADDRC	16	H'FC04	A/D converter	16	2
A/D data register D	ADDRD	16	H'FC06	A/D converter	16	2
A/D data register E	ADDRE	16	H'FC08	A/D converter	16	2
A/D data register F	ADDRF	16	H'FC0A	A/D converter	16	2
A/D data register G	ADDRG	16	H'FC0C	A/D converter	16	2
A/D data register H	ADDRH	16	H'FC0E	A/D converter	16	2
A/D control/status register	ADCSR	8	H'FC10	A/D converter	8	2
A/D control register	ADCR	8	H'FC11	A/D converter	8	2
Receive buffer register	FRBR	8	H'FC20	SCIF	8	2
Transmitter holding register	FTHR	8	H'FC20	SCIF	8	2
Divisor latch L	FDLL	8	H'FC20	SCIF	8	2
Interrupt enable register	FIER	8	H'FC21	SCIF	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Divisor latch H	FDLH	8	H'FC21	SCIF	8	2
Interrupt identification register	FIIR	8	H'FC22	SCIF	8	2
FIFO control register	FFCR	8	H'FC22	SCIF	8	2
Line control register	FLCR	8	H'FC23	SCIF	8	2
Modem control register	FMCR	8	H'FC24	SCIF	8	2
Line status register	FLSR	8	H'FC25	SCIF	8	2
Modem status register	FMSR	8	H'FC26	SCIF	8	2
Scratch pad register	FSCR	8	H'FC27	SCIF	8	2
SCIF control register	SCIFCR	8	H'FC28	SCIF	8	2
PWM duty setting register 0_A	PWMREG0_A	8	H'FD00	PWMU_A	8	2
PWM prescaler register 0_A	PWMPRE0_A	8	H'FD01	PWMU_A	8	2
PWM duty setting register 1_A	PWMREG1_A	8	H'FD02	PWMU_A	8	2
PWM prescaler register 1_A	PWMPRE1_A	8	H'FD03	PWMU_A	8	2
PWM duty setting register 2_A	PWMREG2_A	8	H'FD04	PWMU_A	8	2
PWM prescaler register 2_A	PWMPRE2_A	8	H'FD05	PWMU_A	8	2
PWM duty setting register 3_A	PWMREG3_A	8	H'FD06	PWMU_A	8	2
PWM prescaler register 3_A	PWMPRE3_A	8	H'FD07	PWMU_A	8	2
PWM duty setting register 4_A	PWMREG4_A	8	H'FD08	PWMU_A	8	2
PWM prescaler register 4_A	PWMPRE4_A	8	H'FD09	PWMU_A	8	2
PWM duty setting register 5_A	PWMREG5_A	8	H'FD0A	PWMU_A	8	2
PWM prescaler register 5_A	PWMPRE5_A	8	H'FD0B	PWMU_A	8	2
PWM clock control register_A	PWMCKCR_A	8	H'FD0C	PWMU_A	8	2
PWM output control register_A	PWMOUTCR_A	8	H'FD0D	PWMU_A	8	2
PWM mode control register_A	PWMMDCR_A	8	H'FD0E	PWMU_A	8	2
PWM phase control register_A	PWMPCR_A	8	H'FD0F	PWMU_A	8	2
PWM duty setting register 0_B	PWMREG0_B	8	H'FD10	PWMU_B	8	2
PWM prescaler register 0_B	PWMPRE0_B	8	H'FD11	PWMU_B	8	2
PWM duty setting register 1_B	PWMREG1_B	8	H'FD12	PWMU_B	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
PWM prescaler register 1_B	PWMPRE1_B	8	H'FD13	PWMU_B	8	2
PWM duty setting register 2_B	PWMREG2_B	8	H'FD14	PWMU_B	8	2
PWM prescaler register 2_B	PWMPRE2_B	8	H'FD15	PWMU_B	8	2
PWM duty setting register 3_B	PWMREG3_B	8	H'FD16	PWMU_B	8	2
PWM prescaler register 3_B	PWMPRE3_B	8	H'FD17	PWMU_B	8	2
PWM duty setting register 4_B	PWMREG4_B	8	H'FD18	PWMU_B	8	2
PWM prescaler register 4_B	PWMPRE4_B	8	H'FD19	PWMU_B	8	2
PWM duty setting register 5_B	PWMREG5_B	8	H'FD1A	PWMU_B	8	2
PWM prescaler register 5_B	PWMPRE5_B	8	H'FD1B	PWMU_B	8	2
PWM clock control register_B	PWMCKCR_B	8	H'FD1C	PWMU_B	8	2
PWM output control register_B	PWMOUTCR_B	8	H'FD1D	PWMU_B	8	2
PWM mode control register_B	PWMMDCR_B	8	H'FD1E	PWMU_B	8	2
PWM phase control register_B	PWMPCR_B	8	H'FD1F	PWMU_B	8	2
Timer control register_1	TCR_1	8	H'FD40	TPU_1	8	2
Timer mode register_1	TMDR_1	8	H'FD41	TPU_1	8	2
Timer I/O control register_1	TIOR_1	8	H'FD42	TPU_1	8	2
Timer interrupt enable register_1	TIER_1	8	H'FD44	TPU_1	8	2
Timer status register_1	TSR_1	8	H'FD45	TPU_1	8	2
Timer counter _1	TCNT_1	16	H'FD46	TPU_1	16	2
Timer general register A_1	TGRA_1	16	H'FD48	TPU_1	16	2
Timer general register B_1	TGRB_1	16	H'FD4A	TPU_1	16	2
PEC operation data input register	PECX	8	H'FD60	SMBUS	8	2
PEC operation data re-input register	PECY	8	H'FD61	SMBUS	8	2
PEC operation result output register	PECZ	8	H'FD63	SMBUS	8	2
LPC channel 1 address register H	LADR1H	8	H'FDC0	LPC	8	2
LPC channel 1 address register L	LADR1L	8	H'FDC1	LPC	8	2
LPC channel 2 address register H	LADR2H	8	H'FDC2	LPC	8	2
LPC channel 2 address register L	LADR2L	8	H'FDC3	LPC	8	2
SCIF address register H	SCIFADRH	8	H'FDC4	LPC	8	2
SCIF address register L	SCIFADRL	8	H'FDC5	LPC	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
LPC channel 4 address register H	LADR4H	8	H'FDD4	LPC	8	2
LPC channel 4 address register L	LADR4L	8	H'FDD5	LPC	8	2
Input data register 4	IDR4	8	H'FDD6	LPC	8	2
Output data register 4	ODR4	8	H'FDD7	LPC	8	2
Status register 4	STR4	8	H'FDD8	LPC	8	2
Host interface control register 4	HICR4	8	H'FDD9	LPC	8	2
SERIRQ control register 2	SIRQCR2	8	H'FDDA	LPC	8	2
SERIRQ control register 3	SIRQCR3	8	H'FDDB	LPC	8	2
Port 6 noise canceler enable register	P6NCE	8	H'FE00 (PORTS = 0)	PORT	8	2
Port 6 noise canceler decision control register	P6NCMC	8	H'FE01 (PORTS = 0)	PORT	8	2
Port 6 noise cancel cycle setting register	P6NCCS	8	H'FE02 (PORTS = 0)	PORT	8	2
Port C noise canceler enable register	PCNCE	8	H'FE03 (PORTS = 0)	PORT	8	2
Port C noise canceler decision control register	PCNCMC	8	H'FE04 (PORTS = 0)	PORT	8	2
Port C noise cancel cycle setting register	PCNCCS	8	H'FE05 (PORTS = 0)	PORT	8	2
Port G noise canceler enable register	PGNCE	8	H'FE06 (PORTS = 0)	PORT	8	2
Port G noise canceler decision control register	PGNCMC	8	H'FE07 (PORTS = 0)	PORT	8	2
Port G noise cancel cycle setting register	PGNCCS	8	H'FE08 (PORTS = 0)	PORT	8	2
Port H input data register	PHPIN	8	H'FE0C (Read) (PORTS = 0)	PORT	8	2
Port H data direction register	PHDDR	8	H'FE0C (Write) (PORTS = 0)	PORT	8	2
Port H output data register	PHODR	8	H'FE0D (PORTS = 0)	PORT	8	2
Port H Nch-OD control register	PHNOCR	8	H'FE0E (PORTS = 0)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port control register 0	PTCNT0	8	H'FE10	PORT	8	2
Port control register 1	PTCNT1	8	H'FE11	PORT	8	2
Port control register 2	PTCNT2	8	H'FE12	PORT	8	2
Port 9 pull-up MOS control register	P9PCR	8	H'FE14 (PORTS = 0)	PORT	8	2
Port G Nch-OD control register	PGNOCR	8	H'FE16 (PORTS = 0)	PORT	8	2
Port F Nch-OD control register	PFNOCR	8	H'FE19 (PORTS = 0)	PORT	8	2
Port C Nch-OD control register	PCNOCR	8	H'FE1C (PORTS = 0)	PORT	8	2
Port D Nch-OD control register	PDNOCR	8	H'FE1D (PORTS = 0)	PORT	8	2
Bidirectional data register 0MW	TWR0MW	8	H'FE20	LPC	8	2
Bidirectional data register 0SW	TWR0SW	8	H'FE20	LPC	8	2
Bidirectional data register 1	TWR1	8	H'FE21	LPC	8	2
Bidirectional data register 2	TWR2	8	H'FE22	LPC	8	2
Bidirectional data register 3	TWR3	8	H'FE23	LPC	8	2
Bidirectional data register 4	TWR4	8	H'FE24	LPC	8	2
Bidirectional data register 5	TWR5	8	H'FE25	LPC	8	2
Bidirectional data register 6	TWR6	8	H'FE26	LPC	8	2
Bidirectional data register 7	TWR7	8	H'FE27	LPC	8	2
Bidirectional data register 8	TWR8	8	H'FE28	LPC	8	2
Bidirectional data register 9	TWR9	8	H'FE29	LPC	8	2
Bidirectional data register 10	TWR10	8	H'FE2A	LPC	8	2
Bidirectional data register 11	TWR11	8	H'FE2B	LPC	8	2
Bidirectional data register 12	TWR12	8	H'FE2C	LPC	8	2
Bidirectional data register 13	TWR13	8	H'FE2D	LPC	8	2
Bidirectional data register 14	TWR14	8	H'FE2E	LPC	8	2
Bidirectional data register 15	TWR15	8	H'FE2F	LPC	8	2
Input data register 3	IDR3	8	H'FE30	LPC	8	2
Output data register 3	ODR3	8	H'FE31	LPC	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Status register 3	STR3	8	H'FE32	LPC	8	2
Host interface control register 5	HICR5	8	H'FE33	LPC	8	2
LPC channel 3 address register H	LADR3H	8	H'FE34	LPC	8	2
LPC channel 3 address register L	LADR3L	8	H'FE35	LPC	8	2
SERIRQ control register 0	SIRQCR0	8	H'FE36	LPC	8	2
SERIRQ control register 1	SIRQCR1	8	H'FE37	LPC	8	2
Input data register 1	IDR1	8	H'FE38	LPC	8	2
Output data register 1	ODR1	8	H'FE39	LPC	8	2
Status register 1	STR1	8	H'FE3A	LPC	8	2
Input data register 2	IDR2	8	H'FE3C	LPC	8	2
SERIRQ control register 4	SIRQCR4	8	H'FE3B	LPC	8	2
Output data register 2	ODR2	8	H'FE3D	LPC	8	2
Status register 2	STR2	8	H'FE3E	LPC	8	2
Host interface select register	HISEL	8	H'FE3F	LPC	8	2
Host interface control register 0	HICR0	8	H'FE40	LPC	8	2
Host interface control register 1	HICR1	8	H'FE41	LPC	8	2
Host interface control register 2	HICR2	8	H'FE42	LPC	8	2
Host interface control register 3	HICR3	8	H'FE43	LPC	8	2
Wakeup event interrupt mask register B	WUEMRB	8	H'FE44	INT	8	2
Wakeup event interrupt mask register A	WUEMRA	8	H'FE45	INT	8	2
Port G output data register	PGODR	8	H'FE46 (PORTS = 0)	PORT	8	2
Port G input data register	PGPIN	8	H'FE47 (Read) (PORTS = 0)	PORT	8	2
Port G data direction register	PGDDR	8	H'FE47 (Write) (PORTS = 0)	PORT	8	2
Port F output data register	PFODR	8	H'FE49 (PORTS = 0)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Port E input data register	PEPIN	8	H'FE4A (Read) (write prohibited) (PORTS = 0)	PORT	8	2
Port F input data register	PFPIN	8	H'FE4B (Read) (PORTS = 0)	PORT	8	2
Port F data direction register	PFDDR	8	H'FE4B (Write) (PORTS = 0)	PORT	8	2
Port C output data register	PCODR	8	H'FE4C (PORTS = 0)	PORT	8	2
Port D output data register	PDODR	8	H'FE4D (PORTS = 0)	PORT	8	2
Port C input data register	PCPIN	8	H'FE4E (Read) (PORTS = 0)	PORT	8	2
Port C data direction register	PCDDR	8	H'FE4E (Write) (PORTS = 0)	PORT	8	2
Port D input data register	PDPIN	8	H'FE4F (Read) (PORTS = 0)	PORT	8	2
Port D data direction register	PDDDR	8	H'FE4F (Write) (PORTS = 0)	PORT	8	2
Timer control register_0	TCR_0	8	H'FE50	TPU_0	8	2
Timer mode register_0	TMDR_0	8	H'FE51	TPU_0	8	2
Timer I/O control register H_0	TIORH_0	8	H'FE52	TPU_0	8	2
Timer I/O control register L_0	TIORL_0	8	H'FE53	TPU_0	8	2
Timer interrupt enable register_0	TIER_0	8	H'FE54	TPU_0	8	2
Timer status register_0	TSR_0	8	H'FE55	TPU_0	8	2
Timer counter _0	TCNT_0	16	H'FE56	TPU_0	16	2
Timer general register A_0	TGRA_0	16	H'FE58	TPU_0	16	2
Timer general register B_0	TGRB_0	16	H'FE5A	TPU_0	16	2
Timer general register C_0	TGRC_0	16	H'FE5C	TPU_0	16	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Timer general register D_0	TGRD_0	16	H'FE5E	TPU_0	16	2
Timer control register_2	TCR_2	8	H'FE70	TPU_2	8	2
Timer mode register_2	TMDR_2	8 H'FE71		TPU_2	8	2
Timer I/O control register_2	TIOR_2	8	H'FE72	TPU_2	8	2
Timer interrupt enable register_2	TIER_2	8	H'FE74	TPU_2	8	2
Timer status register_2	TSR_2	8	H'FE75	TPU_2	8	2
Timer counter _2	TCNT_2	16	H'FE76	TPU_2	16	2
Timer general register A_2	TGRA_2	16	H'FE78	TPU_2	16	2
Timer general register B_2	TGRB_2	16	H'FE7A	TPU_2	16	2
System control register 3	SYSCR3	8	H'FE7D	SYSTEM	8	2
Module stop control register A	MSTPCRA	8	H'FE7E	SYSTEM	8	2
Module stop control register B	MSTPCRB	8	H'FE7F	SYSTEM	8	2
Keyboard matrix interrupt register B	KMIMRB	8	H'FE81 (RELOCATE = 1)	INT	8	2
Port 6 pull-up MOS control register	P6PCR	8	H'FE82 (RELOCATE = 1)	PORT	8	2
Keyboard matrix interrupt register A	KMIMRA	8	H'FE83 (RELOCATE = 1)	INT	8	2
Wake-up sense control register A	WUESCRA	8	H'FE84	INT	8	2
Wake-up input interrupt status register A	WUESRA	8	H'FE85	INT	8	2
Wake-up enable register	WUEER	8	H'FE86	INT	8	2
Interrupt control register D	ICRD	8	H'FE87	INT	8	2
I ² C bus control register_2	ICCR_2	8	H'FE88	IIC_2	8	2
I ² C bus status register_2	ICSR_2	8	H'FE89	IIC_2	8	2
I ² C bus control Initialization register_2	ICRES_2	8	H'FE8A	IIC_2	8	2
I ² C bus control extended register_2	ICXR_2	8	H'FE8C	IIC_2	8	2
l ² C bus data register_2	ICDR_2	8	H'FE8E	IIC_2	8	2
Second slave address register_2	SARX_2	8	H'FE8E	IIC_2	8	2
I ² C bus mode register_2	ICMR_2	8	H'FE8F	IIC_2	8	2

Section 25 List of Registers

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Slave address register_2	SAR_2	8	H'FE8F	IIC_2	8	2
Wake-up sense control register B	WUESCRB	8	H'FE96	INT	8	2
Wake-up input interrupt status register B	WUESRB	8	H'FE97	INT	8	2
Flash code control status register	FCCS	8	H'FEA8	ROM	8	2
Flash program code select register	FPCS	8	H'FEA9	ROM	8	2
Flash erase code select register	FECS	8	H'FEAA	ROM	8	2
Flash key code register	FKEY	8	H'FEAC	ROM	8	2
Flash mat select register	FMATS	8	H'FEAD	ROM	8	2
Flash transfer destination address register	FTDAR	8	H'FEAE	ROM	8	2
Timer start register	TSTR	8	H'FEB0	TPU common	8	2
Timer synchro register	TSYR	8	H'FEB1	TPU common	8	2
Keyboard control register 1_0	KBCR1_0	8	H'FEC0	PS2_0	8	2
Keyboard data buffer transmit data register_0	KBTR_0	8	H'FEC1	PS2_0	8	2
Keyboard control register 1_1	KBCR1_1	8	H'FEC2	PS2_1	8	2
Keyboard data buffer transmit data register_1	KBTR_1	8	H'FEC3	PS2_1	8	2
Timer XY control register	TCRXY	8	H'FEC6	TMR_XY	8	2
Timer control register_Y	TCR_Y	8	H'FEC8 (RELOCATE = 1)	TMR_Y	8	2
Timer control/status register_Y	TCSR_Y	8	H'FEC9 (RELOCATE = 1)	TMR_Y	8	2
Time constant register A_Y	TCORA_Y	8	H'FECA (RELOCATE = 1)	TMR_Y	8	2
Time constant register B_Y	TCORB_Y	8	H'FECB (RELOCATE = 1)	TMR_Y	8	2
Timer counter _Y	TCNT_Y	8	H'FECC (RELOCATE = 1)	TMR_Y	8	2
I ² C bus control extended register_0	ICXR_0	8	H'FED4	IIC_0	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Keyboard control register H_0	KBCRH_0	8	H'FED8	PS2_0	8	2
Keyboard control register L_0	KBCRL_0	8	H'FED9	PS2_0	8	2
Keyboard data buffer register_0	KBBR_0	8	H'FEDA	PS2_0	8	2
Keyboard control register 2_0	KBCR2_0	8	H'FEDB	PS2_0	8	2
Keyboard control register H_1	KBCRH_1	8	H'FEDC	PS2_1	8	2
Keyboard control register L_1	KBCRL_1	8	H'FEDD	PS2_1	8	2
Keyboard data buffer register_1	KBBR_1	8	H'FEDE	PS2_1	8	2
Keyboard control register 2_1	KBCR2_1	8	H'FEDF	PS2_1	8	2
I ² C bus control Initialization register_0	ICRES_0	8	H'FEE6	IIC_0	8	2
Interrupt control register A	ICRA	8	H'FEE8	INT	8	2
Interrupt control register B	ICRB	8	H'FEE9	INT	8	2
Interrupt control register C	ICRC	8	H'FEEA	INT	8	2
IRQ status register	ISR	8	H'FEEB	INT	8	2
IRQ sense control register H	ISCRH	8	H'FEEC	INT	8	2
IRQ sense control register L	ISCRL	8	H'FEED	INT	8	2
Address break control register	ABRKCR	8	H'FEF4	INT	8	2
Break address register A	BARA	8	H'FEF5	INT	8	2
Break address register B	BARB	8	H'FEF6	INT	8	2
Break address register C	BARC	8	H'FEF7	INT	8	2
IRQ enable register 16	IER16	8	H'FEF8	INT	8	2
IRQ status register 16	ISR16	8	H'FEF9	INT	8	2
IRQ sense control register 16H	ISCR16H	8	H'FEFA	INT	8	2
IRQ sense control register 16L	ISCR16L	8	H'FEFB	INT	8	2
IRQ sense port select register 16	ISSR16	8	H'FEFC	INT	8	2
IRQ sense port select register	ISSR	8	H'FEFD	INT	8	2
Standby control register	SBYCR	8	H'FF84	SYSTEM	8	2
Low-power control register	LPWRCR	8	H'FF85	SYSTEM	8	2
Module stop control register H	MSTPCRH	8	H'FF86	SYSTEM	8	2
Module stop control register L	MSTPCRL	8	H'FF87	SYSTEM	8	2

Section 25 List of Registers

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Serial mode register_1	SMR_1	8	H'FF88	SCI_1	8	2
Bit rate register_1	BRR_1	8	H'FF89	SCI_1		2
Serial control register_1	SCR_1	8	H'FF8A	SCI_1	8	2
Transmit data register_1	TDR_1	8	H'FF8B	SCI_1	8	2
Serial status register_1	SSR_1	8	H'FF8C	SCI_1	8	2
Receive data register_1	RDR_1	8	H'FF8D	SCI_1	8	2
Smart card mode register_1	SCMR_1	8	H'FF8E	SCI_1	8	2
Timer control/status register_0	TCSR_0	8	H'FFA8 (Write)	WDT_0	16	2
Timer control/status register_0	TCSR_0	8	H'FFA8 (Read)	WDT_0	8	2
Timer counter _0	TCNT_0	8	H'FFA8 (Write)	WDT_0	16	2
Timer counter _0	TCNT_0	8	H'FFA9 (Read)	WDT_0	8	2
Port A output data register	PAODR	8	H'FFAA (PORTS = 0)	PORT	8	2
Port A input data register	PAPIN	8	H'FFAB (Read) (PORTS = 0)	PORT	8	2
Port A data direction register	PADDR	8	H'FFAB (Write) (PORTS = 0)	PORT	8	2
Port 1 pull-up MOS control register	P1PCR	8	H'FFAC (PORTS = 0)	PORT	8	2
Port 2 pull-up MOS control register	P2PCR	8	H'FFAD (PORTS = 0)	PORT	8	2
Port 3 pull-up MOS control register	P3PCR	8	H'FFAE (PORTS = 0)	PORT	8	2
Port 1 data direction register	P1DDR	8	H'FFB0 (PORTS = 0)	PORT	8	2
Port 2 data direction register	P2DDR	8	H'FFB1 (PORTS = 0)	PORT	8	2
Port 1 data register	P1DR	8	H'FFB2 (PORTS = 0)	PORT	8	2
Port 2 data register	P2DR	8	H'FFB3 (PORTS = 0)	PORT	8	2
Port 3 data direction register	P3DDR	8	H'FFB4 (PORTS = 0)	PORT	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States	
Port 4 data direction register	P4DDR	8	H'FFB5 (PORTS = 0)	PORT	8	2	
Port 3 data register	P3DR	8	H'FFB6 (PORTS = 0)	PORT	8	2	
Port 4 data register	P4DR	8	H'FFB7 (PORTS = 0)	PORT	8	2	
Port 5 data direction register	P5DDR	8	H'FFB8 (PORTS = 0)	PORT	8	2	
Port 6 data direction register	P6DDR	8	H'FFB9 (PORTS = 0)	PORT	8	2	
Port 5 data register	P5DR	8	H'FFBA (PORTS = 0)	PORT	8	2	
Port 6 data register	P6DR	8	H'FFBB (PORTS = 0)	PORT	8	2	
Port B output data register	PBODR	8	H'FFBC (PORTS = 0)	PORT	8	2	
Port 8 data direction register	P8DDR	8	H'FFBD (Write) (PORTS = 0)	PORT	8	2	
Port B input data register	PBPIN	8	H'FFBD (Read) (PORTS = 0)	PORT	8	2	
Port 7 input data register	P7PIN	8	H'FFBE (Read) (PORTS = 0)	PORT	8	2	
Port B data direction register	PBDDR	8	H'FFBE (Write) (PORTS = 0)	PORT	8	2	
Port 8 data register	P8DR	8	H'FFBF (PORTS = 0)	PORT	8	2	
Port 9 data direction register	P9DDR	8	H'FFC0 (PORTS = 0)	PORT	8	2	
Port 9 data register	P9DR	8	H'FFC1 (PORTS = 0)	PORT	8	2	
Interrupt enable register	IER	8	H'FFC2	INT	8	2	
Serial/timer control register	STCR	8	H'FFC3	SYSTEM	8	2	
System control register	SYSCR	8	H'FFC4	SYSTEM	8	2	
Mode control register	MDCR	8	H'FFC5	SYSTEM	8	2	
Bus control register	BCR	8	H'FFC6	BSC	8	2	
Wait state control register	WSCR	8	H'FFC7	BSC	8	2	

Section 25 List of Registers

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Timer control register_0	TCR_0	8	H'FFC8	TMR_0	8	2
Timer control register_1	TCR_1	8	H'FFC9	TMR_1	8	2
Timer control/status register_0	TCSR_0	8	H'FFCA	TMR_0	8	2
Timer control/status register_1	TCSR_1	8	H'FFCB	TMR_1	8	2
Time constant register A_0	TCORA_0	8	H'FFCC	TMR_0	16	2
Time constant register A_1	TCORA_1	8	H'FFCD	TMR_1	16	2
Time constant register B_0	TCORB_0	8	H'FFCE	TMR_0	16	2
Time constant register B_1	TCORB_1	8	H'FFCF	TMR_1	16	2
Timer counter _0	TCNT_0	8	H'FFD0	TMR_0	16	2
Timer counter _1	TCNT_1	8	H'FFD1	TMR_1	16	2
I ² C bus control register_0	ICCR_0	8	H'FFD8	IIC_0	8	2
I ² C bus status register_0	ICSR_0	8	H'FFD9	IIC_0	8	2
l ² C bus data register_0	ICDR_0	8	H'FFDE	IIC_0	8	2
Second slave address register_0	SARX_0	8	H'FFDE	IIC_0	8	2
l ² C bus mode register_0	ICMR_0	8	H'FFDF	IIC_0	8	2
Slave address register_0	SAR_0	8	H'FFDF	IIC_0	8	2
Timer control/status register	TCSR_1	8	H'FFEA (Write)	WDT_1	16	2
Timer control/status register	TCSR_1	8	H'FFEA (Read)	WDT_1	8	2
Timer counter _1	TCNT_1	8	H'FFEA (Write)	WDT_1	16	2
Timer counter _1	TCNT_1	8	H'FFEB (Read)	WDT_1	8	2
Timer control register_X	TCR_X	8	H'FFF0	TMR_X	8	2
Timer control register_Y	TCR_Y	8	H'FFF0 (RELOCATE = 0)	TMR_Y	8	2
Keyboard matrix interrupt register B	KMIMRB	8	H'FFF1 (RELOCATE = 0)	INT	8	2
Timer control/status register_X	TCSR_X	8	H'FFF1	TMR_X	8	2
Timer control/status register_Y	TCSR_Y	8	H'FFF1 (RELOCATE = 0)	TMR_Y	8	2
Port 6 pull-up MOS control register	P6PCR	8	H'FFF2 (RELOCATE = 0, PORTS = 0)	PORT	8	2
Input capture register R	TICRR	8	H'FFF2	TMR_X	8	2

Register Name	Abbreviation	Number of bits	Address	Module	Data Width	Access States
Time constant register A_Y	TCORA_Y	8	H'FFF2 (RELOCATE = 0)	TMR_Y	8	2
Input capture register F	TICRF	8	H'FFF3	TMR_X	8	2
Time constant register B_Y	TCORB_Y	8	H'FFF3 (RELOCATE = 0)	TMR_Y	8	2
Keyboard matrix interrupt register A	KMIMRA	8	H'FFF3 (RELOCATE = 0)	INT	8	2
Timer counter _X	TCNT_X	8	H'FFF4	TMR_X	8	2
Timer counter _Y	TCNT_Y	8	H'FFF4 (RELOCATE = 0)	TMR_Y	8	2
Time constant register C	TCORC	8	H'FFF5	TMR_X	8	2
Time constant register A_X	TCORA_X	8	H'FFF6	TMR_X	8	2
Time constant register B_X	TCORB_X	8	H'FFF7	TMR_X	8	2
Timer connection register I	TCONRI	8	H'FFFC	TMR_X	8	2
Timer connection register S	TCONRS	8	H'FFFE	TMR_X, TMR_Y	8	2



25.2 Register Bits

Register addresses and bit names of the on-chip peripheral modules are described below.

Each line covers eight bits, and 16-bit registers are shown as 2 lines.

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
RSTSR		—			_	_		PORF	SYSTEM
TCMCNT_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	TCM_0
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMMLCM_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMICR_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMICRF_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMCSR_0	OVF	MAXOVF	CMF	CKSEG	ICPF	MINUDF	MCICTL	_	_
TCMCR_0	CST	POCTL	CPSPE	IEDG	TCMMDS	CKS2	CKS1	CKS0	_
TCMIER_0	OVIE	MAXOVIE	CMIE	TCMIPE	ICPIE	MINUDIE	CMMS	_	_
TCMMINCM_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMCNT_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	TCM_1
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMMLCM_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMICR_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMICRF_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMCSR_1	OVF	MAXOVF	CMF	CKSEG	ICPF	MINUDF	MCICTL	_	_
TCMCR_1	CST	POCTL	CPSPE	IEDG	TCMMDS	CKS2	CKS1	CKS0	_
TCMIER_1	OVIE	MAXOVIE	CMIE	TCMIPE	ICPIE	MINUDIE	CMMS	_	_

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCMMINCM_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	TCM_1
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMCNT_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	TCM_2
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMMLCM_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMICR_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMICRF_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCMCSR_2	OVF	MAXOVF	CMF	CKSEG	ICPF	MINUDF	MCICTL		_
TCMCR_2	CST	POCTL	CPSPE	IEDG	TCMMDS	CKS2	CKS1	CKS0	_
TCMIER_2	OVIE	MAXOVIE	CMIE	TCMIPE	ICPIE	MINUDIE	CMMS	_	
TCMMINCM_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ADDRA	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	A/D
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	converter
ADDRB	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ADDRC	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ADDRD	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ADDRE	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
ADDRF	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
ADDRG	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_

bit7bit6bit5bit4bit3bit2bit1bit0ADCSRADFADIEADSTCH3CH2CH1CH0ADCRTRGS1TRGS0SCANESCANSCKS1CKS0ADSTCLRFRBRbit7bit6bit5bit4bit3bit2bit1bit0SCFTHRbit7bit6bit5bit4bit3bit2bit1bit0SCFDLLbit7bit6bit5bit4bit3bit2bit1bit0FEREDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIIRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICKEPSPENSTOPCLS1CLS0FMCRLOOPOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRST <th>odule</th>	odule
bit7bit6bit5bit4bit3bit2bit1bit0ADCSRADFADIEADSTCH3CH2CH1CH0ADCRTRGS1TRGS0SCANESCANSCKS1CKS0ADSTCLRFRBRbit7bit6bit5bit4bit3bit2bit1bit0SCFTHRbit7bit6bit5bit4bit3bit2bit1bit0SCFDLLbit7bit6bit5bit4bit3bit2bit1bit0FIEREDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIRRFIFOE1FIFOE0EDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIRRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICKEPSPENSTOPCLS1CLS0FMCRLOOPOUT2OUT1RTSDTRFMCRBACKSCDCSFSFSCFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit	/D
ADCRTRGS1TRGS0SCANESCANSCKS1CKS0ADSTCLR—FRBRbit7bit6bit5bit4bit3bit2bit1bit0SCFTHRbit7bit6bit5bit4bit3bit2bit1bit0SCFDLLbit7bit6bit5bit4bit3bit2bit1bit0SCFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIER————EDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIRRFIFOE1FIFOE0——INTID2INTID1INTD0INTPENDFFCRRCVRTRIG1RCVRTRIG0——DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICKEPSPENSTOPCLS1CLS0FMCR———LOOPOUT2OUT1RTSDTRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0—OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bi	onverter
FRBRbit7bit6bit5bit4bit3bit2bit1bit0SCFTHRbit7bit6bit5bit4bit3bit2bit1bit0FDLLbit7bit6bit5bit4bit3bit2bit1bit0FIEREDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIRRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICK PARITYEPS PENPENSTOPCLS1CLS0FMCRLOOP BACKOUT2OUT1RTSDTRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0PWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FTHRbit7bit6bit5bit4bit3bit2bit1bit0FDLLbit7bit6bit5bit4bit3bit2bit1bit0FIEREDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIIRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICK PARITYEPSPENSTOPCLS1CLS0FMCRLOOP BACKOUT2OUT1RTSDTRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FDLLbit7bit6bit5bit4bit3bit2bit1bit0FIEREDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICK PARITYEPSPENSTOPCLS1CLS0FMCRLOOP BACKOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSSCIFCRSCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	CIF
FIEREDSSIELSIETBEIFRBFIFDLHbit7bit6bit5bit4bit3bit2bit1bit0FIIRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICKEPSPENSTOPCLS1CLS0FMCRLOOPOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCE1SCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FDLHbit7bit6bit5bit4bit3bit2bit1bit0FIIRFIFOE1FIFOE0INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICK PARITYEPSPENSTOPCLS1CLS0FMCRLOOP BACKOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFOE1SCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FIIRFIFOE1FIFOE0——INTID2INTID1INTID0INTPENDFFCRRCVRTRIG1RCVRTRIG0——DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICK PARITYEPS PARITYPENSTOPCLS1CLS0FMCR———LOOP BACKOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0—OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FFCRRCVRTRIGIRCVRTRIGO——DMAMODEXMITFRSTRCVRFRSTFIFOEFLCRDLABBREAKSTICK PARITYEPS PARITYPENSTOPCLS1CLS0FMCR———LOOP BACKOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0—OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0PWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FLCRDLABBREAKSTICK PARITYEPS PARITYPENSTOPCLS1CLS0FMCRLOOP BACKOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FMCRLOOP BACKOUT2OUT1RTSDTRFLSRRXFIFOERRTEMTTHREBIFEPEOEDRFMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
BACK FLSR RXFIFOERR TEMT THRE BI FE PE OE DR FMSR DCD RI DSR CTS DDCD TERI DDSR DCTS FSCR bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 SCIFCR SCIFOE1 SCIFOE0 — OUT2LOOP CKSEL1 CKSEL0 SCIFRST REGRST PWMREG0_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 PWMREG1_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 PWMREG1_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
FMSRDCDRIDSRCTSDDCDTERIDDSRDCTSFSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0—OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMPRE0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
FSCRbit7bit6bit5bit4bit3bit2bit1bit0SCIFCRSCIFOE1SCIFOE0—OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMPRE0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
SCIFCRSCIFOE1SCIFOE0—OUT2LOOPCKSEL1CKSEL0SCIFRSTREGRSTPWMREG0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMPRE0_Abit7bit6bit5bit4bit3bit2bit1bit0PWPWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
PWMREG0_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 PW PWMPRE0_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 PW PWMREG1_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMPRE0_Abit7bit6bit5bit4bit3bit2bit1bit0PWMREG1_Abit7bit6bit5bit4bit3bit2bit1bit0	
PWMREG1_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	WMU_A
PWMPRE1_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMREG2_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMPRE2_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMREG3_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMPRE3_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMREG4_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	
PWMPRE4_A bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PWMREG5_A	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	PWMU_A
PWMPRE5_A	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMCKCR_A	CLK1	CLK0	_	_	_	_	_	_	
PWMOUTCR_ A	CNTMD45B	CNTMD23B	PWM5E	PWM4E	PWM3E	PWM2E	PWM1E	PWM0E	
PWMMDCR_A	CNTMD01B	CNTMD01A	PWMSL5	PWMSL4	PWMSL3	PWMSL2	PWMSL1	PWMSL0	
PWMPCR_A	PH5S	PH4S	PH3S	PH2S	PH1S	PH0S	CNTMD45A	CNTMD23A	
PWMREG0_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	PWMU_B
PWMPRE0_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMREG1_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMPRE1_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMREG2_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMPRE2_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMREG3_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMPRE3_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMREG4_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMPRE4_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMREG5_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMPRE5_B	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PWMCKCR_B	CLK1	CLK0	_	_	_	_	_	_	
PWMOUTCR_ B	CNTMD45B	CNTMD23B	PWM5E	PWM4E	PWM3E	PWM2E	PWM1E	PWM0E	
PWMMDCR_B	CNTMD01B	CNTMD01A	PWMSL5	PWMSL4	PWMSL3	PWMSL2	PWMSL1	PWMSL0	
PWMPCR_B	PH5S	PH4S	PH3S	PH2S	PH1S	PH0S	CNTMD45A	CNTMD23A	
TCR_1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_1
TMDR_1	_	_	_	_	MD3	MD2	MD1	MD0	-
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_1	TTGE	_	TCIEU	TCIEV	—	_	TGIEB	TGIEA	
TSR_1	TCFD	—	TCFU	TCFV	—	—	TGFB	TGFA	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCNT_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	TPU_1
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRA_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRB_1	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	•
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
PECX	PECX7	PECX6	PECX5	PECX4	PECX3	PECX2	PECX1	PECX0	SMBUS
PECY	PECY7	PECY6	PECY5	PECY4	PECY3	PECY2	PECY1	PECY0	•
PECZ	PECZ7	PECZ6	PECZ5	PECZ4	PECZ3	PECZ2	PECZ1	PECZ0	_
LADR1H	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	LPC
LADR1L	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
LADR2H	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
LADR2L	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
SCIFADRH	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	•
SCIFADRL	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
LADR4H	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	•
LADR4L	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
IDR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	•
ODR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
STR4	DBU47	DBU46	DBU45	DBU44	$C/\overline{D}4$	DBU42	IBF4	OBF4	•
HICR4	_	LPC4E	IBFIE4	_	_	_	_	_	-
SIRQCR2	IEDIR3	IEDIR4	IRQ11E4	IRQ10E4	IRQ9E4	IRQ6E4	SMIE4	_	-
SIRQCR3	SELIRQ15	SELIRQ14	SELIRQ13	SELIRQ8	SELIRQ7	SELIRQ5	SELIRQ4	SELIRQ3	•
P4NCE	P47NCE	P46NCE	P45NCE	P44NCE	P43NCE	P42NCE	P41NCE	P40NCE	PORT
P4NCMC	P47NCMC	P46NCMC	P45NCMC	P44NCMC	P43NCMC	P42NCMC	P41NCMC	P40NCMC	•
P4NCCS	_	_	_	_	_	P4NCCK2	P4NCCK1	P4NCCK0	-
P6NCE	P67NCE	P66NCE	P65NCE	P64NCE	P63NCE	P62NCE	P61NCE	P60NCE	-
P6NCMC	P67NCMC	P66NCMC	P65NCMC	P64NCMC	P63NCMC	P62NCMC	P61NCMC	P60NCMC	-
P6NCCS	_	_	_	_	_	P6NCCK2	P6NCCK1	P6NCCK0	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PCNCE	PC7NCE	PC6NCE	PC5NCE	PC4NCE	PC3NCE	PC2NCE	PC1NCE	PC0NCE	PORT
PCNCMC	PC7NCMC	PC6NCMC	PC5NCMC	PC4NCMC	PC3NCMC	PC2NCMC	PC1NCMC	PC0NCMC	-
PCNCCS	_	_	_	_	_	PCNCCK2	PCNCCK1	PCNCCK0	-
PGNCE	PG7NCE	PG6NCE	PG5NCE	PG4NCE	PG3NCE	PG2NCE	PG1NCE	PG0NCE	-
PGNCMC	PG7NCMC	PG6NCMC	PG5NCMC	PG4NCMC	PG3NCMC	PG2NCMC	PG1NCMC	PG0NCMC	
PGNCCS	_	_	_	_		PGNCCK2	PGNCCK1	PGNCCK0	-
PHPIN	_	_	PH5PIN	PH4PIN	PH3PIN	PH2PIN	PH1PIN	PH0PIN	
PHDDR	_	_	PH5DDR	PH4DDR	PH3DDR	PH2DDR	PH1DDR	PH0DDR	-
PHODR		_	PH5ODR	PH4ODR	PH3ODR	PH2ODR	PH10DR	PH0ODR	-
PHNOCR			PH5NOCR	PH4NOCR	PH3NOCR	PH2NOCR	PH1NOCR	PH0NOCR	_
PTCNT0	_	_	_	_	_	_	_	EXCLS	-
PTCNT1	IIC2BS	IIC2AS	_	_		_	_	_	-
PTCNT2	_	_	_	TxD1RS	RxD1RS	_	PORTS	_	
P9PCR	_	_	P95PCR	P94PCR	P93PCR	P92PCR	P91PCR	P90PCR	-
PGNOCR	PG7NOCR	PG6NOCR	PG5NOCR	PG4NOCR	PG3NOCR	PG2NOCR	PG1NOCR	PG0NOCR	_
PFNOCR	PF7NOCR	PF6NOCR	PF5NOCR	PF4NOCR	PF3NOCR	PF2NOCR	PF1NOCR	PF0NOCR	-
PCNOCR	PC7NOCR	PC6NOCR	PC5NOCR	PC4NOCR	PC3NOCR	PC2NOCR	PC1NOCR	PC0NOCR	
PDNOCR	PD7NOCR	PD6NOCR	PD5NOCR	PD4NOCR	PD3NOCR	PD2NOCR	PD1NOCR	PD0NOCR	-
TWR0MW	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	LPC
TWR0SW	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR6	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR7	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TWR9	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TWR10	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	LPC
TWR11	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	•
TWR12	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TWR13	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TWR14	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TWR15	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
IDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ODR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
STR3* ²	IBF3B	OBF3B	MWMF	SWMF	C/D3	DBU32	IBF3A	OBF3A	
STR3* ³	DBU37	DBU36	DBU35	DBU34	C/D3	DBU32	IBF3	OBF3	
HICR5	OBEIE	OBEI	_	_	SCIFE	_	_	_	
LADR3H	bit15	bi14	bit13	bit12	bit11	bit10	bit9	bit8	
LADR3L	bit7	bit6	bit5	bit4	bit3	_	bit1	TWRE	
SIRQCR0	Q/C	UPSEL	IEDIR	SMIE3B	SMIE3A	SMIE2	IRQ12E1	IRQ1E1	
SIRQCR1	IRQ11E3	IRQ10E3	IRQ9E3	IRQ6E3	IRQ11E2	IRQ10E2	IRQ9E2	IRQ6E2	
IDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ODR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
STR1	DBU17	DBU16	DBU15	DBU14	C/D1	DBU12	IBF1	OBF1	
SIRQCR4	_	_	_	_	SCSIRQ3	SCSIRQ2	SCSIRQ1	SCSIRQ0	
IDR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
ODR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
STR2	DBU27	DBU26	DBU25	DBU24	C/D2	DBU22	IBF2	OBF2	
HISEL	SELSTR3	SELIRQ11	SELIRQ10	SELIRQ9	SELIRQ6	SELSMI	SELIRQ12	SELIRQ1	
HICR0	LPC3E	LPC2E	LPC1E	FGA20E	SDWNE	PMEE	LSMIE	LSCIE	
HICR1	LPCBSY	CLKREQ	IRQBSY	LRSTB	SDWNB	PMEB	LSMIB	LSCIB	
HICR2	GA20	LRST	SDWN	ABRT	IBFIE3	IBFIE2	IBFIE1	ERRIE	
HICR3	LFRAME	CLKRUN	SERIRQ	LRESET	LPCPD	PME	LSMI	LSCI	
WUEMRB	WUEMR7	WUEMR6	WUEMR5	WUEMR4	WUEMR3	WUEMR2	WUEMR1	WUEMR0	INT
WUEMRA	WUEMR15	WUEMR14	WUEMR13	WUEMR12	WUEMR11	WUEMR10	WUEMR9	WUEMR8	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PGODR	PG70DR	PG60DR	PG50DR	PG40DR	PG3ODR	PG2ODR	PG10DR	PG00DR	PORT
PGPIN	PG7PIN	PG6PIN	PG5PIN	PG4PIN	PG3PIN	PG2PIN	PG1PIN	PG0PIN	-
PGDDR	PG7DDR	PG6DDR	PG5DDR	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR	-
PFODR	PF70DR	PF60DR	PF50DR	PF40DR	PF3ODR	PF2ODR	PF10DR	PF00DR	-
PEPIN	_	_	_	PE4PIN	PE3PIN	PE2PIN	PE1PIN	PE0PIN	-
PFPIN	PF7PIN	PF6PIN	PF5PIN	PF4PIN	PF3PIN	PF2PIN	PF1PIN	PF0PIN	-
PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	-
PCODR	PC70DR	PC60DR	PC50DR	PC40DR	PC30DR	PC20DR	PC10DR	PC00DR	-
PDODR	PD70DR	PD60DR	PD50DR	PD40DR	PD30DR	PD2ODR	PD10DR	PD00DR	-
PCPIN	PC7PIN	PC6PIN	PC5PIN	PC4PIN	PC3PIN	PC2PIN	PC1PIN	PC0PIN	-
PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	-
PDPIN	PD7PIN	PD6PIN	PD5PIN	PD4PIN	PD3PIN	PD2PIN	PD1PIN	PD0PIN	-
PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	-
TCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_0
TMDR_0	_	_	BFB	BFA	MD3	MD2	MD1	MD0	-
TIORH_0	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	-
TIORL_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	-
TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	-
TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	-
TCNT_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRA_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRB_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRC_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRD_0	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	_
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-

Section 25	List of Registers
------------	-------------------

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCR_2		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_2
TMDR_2		_	_	_	MD3	MD2	MD1	MD0	-
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	-
TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	-
TSR_2	TCFD	_	TCFU	TCFV	_		TGFB	TGFA	-
TCNT_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRA_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
TGRB_2	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	-
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
SYSCR3	_	EIVS	RELOCATE	_	_	_	_	_	SYSTEM
MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	-
MSTPCRB	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0	-
KMIMRB	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0	INT
P6PCR	P67PCR	P66PCR	P65PCR	P64PCR	P63PCR	P62PCR	P61PCR	P60PCR	PORT
KMIMRA	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8	INT
WUESCRA	WUE15SC	WUE14SC	WUE13SC	WUE12SC	WUE11SC	WUE10SC	WUE9SC	WUE8SC	-
WUESRA	WUE15F	WUE14F	WUE13F	WUE12F	WUE11F	WUE10F	WUE9F	WUE8F	-
WUEER	WUEAE	WUEBE	_	_	_	_	_	_	-
ICRD	ICRD7	ICRD6	ICRD5	ICRD4	ICRD3	ICRD2	ICRD1	ICRD0	-
ICCR_2	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_2
ICSR_2	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	-
ICRES_2	_	_	_	_	CLR3	CLR2	CLR1	CLR0	-
ICXR_2	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	-
SARX_2	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	-
ICDR_2	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	-
SAR_2	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	-
ICMR_2	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
FCCS		_	_	FLER	_		_	SCO	ROM
FPCS	_	_	_		_	_	_	PPVS	_
FECS	_	_	_	_	_	—	_	EPVB	_
FKEY	K7	K6	K5	K4	K3	K2	K1	K0	_
FMATS	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0	_
FTDAR	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	TDA0	_
TSTR	_	_	_	_	_	CST2	CST1	CST0	TPU
TSYR	_	_	—		—	SYNC2	SYNC1	SYNC0	common
KBCR1_0	KBTS	PS	KCIE	KTIE	_	KCIF	KBTE	KTER	PS2
KBTR_0	KBT7	KBT6	KBT5	KBT4	KBT3	KBT2	KBT1	KBT0	_
KBCR1_1	KBTS	PS	KCIE	KTIE	_	KCIF	KBTE	KTER	PS2
KBTR_1	KBT7	KBT6	KBT5	KBT4	KBT3	KBT2	KBT1	KBT0	_
TCRXY	_	_	CKSX	CKSY	_	_	_		TMR_XY
TCR_Y	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_Y
TCSR_Y	CMFB	CMFA	OVF	ICIE	OS3	OS2	OS1	OS0	_
TCORA_Y	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCORB_Y	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCNT_Y	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
ICXR_0	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_0
KBCRH_0	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS	PS2_0
KBCRL_0	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0	_
KBBR_0	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	_
KBCR2_0	_	_	_	_	TXCR3	TXCR2	TXCR1	TXCR0	_
KBCRH_1	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS	PS2_1
KBCRL_1	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0	_
KBBR_1	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	_
KBCR2_1	_	_	_	—	TXCR3	TXCR2	TXCR1	TXCR0	_
ICRES_0	_	_	_		CLR3	CLR2	CLR1	CLR0	IIC_0

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
WUESCRB	WUE7SC	WUE6SC	WUE5SC	WUE4SC	WUE3SC	WUE2SC	WUE1SC	WUE0SC	INT
WUESRB	WUE7F	WUE6F	WUE5F	WUE4F	WUE3F	WUE2F	WUE1F	WUE0F	-
ICRA	ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	ICRA0	-
ICRB	ICRB7	ICRB6	ICRB5	ICRB4	ICRB3	ICRB2	ICRB1	ICRB0	-
ICRC	ICRC7	ICRC6	ICRC5	ICRC4	ICRC3	ICRC2	ICRC1	ICRC0	-
ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	-
ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	-
ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	-
ABRKCR	CMF	_	_	_		_		BIE	-
BARA	A23	A22	A21	A20	A19	A18	A17	A16	-
BARB	A15	A14	A13	A12	A11	A10	A9	A8	-
BARC	A7	A6	A5	A4	A3	A2	A1	_	-
IER16	IRQ15E	IRQ14E	IRQ13E	IRQ12E	IRQ11E	IRQ10E	IRQ9E	IRQ8E	-
ISR16	IRQ15F	IRQ14F	IRQ13F	IRQ12F	IRQ11F	IRQ10F	IRQ9F	IRQ8F	-
ISCR16H	IRQ15SCB	IRQ15SCA	IRQ14SCB	IRQ14SCA	IRQ13SCB	IRQ13SCA	IRQ12SCB	IRQ12SCA	-
ISCR16L	IRQ11SCB	IRQ11SCA	IRQ10SCB	IRQ10SCA	IRQ9SCB	IRQ9SCA	IRQ8SCB	IRQ8SCA	-
ISSR16	ISS15	ISS14	ISS13	ISS12	ISS11	ISS10	ISS9	ISS8	-
ISSR	ISS7	_	_	_		_		_	-
SBYCR	SSBY	STS2	STS1	STS0		SCK2	SCK1	SCK0	SYSTEM
LPWRCR	DTON	LSON	NESEL	EXCLE		_		_	-
MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	-
MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0	-
SMR_1*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1 (CKS1)	CKS0 (CKS0)	SCI_1
BRR_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
SCR_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
TDR_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
SSR_1*1	TDRE (TDRE)	RDRF (RDRF)	ORER (ORER)	FER (ERS)	PER (PER)	TEND (TEND)	MPB (MPB)	MPBT (MPBT)	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
RDR_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	SCI_1
SCMR_1	_	_	_	_	SDIR	SINV	_	SMIF	_
TCSR_0	OVF	WT/IT	TME	_	RST/MI	CKS2	CKS1	CKS0	WDT_0
TCNT_0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
PAODR	PA70DR	PA6ODR	PA5ODR	PA40DR	PA3ODR	PA2ODR	PA10DR	PA00DR	PORT
PAPIN	PA7PIN	PA6PIN	PA5PIN	PA4PIN	PA3PIN	PA2PIN	PA1PIN	PA0PIN	-
PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	-
P1PCR	P17PCR	P16PCR	P15PCR	P14PCR	P13PCR	P12PCR	P11PCR	P10PCR	-
P2PCR	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20PCR	_
P3PCR	P37PCR	P36PCR	P35PCR	P34PCR	P33PCR	P32PCR	P31PCR	P30PCR	-
P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	-
P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	-
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	-
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	-
P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	-
P4DDR	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR	-
P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	-
P4DR	P47DR	P46DR	P45DR	P44DR	P43DR	P42DR	P41DR	P40DR	-
P5DDR	_	_	—	—	—	P52DDR	P51DDR	P50DDR	-
P6DDR	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR	-
P5DR	_	_	_	—	—	P52DR	P51DR	P50DR	-
P6DR	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR	-
PBODR	PB70DR	PB60DR	PB50DR	PB40DR	PB3ODR	PB2ODR	PB10DR	PB0ODR	-
PBPIN	PB7PIN	PB6PIN	PB5PIN	PB4PIN	PB3PIN	PB2PIN	PB1PIN	PB0PIN	-
P8DDR	_	P86DDR	P85DDR	P84DDR	P83DDR	P82DDR	P81DDR	P80DDR	-
P7PIN	P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN	-
PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	-
P8DR		P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
P9DDR	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR	PORT
P9DR	P97DR	P96DR	P95DR	P94DR	P93DR	P92DR	P91DR	P90DR	_
IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	INT
STCR	IICX2	_	IICX0	IICE	FLSHE	IICS	ICKS1	ICKS0	SYSTEM
SYSCR	_	_	INTM1	INTM0	XRST	NMIEG	KINWUE	RAME	-
MDCR	EXPE	_	_	_	_	MDS2	MDS1	MDS0	-
BCR		ICIS0	BRSTRM	BRSTS1	BRSTS0	_	IOS1	IOS0	BSC
WSCR	_	_	ABW	AST	WMS1	WMS0	WC1	WC0	_
TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_0,
TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	- TMR_1 - -
TCSR_0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0	
TCSR_1	CMFB	CMFA	OVF	—	OS3	OS2	OS1	OS0	
TCORA_0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TCORA_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCORB_0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCORB_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCNT_0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	_
TCNT_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-
ICCR_0	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_0
ICSR_0	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	_
ICDR_0	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	_
SARX_0	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	_
ICMR_0	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	_
SAR_0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	_
TCSR_1	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	WDT_1
TCNT_1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCR_X	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_X
TCSR_X	CMFB	CMFA	OVF	ICF	OS3	OS2	OS1	OS0	
TICRR	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TICRF	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TCNT_X	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TCORC	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TCORA_X	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TCORB_X	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
TCONRI	_	_	_	ICST	_	_	_	_	
TCONRS	TMRX/Y		_		_	_			TMR_X, TMR_Y

Notes: 1. In normal mode and smart card interface mode, bit names differ in part.

(): Bit name in smart card interface mode.

- 2. When TWRE = 1 or SELSTR3 = 0.
- 3. When TWRE = 0 and SELSTR3 = 1.



25.3 Register States in Each Operating Mode

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
RSTSR	Initialized*	_	_			_	SYSTEM
TCMCNT_0	Initialized	_	_				TCM_0
TCMMLCM_0	Initialized		_	_	_		_
TCMICR_0	Initialized	_	_	_	_		_
TCMICRF_0	Initialized	_	_	_	_		_
TCMCSR_0	Initialized	_	_	_	_	_	_
TCMCR_0	Initialized	_	_	_	_	_	_
TCMIER_0	Initialized	_	_	_	_	_	_
TCMMINCM_0	Initialized	_	_	_	_		_
TCMCNT_1	Initialized	_	_	_	_	_	TCM_1
TCMMLCM_1	Initialized	_	_	_	_	_	_
TCMICR_1	Initialized	_	_	_	_	_	_
TCMICRF_1	Initialized	_	_	_	_	_	_
TCMCSR_1	Initialized	_	_	_	_	_	_
TCMCR_1	Initialized	_	_	_	_	_	_
TCMIER_1	Initialized	_	_	_	_		_
TCMMINCM_1	Initialized	_	_	_	_		_
TCMCNT_2	Initialized	_	_	_	_		TCM_2
TCMMLCM_2	Initialized	_	_	_	_		_
TCMICR_2	Initialized	_	_				_
TCMICRF_2	Initialized	_	_	_	_		_
TCMCSR_2	Initialized		_	_	_		_
TCMCR_2	Initialized	_	_	—	—	—	-
TCMIER_2	Initialized	_	_	—	—	—	-
TCMMINCM_2	Initialized	_	_	_	_	_	-
ADDRA	Initialized	_	Initialized	—	Initialized	Initialized	A/D
ADDRB	Initialized	_	Initialized	_	Initialized	Initialized	- converter

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
ADDRC	Initialized	_	Initialized	_	Initialized	Initialized	A/D
ADDRD	Initialized	_	Initialized	_	Initialized	Initialized	- converter
ADDRE	Initialized	—	Initialized	_	Initialized	Initialized	_
ADDRF	Initialized	—	Initialized	_	Initialized	Initialized	_
ADDRG	Initialized	_	Initialized	_	Initialized	Initialized	_
ADDRH	Initialized	_	Initialized	_	Initialized	Initialized	_
ADCSR	Initialized	—	Initialized	_	Initialized	Initialized	_
ADCR	Initialized	—	Initialized	—	Initialized	Initialized	_
FRBR	Initialized	—		_	—		SCIF
FTHR	_	_		_	_		_
FDLL	Initialized	_	_	_	_		_
FIER	Initialized	_	_	_	_		_
FDLH	Initialized	_	_	_	_		_
FIIR	Initialized	_	_	_	_		_
FFCR	Initialized	_		_	_	_	_
FLCR	Initialized	_		_	_		_
FMCR	Initialized	_	_	_	_	_	_
FLSR	Initialized	_		_	_		_
FMSR	_	_	_	_	_	_	_
FSCR	Initialized	_		_	—	_	_
SCIFCR	Initialized	_	_	_	_		_
PWMREG0_A	Initialized	_	Initialized	_	Initialized	Initialized	PWMU_A
PWMPRE0_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG1_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE1_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG2_A	Initialized	_	Initialized	—	Initialized	Initialized	_
PWMPRE2_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG3_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE3_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG4_A	Initialized	_	Initialized	_	Initialized	Initialized	

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
PWMPRE4_A	Initialized	_	Initialized	_	Initialized	Initialized	PWMU_A
PWMREG5_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE5_A	Initialized	_	Initialized	_	Initialized	Initialized	-
PWMCKCR_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMOUTCR_A	Initialized	_	Initialized	_	Initialized	Initialized	-
PWMMDCR_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPCR_A	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG0_B	Initialized	—	Initialized	_	Initialized	Initialized	PWMU_B
PWMPRE0_B	Initialized	_	Initialized	_	Initialized	Initialized	-
PWMREG1_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE1_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG2_B	Initialized	—	Initialized	—	Initialized	Initialized	_
PWMPRE2_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMREG3_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE3_B	Initialized	_	Initialized	_	Initialized	Initialized	-
PWMREG4_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE4_B	Initialized	_	Initialized	_	Initialized	Initialized	-
PWMREG5_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPRE5_B	Initialized	_	Initialized	_	Initialized	Initialized	-
PWMCKCR_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMOUTCR_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMMDCR_B	Initialized	_	Initialized	_	Initialized	Initialized	_
PWMPCR_B	Initialized	_	Initialized	_	Initialized	Initialized	-
TCR_1	Initialized	_	_	_			TPU_1
TMDR_1	Initialized	_	_	_			-
TIOR_1	Initialized	—	_	—	—	—	_
TIER_1	Initialized	—	_	—	—	—	_
TSR_1	Initialized	_	_	_	_	_	-
TCNT_1	Initialized	_	_	_	_	_	-
TGRA_1	Initialized	_	_	_	_	_	



Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
TGRB_1	Initialized	_		_			TPU_1
PECX	Initialized	_	_	_		_	SMBUS
PECY	Initialized	_	_	_		_	
PECZ	Initialized	_	_	_		_	_
LADR1H	Initialized	_	_	_		_	LPC
LADR1L	Initialized	_	_	_		_	_
LADR2H	Initialized	_	_	_		_	
LADR2L	Initialized	_	_	_		_	_
SCIFADRH	Initialized	_		_			_
SCIFADRL	Initialized	_		_		_	_
LADR4H	Initialized	_		_			_
LADR4L	Initialized	_	_	_	_	_	_
IDR4	Initialized	_					
ODR4	Initialized	_	_	_	_	_	_
STR4	Initialized	_	_	_	_	—	
HICR4	Initialized	_	_	_		_	
SIRQCR2	Initialized	_		_			_
SIRQCR3	Initialized	_	_	_		_	
P4NCE	Initialized	_					PORT
P4NCMC	Initialized	_	_	_		_	
P4NCCS	Initialized	_					
P6NCE	Initialized	_	_	_	—	_	_
P6NCMC	Initialized	_	_	_	—	_	_
P6NCCS	Initialized	_	_	_	—	_	_
PCNCE	Initialized	_	_	_	—	_	_
PCNCMC	Initialized	_			_	_	_
PCNCCS	Initialized	_		_	_	_	_
PGNCE	Initialized	_			_	_	_
PGNCMC	Initialized	_			_	_	_
PGNCCS	Initialized	—					_

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
PHPIN	Initialized	_		_	_	_	PORT
PHDDR	Initialized	_	_	_	_	_	_
PHODR	Initialized	_		_	_	_	-
PHNOCR	Initialized	_		_	_	_	_
PTCNT0	Initialized	_		_	_		-
PTCNT1	Initialized	_	_	_	_	_	_
PTCNT2	Initialized	_		_	_	_	-
P9PCR	Initialized	_		_	_	_	_
PGNOCR	Initialized	_	_	_	—	_	-
PFNOCR	Initialized	_	_	_	_	_	_
PCNOCR	Initialized	_		_	_		-
PDNOCR	Initialized	_	_	_	_	_	_
TWR0MW	Initialized	_		_	_	_	LPC
TWR0SW	Initialized	_	_	_	_	_	_
TWR1	Initialized	_		_	_	_	-
TWR2	Initialized	_	_	_	_	_	_
TWR3	Initialized	_		_	_	_	-
TWR4	Initialized	_	_	_	_	_	_
TWR5	Initialized	_		_			_
TWR6	Initialized	—	—	—	—	—	_
TWR7	Initialized	_		_			_
TWR8	Initialized	_	_	_	_	_	_
TWR9	Initialized	_		_			_
TWR10	Initialized	_	_	_	_	_	_
TWR11	Initialized	_	—	_	_	_	_
TWR12	Initialized	_	_	_		_	-
TWR13	Initialized	_	—	_	_	_	_
TWR14	Initialized	_	_	_	_		-
TWR15	Initialized	_	_			_	-
IDR3	Initialized			_	_	—	_

	Initialized			Sleep	Stop	Standby	Module
			_	_	_	_	LPC
STR3 I	Initialized	_	_	_	_	_	_
HICR5 I	Initialized	_	_	_	_	_	-
LADR3H I	Initialized	_	_	_	_	_	_
LADR3L I	Initialized	_	_	_	_	_	_
SIRQCR0 I	Initialized	_	_	_	_	_	_
SIRQCR1 I	Initialized	_	_	_	_	_	_
IDR1 I	Initialized	_	_	_	_	_	_
ODR1 I	Initialized	_	_	_	_	_	_
STR1 I	Initialized	_	_	_	_	_	-
SIRQCR4 I	Initialized	_	_	_	_	_	_
IDR2 I	Initialized	_	_	_	_	_	_
ODR2 I	Initialized	_	_	_	_	—	_
STR2 I	Initialized	_	_	_	_	_	-
HISEL I	Initialized	_	_	_	_	_	_
HICR0 I	Initialized	_	_	_	_	_	_
HICR1 I	Initialized	_	_	_	_	_	_
HICR2 -		_	_	_	_	_	_
HICR3 -		_	_	_	_	_	_
WUEMRB I	Initialized	_	_	_	_	_	INT
WUEMRA I	Initialized	_	_	_	_	_	_
PGODR I	Initialized	_	_	_	_	_	PORT
PGPIN -		_	_	_	_	_	-
PGDDR I	Initialized	_	_	_	_	_	-
PFODR I	Initialized	_	_	_	_	_	-
PEPIN -		_	_	_	_	_	-
PFPIN -		_	_	_	_	_	-
PFDDR I	Initialized	_	_	_	_		-
PCODR I	Initialized	_	_	_	_	_	-
PDODR I	Initialized	_					-

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
PCPIN		_					PORT
PCDDR	Initialized	_		_	_	_	-
PDPIN		_	_	_	_		_
PDDDR	Initialized	_	_		_		_
TCR_0	Initialized	_	_	_	_	_	TPU_0
TMDR_0	Initialized	_	_	_	_	_	_
TIORH_0	Initialized	_		_	_	_	_
TIORL_0	Initialized	_		_			_
TIER_0	Initialized	_	_			_	_
TSR_0	Initialized	_	_	_		_	-
TCNT_0	Initialized	_	_	_			-
TGRA_0	Initialized	_		_			_
TGRB_0	Initialized	_	_		_		_
TGRC_0	Initialized	_	_		_		-
TGRD_0	Initialized	_	_		_		_
TCR_2	Initialized	_		_			TPU_2
TMDR_2	Initialized	_	_		_		_
TIOR_2	Initialized	_	_		_		-
TIER_2	Initialized	_	_		_		_
TSR_2	Initialized	_	_		_		-
TCNT_2	Initialized	_	_		_		_
TGRA_2	Initialized	_			_	_	-
TGRB_2	Initialized	_	_		_		_
SYSCR3	Initialized	_			_	_	SYSTEM
MSTPCRA	Initialized	_	_	_	_	_	-
MSTPCRB	Initialized	_	_		_		_
KMIMRB	Initialized	_	_	_	_		INT
P6PCR	Initialized	_	_	_	_	_	PORT
KMIMRA	Initialized	_	_	_	_	_	INT
WUESCRA	Initialized	_	_				_



Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
WUESRA	Initialized	_	_	_	_	_	INT
WUEER	Initialized	_	_	_	_	_	_
ICRD	Initialized	_			_		_
ICCR_2	Initialized	_	_	_	_	_	IIC_2
ICSR_2	Initialized	_			_		_
ICRES_2	Initialized	_	_	_	_	_	_
ICXR_2	Initialized	_			_		_
ICDR_2	_	_	_	_	_	_	_
SARX_2	Initialized	_			_		_
ICMR_2	Initialized	_	_	_	_	_	_
SAR_2	Initialized	_	_	_	_	_	_
FCCS	Initialized	_			_		ROM
FPCS	Initialized	_	_	_	_	_	_
FECS	Initialized	_			_		_
FKEY	Initialized	_	_	_	_	_	_
FMATS	Initialized	_		_		_	
FTDAR	Initialized	_	_	_	_	_	_
TSTR	Initialized	_			_		TPU
TSYR	Initialized	_	_	_	_	_	common
KBCR1_0	Initialized	_			_		PS2
KBTR_0	Initialized	_	_	_	_	_	_
KBCR1_1	Initialized	_		_	_	_	_
KBTR_1	Initialized	_	_	_	_	_	_
TCRXY	Initialized	_		_	_	_	TMR_XY
TCR_Y	Initialized	_		_		_	TMR_Y
TCSR_Y	Initialized	_	_	_			_
TCORA_Y	Initialized	_		_		_	
TCORB_Y	Initialized	_	_		_	_	_
TCNT_Y	Initialized	_					_
ICXR_0	Initialized	_	_			_	IIC_0



Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
KBCRH_0	Initialized	_	_	_	_		PS2_0
KBCRL_0	Initialized	_	_	_	—	_	_
KBBR_0	Initialized	_	_	_	_		_
KBCR2_0	Initialized	_	_	_	_		_
KBCRH_1	Initialized	_	_	_	_		PS2_1
KBCRL_1	Initialized	_	_	_	_	_	_
KBBR_1	Initialized	_	_	_	_		_
KBCR2_1	Initialized	_	_	_	_	_	_
ICRES_0	Initialized	_	_	_			IIC_0
WUESCRB	Initialized	_	_	_	_	_	INT
WUESRB	Initialized	_	_	_			_
ICRA	Initialized	_	_	_	_	_	_
ICRB	Initialized	_	_	_			_
ICRC	Initialized	_	_	_	_	_	_
ISR	Initialized	_	_	_			_
ISCRH	Initialized	_	_	_	_	_	_
ISCRL	Initialized	_	_	_			_
ABRKCR	Initialized	_	_	_	_	_	_
BARA	Initialized	_	_	_			_
BARB	Initialized	_		_	_		_
BARC	Initialized	_	_	_	_	_	_
IER16	Initialized	_	_	_	_	_	_
ISR16	Initialized	_	_	_			_
ISCR16H	Initialized	_			_	_	_
ISCR16L	Initialized	_	_	_	_	_	_
ISSR16	Initialized	_		_			_
ISSR	Initialized	_	—	_	—	_	_
SBYCR	Initialized	_	_		_	_	SYSTEM
LPWRCR	Initialized	_	_	_			_
MSTPCRH	Initialized		_		_	_	_

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
MSTPCRL	Initialized	_	_	_	_	_	SYSTEM
SMR_1	Initialized	_		_	—	—	SCI_1
BRR_1	Initialized	_		_	_	_	_
SCR_1	Initialized	_		_		_	_
TDR_1	Initialized	_	Initialized	_	Initialized	Initialized	_
SSR_1	Initialized	_	Initialized	_	Initialized	Initialized	_
RDR_1	Initialized	_	Initialized	_	Initialized	Initialized	_
SCMR_1	Initialized	_		_	—	—	_
TCSR_0	Initialized	_	_	_	_	_	WDT_0
TCNT_0	Initialized	_	_	_	_	_	_
PAODR	Initialized	_	_	_	_	_	PORT
PAPIN	_	_	_	_	_	_	_
PADDR	Initialized	_	_	_			_
P1PCR	Initialized	_	_	_	_	_	_
P2PCR	Initialized	_	_	_			_
P3PCR	Initialized	_	_	_	_	_	_
P1DDR	Initialized	_	_	_			_
P2DDR	Initialized	_	_	_	_	_	_
P1DR	Initialized	_	_	_			_
P2DR	Initialized	_	_	_	_	_	_
P3DDR	Initialized	_	_	_			_
P4DDR	Initialized	_	—	_	_	_	_
P3DR	Initialized	_	_	_			_
P4DR	Initialized	_	—	_	_	_	_
P5DDR	Initialized	_	_	_			_
P6DDR	Initialized	_	_	_	_	_	_
P5DR	Initialized	_	_	—	—	_	_
P6DR	Initialized	_	_	_	_	_	_
PBODR	Initialized	_	_	_	_	_	_
PBPIN		_	_	_		_	



Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
P8DDR	Initialized	_		_	_		PORT
P7PIN	_	_		_	_	_	_
PBDDR	Initialized	_		_	_		_
P8DR	Initialized	_		_	_	_	_
P9DDR	Initialized	_		_	_		_
P9DR	Initialized	_		_	_	_	_
IER	Initialized	_	—	_	_	_	INT
STCR	Initialized	_	_	_	_	_	SYSTEM
SYSCR	Initialized	_	—	_	_		_
MDCR	Initialized						
BCR	Initialized	_		_	_		BSC
WSCR	Initialized	_			_		
TCR_0	Initialized	_	_	_	_		TMR_0,
TCR_1	Initialized	_	_	_	_		TMR_1
TCSR_0	Initialized	_	_	_	_		
TCSR_1	Initialized	_		_			
TCORA_0	Initialized	_		_	_		
TCORA_1	Initialized	_			_		
TCORB_0	Initialized	_		_	_		
TCORB_1	Initialized	_	_	_	_		_
TCNT_0	Initialized	_		_	_		
TCNT_1	Initialized	_	_	_	_		
ICCR_0	Initialized	_			_		IIC_0
ICSR_0	Initialized	_					
ICDR_0	_	_			_		
SARX_0	Initialized	_		_		_	_
ICMR_0	Initialized	_	_	_	_		
SAR_0	Initialized	_		_		_	_
TCSR_1	Initialized	_					WDT_1
TCNT_1	Initialized	_					_

Register Abbreviation	Reset	High-Speed/ Medium speed	Watch	Sleep	Module Stop	Software Standby	Module
TCR_X	Initialized	_		—	—	—	TMR_X
TCSR_X	Initialized	_	_	_	_	_	_
TICRR	Initialized	_		_	_		_
TICRF	Initialized	—		_	_		_
TCNT_X	Initialized	_		_	_		_
TCORC	Initialized	—		_	_		_
TCORA_X	Initialized	_		_	_		_
TCORB_X	Initialized	—		_	_		_
TCONRI	Initialized	_		_	_	_	_
TCONRS	Initialized	_	—	_	_	—	TMR_X, TMR_Y

Note: * The PORF bit in RSTSR is only initialized by a pin reset.



25.4 Register Selection Condition

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'F900	P1DDR	PORTS = 1	PORT
H'F901	P2DDR	1	
H'F902	P1DR	1	
H'F903	P2DR		
H'F904	P1PIN (Read)		
H'F905	P2PIN (Read)		
H'F906	P1PCR		
H'F907	P2PCR		
H'F910	P3DDR		
H'F911	P4DDR		
H'F912	P3DR		
H'F913	P4DR		
H'F914	P3PIN (Read)		
H'F915	P4PIN (Read)		
H'F916	P3PCR		
H'F91B	P4NCE	No condition	
H'F91D	P4NCMC		
H'F91F	P4NCCS]	
H'F920	P5DDR	PORTS = 1	
H'F921	P6DDR		
H'F922	P5DR	1	
H'F923	P6DR	1	
H'F924	P5PIN (Read)	1	
H'F925	P6PIN (Read)	1	
H'F927	P6PCR	PORTS = 1, RELOCATE = 0	

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'F92B	P6NCE	PORTS = 1	PORT
H'F92D	P6NCMC		
H'F92F	P6NCCS		
H'F931	P8DDR		
H'F933	P8DR		
H'F934	P7PIN (Read)		
H'F935	P8PIN (Read)		
H'F940	P9DDR		
H'F942	P9DR		
H'F944	P9PIN (Read)		
H'F946	P9PCR		
H'F950	PADDR		
H'F951	PBDDR		
H'F952	PAODR		
H'F953	PBODR		
H'F954	PAPIN (Read)		
H'F955	PBPIN (Read)		
H'F957	PBPCR		
H'F960	PCDDR		
H'F961	PDDDR		
H'F962	PCODR		
H'F963	PDODR		
H'F964	PCPIN (Read)		
H'F965	PDPIN (Read)		
H'F966	PCPCR		
H'F967	PDPCR		
H'F968	PCNOCR		
H'F969	PDNOCR		
H'F96A	PCNCE		
H'F96C	PCNCMC		



Lower Address	Register Abbreviation	Register Selection Condition	Module
H'F96E	PCNCCS	PORTS = 1	PORT
H'F971	PFDDR		
H'F973	PFODR		
H'F974	PEPIN (Read)		
H'F975	PFPIN (Read)		
H'F977	PFPCR		
H'F979	PFNOCR		
H'F980	PGDDR		
H'F981	PHDDR		
H'F982	PGODR		
H'F983	PHODR		
H'F984	PGPIN (Read)		
H'F985	PHPIN (Read)		
H'F987	PHPCR		
H'F988	PGNOCR		
H'F989	PHNOCR		
H'F98A	PGNCE		
H'F98C	PGNCMC		
H'F98E	PGNCCS		
H'FB35	RSTSR	No condition	SYSTEM
H'FBC0	TCMCNT_0	MSTPB1 = 0	TCM_0
H'FBC2	TCMMLCM_0		
H'FBC4	TCMICR_0		
H'FBC6	TCMICRF_0		
H'FBC8	TCMCSR_0		
H'FBC9	TCMCR_0	1	
H'FBCA	TCMIER_0	1	
H'FBCC	TCMMINCM_0		

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FBD0	TCMCNT_1	MSTPB1 = 0	TCM_1
H'FBD2	TCMMLCM_1		
H'FBD4	TCMICR_1		
H'FBD6	TCMICRF_1		
H'FBD8	TCMCSR_1		
H'FBD9	TCMCR_1		
H'FBDA	TCMIER_1		
H'FBDC	TCMMINCM_1		
H'FBE0	TCMCNT_2	MSTPB2 = 0	TCM_2
H'FBE2	TCMMLCM_2		
H'FBE4	TCMICR_2		
H'FBE6	TCMICRF_2		
H'FBE8	TCMCSR_2		
H'FBE9	TCMCR_2		
H'FBEA	TCMIER_2		
H'FBEC	TCMMINCM_2		
H'FC00	ADDRA	MSTP9 = 0	A/D converter
H'FC02	ADDRB		
H'FC04	ADDRC		
H'FC06	ADDRD		
H'FC08	ADDRE		
H'FC0A	ADDRF]	
H'FC0C	ADDRG		
H'FC0E	ADDRH		
H'FC10	ADCSR		
H'FC11	ADCR]	

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FC20	FRBR	MSTPB3 = 0	SCIF
H'FC20	FTHR	1	
H'FC20	FDLL		
H'FC21	FIER		
H'FC21	FDLH		
H'FC22	FIIR		
H'FC22	FFCR		
H'FC23	FLCR		
H'FC24	FMCR		
H'FC25	FLSR		
H'FC26	FMSR		
H'FC27	FSCR		
H'FC28	SCIFCR		
H'FD00	PWMREG0_A	MSTPB0 = 0	PWMU_A
H'FD01	PWMPRE0_A		
H'FD02	PWMREG1_A		
H'FD03	PWMPRE1_A		
H'FD04	PWMREG2_A		
H'FD05	PWMPRE2_A		
H'FD06	PWMREG3_A		
H'FD07	PWMPRE3_A		
H'FD08	PWMREG4_A]	
H'FD09	PWMPRE4_A]	
H'FD0A	PWMREG5_A	1	
H'FD0B	PWMPRE5_A]	
H'FD0C	PWMCKCR_A]	

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FD0D	PWMOUTCR_A	MSTPB0 = 0	PWMU_A
H'FD0E	PWMMDCR_A		
H'FD0F	PWMPCR_A		
H'FD10	PWMREG0_B	MSTPB0 = 0	PWMU_B
H'FD11	PWMPRE0_B		
H'FD12	PWMREG1_B		
H'FD13	PWMPRE1_B		
H'FD14	PWMREG2_B		
H'FD15	PWMPRE2_B		
H'FD16	PWMREG3_B		
H'FD17	PWMPRE3_B		
H'FD18	PWMREG4_B		
H'FD19	PWMPRE4_B		
H'FD1A	PWMREG5_B		
H'FD1B	PWMPRE5_B		
H'FD1C	PWMCKCR_B		
H'FD1D	PWMOUTCR_B		
H'FD1E	PWMMDCR_B		
H'FD1F	PWMPCR_B		
H'FD40	TCR_1	MSTP1 = 0	TPU_1
H'FD41	TMDR_1		
H'FD42	TIOR_1		
H'FD44	TIER_1		
H'FD45	TSR_1		
H'FD46	TCNT_1		
H'FD48	TGRA_1		
H'FD4A	TGRB_1		
H'FD60	PECX	MSTP4 = 0	SMBUS
H'FD61	PECY		
H'FD63	PECZ		



Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FDC0	LADR1H	MSTP0 = 0	LPC
H'FDC1	LADR1L		
H'FDC2	LADR2H	-	
H'FDC3	LADR2L		
H'FDC4	SCIFADRH		
H'FDC5	SCIFADRL		
H'FDD4	LADR4H		
H'FDD5	LADR4L		
H'FDD6	IDR4		
H'FDD7	ODR4		
H'FDD8	STR4		
H'FDD9	HICR4		
H'FDDA	SIRQCR2		
H'FDDB	SIRQCR3		
H'FE00	P6NCE	PORTS = 0	PORT
H'FE01	P6NCMC		
H'FE02	P6NCCS		
H'FE03	PCNCE		
H'FE04	PCNCMC		
H'FE05	PCNCCS		
H'FE06	PGNCE		
H'FE07	PGNCMC		
H'FE08	PGNCCS		
H'FE0C	PHPIN (Read)	1	
	PHDDR (Write)	1	
H'FE0D	PHODR	1	
H'FE0E	PHNOCR	1	

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FE10	PTCNT0	No condition	PORT
H'FE11	PTCNT1		
H'FE12	PTCNT2		
H'FE14	P9PCR	PORTS = 0	_
H'FE16	PGNOCR		
H'FE19	PFNOCR		
H'FE1C	PCNOCR		
H'FE1D	PDNOCR		
H'FE20	TWR0MW	MSTP0 = 0	LPC
	TWR0SW		
H'FE21	TWR1		
H'FE22	TWR2		
H'FE23	TWR3		
H'FE24	TWR4		
H'FE25	TWR5		
H'FE26	TWR6		
H'FE27	TWR7		
H'FE28	TWR8		
H'FE29	TWR9		
H'FE2A	TWR10		
H'FE2B	TWR11		
H'FE2C	TWR12		
H'FE2D	TWR13		
H'FE2E	TWR14		
H'FE2F	TWR15		
H'FE30	IDR3		
H'FE31	ODR3		
H'FE32	STR3		
H'FE33	HICR5	1	
H'FE34	LADR3H]	



Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FE35	LADR3L	MSTP0 = 0	LPC
H'FE36	SIRQCR0	_	
H'FE37	SIRQCR1	-	
H'FE38	IDR1	-	
H'FE39	ODR1	-	
H'FE3A	STR1	-	
H'FE3B	SIRQCR4		
H'FE3C	IDR2	-	
H'FE3D	ODR2		
H'FE3E	STR2		
H'FE3F	HISEL		
H'FE40	HICR0		
H'FE41	HICR1		
H'FE42	HICR2		
H'FE43	HICR3		
H'FE44	WUEMRB	No condition	INT
H'FE45	WUEMRA		
H'FE46	PGODR	PORTS = 0	PORT
H'FE47	PGPIN (Read)		
	PGDDR (Write)		
H'FE49	PFODR		
H'FE4A	PEPIN (Read) (write prohibited)		
H'FE4B	PFPIN (Read)		
H'FE4C	PCODR		
H'FE4D	PDODR		
H'FE4E	PCPIN (Read)		
	PCDDR (Write)		
H'FE4F	PDPIN (Read)		
	PDDDR (Write)		

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FE50	TCR_0	MSTP1 = 0	TPU_0
H'FE51	TMDR_0		
H'FE52	TIORH_0		
H'FE53	TIORL_0		
H'FE54	TIER_0		
H'FE55	TSR_0		
H'FE56	TCNT_0		
H'FE58	TGRA_0		
H'FE5A	TGRB_0		
H'FE5C	TGRC_0		
H'FE5E	TGRD_0		
H'FE70	TCR_2		TPU_2
H'FE71	TMDR_2		
H'FE72	TIOR_2		
H'FE74	TIER_2		
H'FE75	TSR_2		
H'FE76	TCNT_2		
H'FE78	TGRA_2		
H'FE7A	TGRB_2		
H'FE7D	SYSCR3	No condition	SYSTEM
H'FE7E	MSTPCRA		
H'FE7F	MSTPCRB		
H'FE81	KMIMRB	RELOCATE = 1	INT
H'FE82	P6PCR		PORT
H'FE83	KMIMRA		INT
H'FE84	WUESCRA	No condition	
H'FE85	WUESRA		
H'FE86	WUEER]	
H'FE87	ICRD]	



Lower Address	Register Abbreviation	Register Sele	ction Condition	Module
H'FE88	ICCR_2	MSTPB4 = 0		IIC_2
H'FE89	ICSR_2			
H'FE8A	ICRES_2			
H'FE8C	ICXR_2			
H'FE8E	ICDR_2		ICE in ICCR_2 = 1	-
H'FE8E	SARX_2		ICE in ICCR_2 = 0	
H'FE8F	ICMR_2		ICE in ICCR_2 = 1	-
H'FE8F	SAR_2		ICE in ICCR_2 = 0	
H'FE96	WUESCRB	No condition	·	INT
H'FE97	WUESRB			
H'FEA8	FCCS	FLSHE = 1		ROM
H'FEA9	FPCS			
H'FEAA	FECS			
H'FEAC	FKEY			
H'FEAD	FMATS			
H'FEAE	FTDAR			
H'FEB0	TSTR	MSTP1 = 0		TPU common
H'FEB1	TSYR			
H'FEC0	KBCR1_0	MSTP2 = 0		PS2
H'FEC1	KBTR_0			
H'FEC2	KBCR1_1			
H'FEC3	KBTR_1			
H'FEC6	TCRXY	MSTP8 = 0		TMR_XY
H'FEC8	TCR_Y	1	RELOCATE = 1	TMR_Y
H'FEC9	TCSR_Y	1		
H'FECA	TCORA_Y			
H'FECB	TCORB_Y	1		
H'FECC	TCNT_Y			
H'FED4	ICXR_0	MSTP4 = 0	•	IIC_0

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FED8	KBCRH_0	MSTP2 = 0	PS2
H'FED9	KBCRL_0		
H'FEDA	KBBR_0		
H'FEDB	KBCR2_0		
H'FEDC	KBCRH_1		
H'FEDD	KBCRL_1		
H'FEDE	KBBR_1		
H'FEDF	KBCR2_1		
H'FEE6	ICRES_0	MSTP4 = 0, IICE in STCR = 1	IIC_0
H'FEE8	ICRA	No condition	INT
H'FEE9	ICRB		
H'FEEA	ICRC		
H'FEEB	ISR		
H'FEEC	ISCRH		
H'FEED	ISCRL		
H'FEF4	ABRKCR		
H'FEF5	BARA		
H'FEF6	BARB		
H'FEF7	BARC		
H'FEF8	IER16		
H'FEF9	ISR16		
H'FEFA	ISCR16H		
H'FEFB	ISCR16L		
H'FEFC	ISSR16		
H'FEFD	ISSR		
H'FF84	SBYCR	RELOCATE = 0, FLSHE in STCR = 0	SYSTEM
	SBYCR	RELOCATE = 1	
H'FF85	LPWRCR	RELOCATE = 0, FLSHE in STCR = 0	
	LPWPCR	RELOCATE = 1	



Lower Address	Register Abbreviation	Register Sele	ction Condition	Module
H'FF86	MSTPCRH	RELOCATE = FLSHE in STC		SYSTEM
	MSTPCRH	RELOCATE =	1	
H'FF87	MSTPCRL	RELOCATE = FLSHE in STC		
	MSTPCRL	RELOCATE =	1	
H'FF88	SMR_1	MSTP6 = 0	RELOCATE = 1	SCI_1
	SMR_1		RELOCATE = 0 IICE in STCR = 0	-
H'FF89	BRR_1		RELOCATE = 1	-
	BRR_1		RELOCATE = 0 IICE in STCR = 0	-
H'FF8A	SCR_1	-		-
H'FF8B	TDR_1			
H'FF8C	SSR_1			
H'FF8D	RDR_1			
H'FF8E	SCMR_1		RELOCATE = 1	
	SCMR_1		RELOCATE = 0 IICE in STCR = 0	
H'FFA8	TCSR_0	No condition	·	WDT_0
	TCNT_0 (Write)			
H'FFA9	TCNT_0 (Read)			
H'FFAA	PAODR	PORTS = 0		PORT
H'FFAB	PAPIN (Read)			
	PADDR (Write)			
H'FFAC	P1PCR]		
H'FFAD	P2PCR]		
H'FFAE	P3PCR			
H'FFB0	P1DDR			

Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FFB1	P2DDR	PORTS = 0	PORT
H'FFB2	P1DR		
H'FFB3	P2DR		
H'FFB4	P3DDR		
H'FFB5	P4DDR		
H'FFB6	P3DR		
H'FFB7	P4DR		
H'FFB8	P5DDR		
H'FFB9	P6DDR		
H'FFBA	P5DR		
H'FFBB	P6DR		
H'FFBC	PBODR		
H'FFBD	P8DDR (Write)		
	PBPIN (Read)		
H'FFBE	P7PIN (Read)		
	PBDDR (Write)		
H'FFBF	P8DR		
H'FFC0	P9DDR		
H'FFC1	P9DR		
H'FFC2	IER	No condition	INT
H'FFC3	STCR	No condition	SYSTEM
H'FFC4	SYSCR		
H'FFC5	MDCR		
H'FFC6	BCR	No condition	BSC
H'FFC7	WSCR		
H'FFC8	TCR_0	MSTP12 = 0	TMR_0,
H'FFC9	TCR_1		TMR_1
H'FFCA	TCSR_0		
H'FFCB	TCSR_1		
H'FFCC	TCORA_0		



Lower Address	Register Abbreviation	Register Selectio	n Condition	Module
H'FFCD	TCORA_1	MSTP12 = 0		TMR_0, TMR_1
H'FFCE	TCORB_0			
H'FFCF	TCORB_1			
H'FFD0	TCNT_0			
H'FFD1	TCNT_1			
H'FFD8	ICCR_0	MSTP4 = 0, RELC IICE in STCR = 1	OCATE = 0	IIC_0
	ICCR_0	MSTP4 = 0, RELC	CATE = 1	
H'FFD9	ICSR_0	MSTP4 = 0, RELC IICE in STCR = 1	OCATE = 0	
	ICSR_0	MSTP4 = 0, RELC	CATE = 1	
H'FFDE	ICDR_0	MSTP4 = 0, RELOCATE = 0 IICE in STCR = 1	ICE in ICCR_0 = 1	
	SARX_0		ICE in ICCR_0 = 0	
	ICDR_0	MSTP4 = 0, RELC ICE in ICCR_0 = 1	-	
	SARX_0	MSTP4 = 0, RELC ICE in ICCR_0 = 0	-	
H'FFDF	ICMR_0	MSTP4 = 0, RELOCATE = 0 IICE in STCR = 1	ICE in ICCR_0 = 1	
	SAR_0		ICE in ICCR_0 = 0	
	ICMR_0	MSTP4 = 0, RELC ICE in ICCR_0 = 1		
	SAR_0	MSTP4 = 0, RELC ICE in ICCR_0 = 0		
H'FFEA	TCSR_1	No condition		WDT_1
	TCNT_1 (Write)			
H'FFEB	TCNT_1 (Read)			

Lower Address	Register Abbreviation	Register Selection	Condition	Module	
H'FFF0	TCR_X	MSTP8 = 0, RELOC	ATE = 1	TMR_X	
	TCR_X	RELOCATE = 0	TMRX/Y in TCONRS = 0		
	TCR_Y	KINWUE in SYSCR = 0	TMRX/Y in TCONRS = 1	TMR_Y	
H'FFF1	KMIMRB	RELOCATE = 0 KINWUE in SYSCR	= 1	INT	
	TCSR_X	MSTP8 = 0, RELOC	ATE = 1	TMR_X	
	TCSR_X	MSTP8 = 0, RELOCATE = 0	TMRX/Y in TCONRS = 0		
	TCSR_Y	KINWUE in SYSCR = 0	TMRX/Y in TCONRS = 1	TMR_Y	
H'FFF2	P6PCR	RELOCATE = 0, PORTS = 0 KINWUE in SYSCR = 1		PORT	
	TICRR	MSTP8 = 0, RELOCATE = 1		TMR_X	
	TICRR	MSTP8 = 0, RELOCATE = 0 KINWUE in SYSCR = 0	TMRX/Y in TCONRS = 0		
	TCORA_Y		TMRX/Y in TCONRS = 1	TMR_Y	
H'FFF3	KMIMRA	RELOCATE = 0 KINWUE in SYSCR = 1		INT	
	TICRF	MSTP8 = 0, RELOCATE = 1		TMR_X	
	TICRF	MSTP8 = 0, RELOCATE = 0	TMRX/Y in TCONRS = 0		
	TCORB_Y	KINWUE in SYSCR = 0	TMRX/Y in TCONRS = 1	TMR_Y	
H'FFF4	TCNT_X	MSTP8 = 0, RELOC	ATE = 1	TMR_X	
	TCNT_X	MSTP8 = 0, RELOCATE = 0	TMRX/Y in TCONRS = 0		
	TCNT_Y	KINWUE in SYSCR = 0	TMRX/Y in TCONRS = 1	TMR_Y	
H'FFF5	TCORC	MSTP8 = 0, RELOC	ATE = 1	TMR_X	
	TCORC	MSTP8 = 0, RELOCATE = 0 KINWUE in SYSCR = 0 TMRX/Y in TCONRS = 0			



Lower Address	Register Abbreviation	Register Selection Condition	Module
H'FFF6	TCORA_X	MSTP8 = 0, RELOCATE = 1	TMR_X
	TCORA_X	MSTP8 = 0, RELOCATE = 0 KINWUE in SYSCR = 0 TMRX/Y in TCONRS = 0	
H'FFF7	TCORB_X	MSTP8 = 0, RELOCATE = 1	
	TCORB_X	MSTP8 = 0, RELOCATE = 0 KINWUE in SYSCR = 0 TMRX/Y in TCONRS = 0	
H'FFFC	TCONRI	MSTP8 = 0	
H'FFFE	TCONRS	MSTP8 = 0	TMR_X, TMR_Y



25.5 Register Addresses (Classification by Type of Module)

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
INT	WUEMRB	8	H'FE44	2	2
INT	WUEMRA	8	H'FE45	8	2
INT	KMIMRB	8	H'FE81 (RELOCATE = 1)	8	2
INT	KMIMRA	8	H'FE83 (RELOCATE = 1)	8	2
INT	WUESCRA	8	H'FE84	8	2
INT	WUESRA	8	H'FE85	8	2
INT	WUEER	8	H'FE86	8	2
INT	ICRD	8	H'FE87	8	2
INT	WUESCRB	8	H'FE96	8	2
INT	WUESRB	8	H'FE97	8	2
INT	ICRA	8	H'FEE8	8	2
INT	ICRB	8	H'FEE9	8	2
INT	ICRC	8	H'FEEA	8	2
INT	ISR	8	H'FEEB	8	2
INT	ISCRH	8	H'FEEC	8	2
INT	ISCRL	8	H'FEED	8	2
INT	KMIMRB	8	H'FFF1 (RELOCATE = 0)	8	2
INT	ABRKCR	8	H'FEF4	8	2
INT	BARA	8	H'FEF5	8	2
INT	BARB	8	H'FEF6	8	2
INT	BARC	8	H'FEF7	8	2
INT	IER16	8	H'FEF8	8	2
INT	ISR16	8	H'FEF9	8	2
INT	ISCR16H	8	H'FEFA	8	2
INT	ISCR16L	8	H'FEFB	8	2
INT	ISSR16	8	H'FEFC	8	2
INT	ISSR	8	H'FEFD	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
INT	IER	8	H'FFC2	8	2
INT	KMIMRA	8	H'FFF3 (RELOCATE = 0)	8	2
BSC	BCR	8	H'FFC6	8	2
BSC	WSCR	8	H'FFC7	8	2
PORT	P1DDR	8	H'F900 (PORTS = 1)	8	2
PORT	P2DDR	8	H'F901 (PORTS = 1)	8	2
PORT	P1DR	8	H'F902 (PORTS = 1)	8	2
PORT	P2DR	8	H'F903 (PORTS = 1)	8	2
PORT	P1PIN	8	H'F904 (Read) (PORTS = 1)	8	2
PORT	P2PIN	8	H'F905 (Read) (PORTS = 1)	8	2
PORT	P1PCR	8	H'F906 (PORTS = 1)	8	2
PORT	P2PCR	8	H'F907 (PORTS = 1)	8	2
PORT	P3DDR	8	H'F910 (PORTS = 1)	8	2
PORT	P4DDR	8	H'F911 (PORTS = 1)	8	2
PORT	P3DR	8	H'F912 (PORTS = 1)	8	2
PORT	P4DR	8	H'F913 (PORTS = 1)	8	2
PORT	P3PIN	8	H'F914 (Read) (PORTS = 1)	8	2
PORT	P4PIN	8	H'F915 (Read) (PORTS = 1)	8	2
PORT	P3PCR	8	H'F916 (PORTS = 1)	8	2
PORT	P4NCE	8	H'F91B	8	2
PORT	P4NCMS	8	H'F91D	8	2
PORT	P4NCCS	8	H'F91F	8	2
PORT	P5DDR	8	H'F920 (PORTS = 1)	8	2
PORT	P6DDR	8	H'F921 (PORTS = 1)	8	2
PORT	P5DR	8	H'F922 (PORTS = 1)	8	2
PORT	P6DR	8	H'F923 (PORTS = 1)	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PORT	P5PIN	8	H'F924 (Read) (PORTS = 1)	8	2
PORT	P6PCR	8	H'F927 (PORTS = 1, RELOCATE = 0)	8	2
PORT	P6PIN	8	H'F925 (Read) (PORTS = 1)	8	2
PORT	P6NCE	8	H'F92B (PORTS = 1)	8	2
PORT	P6NCMC	8	H'F92D (PORTS = 1)	8	2
PORT	P6NCCS	8	H'F92F (PORTS = 1)	8	2
PORT	P8DDR	8	H'F931 (PORTS = 1)	8	2
PORT	P8DR	8	H'F933 (PORTS = 1)	8	2
PORT	P7PIN	8	H'F934 (Read) (PORTS = 1)	8	2
PORT	P8PIN	8	H'F935 (Read) (PORTS = 1)	8	2
PORT	P9DDR	8	H'F940 (PORTS = 1)	8	2
PORT	P9DR	8	H'F942 (PORTS = 1)	8	2
PORT	P9PIN	8	H'F944 (Read) (PORTS = 1)	8	2
PORT	P9PCR	8	H'F946 (PORTS = 1)	8	2
PORT	PADDR	8	H'F950 (PORTS = 1)	8	2
PORT	PBDDR	8	H'F951 (PORTS = 1)	8	2
PORT	PAODR	8	H'F952 (PORTS = 1)	8	2
PORT	PBODR	8	H'F953 (PORTS = 1)	8	2
PORT	PAPIN	8	H'F954 (Read) (PORTS = 1)	8	2
PORT	PBPIN	8	H'F955 (Read) (PORTS = 1)	8	2
PORT	PBPCR	8	H'F957 (PORTS = 1)	8	2
PORT	PCDDR	8	H'F960 (PORTS = 1)	8	2
PORT	PDDDR	8	H'F961 (PORTS = 1)	8	2
PORT	PCODR	8	H'F962 (PORTS = 1)	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PORT	PDODR	8	H'F963 (PORTS = 1)	8	2
PORT	PCPIN	8	H'F964 (Read) (PORTS = 1)	8	2
PORT	PDPIN	8	H'F965 (Read) (PORTS = 1)	8	2
PORT	PCPCR	8	H'F966 (PORTS = 1)	8	2
PORT	PDPCR	8	H'F967 (PORTS = 1)	8	2
PORT	PCNOCR	8	H'F968 (PORTS = 1)	8	2
PORT	PDNOCR	8	H'F969 (PORTS = 1)	8	2
PORT	PCNCE	8	H'F96A (PORTS = 1)	8	2
PORT	PCNCMC	8	H'F96C (PORTS = 1)	8	2
PORT	PCNCCS	8	H'F96E (PORTS = 1)	8	2
PORT	PFDDR	8	H'F971 (PORTS = 1)	8	2
PORT	PFODR	8	H'F973 (PORTS = 1)	8	2
PORT	PEPIN	8	H'F974 (Read) (PORTS = 1)	8	2
PORT	PFPIN	8	H'F975 (Read) (PORTS = 1)	8	2
PORT	PFPCR	8	H'F977 (PORTS = 1)	8	2
PORT	PFNOCR	8	H'F979 (PORTS = 1)	8	2
PORT	PGDDR	8	H'F980 (PORTS = 1)	8	2
PORT	PHDDR	8	H'F981 (PORTS = 1)	8	2
PORT	PGODR	8	H'F982 (PORTS = 1)	8	2
PORT	PHODR	8	H'F983 (PORTS = 1)	8	2
PORT	PGPIN	8	H'F984 (Read) (PORTS = 1)	8	2
PORT	PHPIN	8	H'F985 (Read) (PORTS = 1)	8	2
PORT	PHPCR	8	H'F987 (PORTS = 1)	8	2
PORT	PGNOCR	8	H'F988 (PORTS = 1)	8	2
PORT	PHNOCR	8	H'F989 (PORTS = 1)	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PORT	PGNCE	8	H'F98A (PORTS = 1)	8	2
PORT	PGNCMC	8	H'F98C (PORTS = 1)	8	2
PORT	PGNCCS	8	H'F98E (PORTS = 1)	8	2
PORT	P6NCE	8	H'FE00 (PORTS = 0)	8	2
PORT	P6NCMC	8	H'FE01 (PORTS = 0)	8	2
PORT	P6NCCS	8	H'FE02 (PORTS = 0)	8	2
PORT	PCNCE	8	H'FE03 (PORTS = 0)	8	2
PORT	PCNCMC	8	H'FE04 (PORTS = 0)	8	2
PORT	PCNCCS	8	H'FE05 (PORTS = 0)	8	2
PORT	PGNCE	8	H'FE06 (PORTS = 0)	8	2
PORT	PGNCMC	8	H'FE07 (PORTS = 0)	8	2
PORT	PGNCCS	8	H'FE08 (PORTS = 0)	8	2
PORT	PHPIN	8	H'FE0C (Read) (PORTS = 0)	8	2
PORT	PHDDR	8	H'FE0C (Write) (PORTS = 0)	8	2
PORT	PHODR	8	H'FE0D (PORTS = 0)	8	2
PORT	PHNOCR	8	H'FE0E (PORTS = 0)	8	2
PORT	PTCNT0	8	H'FE10	8	2
PORT	PTCNT1	8	H'FE11	8	2
PORT	PTCNT2	8	H'FE12	8	2
PORT	P9PCR	8	H'FE14 (PORTS = 0)	8	2
PORT	PGNOCR	8	H'FE16 (PORTS = 0)	8	2
PORT	PFNOCR	8	H'FE19 (PORTS = 0)	8	2
PORT	PCNOCR	8	H'FE1C (PORTS = 0)	8	2
PORT	PDNOCR	8	H'FE1D (PORTS = 0)	8	2
PORT	PGODR	8	H'FE46 (PORTS = 0)	8	2
PORT	PGPIN	8	H'FE47 (Read) (PORTS = 0)	8	2
PORT	PGDDR	8	H'FE47 (Write) (PORTS = 0)	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PORT	PFODR	8	H'FE49 (PORTS = 0)	8	2
PORT	PEPIN	8	H'FE4A (Read) (write prohibited) (PORTS = 0)	8	2
PORT	PFPIN	8	H'FE4B (Read) (PORTS = 0)	8	2
PORT	PFDDR	8	H'FE4B (Write) (PORTS = 0)	8	2
PORT	PCODR	8	H'FE4C (PORTS = 0)	8	2
PORT	PDODR	8	H'FE4D (PORTS = 0)	8	2
PORT	PCPIN	8	H'FE4E (Read) (PORTS = 0)	8	2
PORT	PCDDR	8	H'FE4E (Write) (PORTS = 0)	8	2
PORT	PDPIN	8	H'FE4F (Read) (PORTS = 0)	8	2
PORT	PDDDR	8	H'FE4F (Write) (PORTS = 0)	8	2
PORT	P6PCR	8	H'FE82 (RELOCATE = 1)	8	2
PORT	PAODR	8	H'FFAA (PORTS = 0)	8	2
PORT	PAPIN	8	H'FFAB (Read) (PORTS = 0)	8	2
PORT	PADDR	8	H'FFAB (Write) (PORTS = 0)	8	2
PORT	P1PCR	8	H'FFAC (PORTS = 0)	8	2
PORT	P2PCR	8	H'FFAD (PORTS = 0)	8	2
PORT	P3PCR	8	H'FFAE (PORTS = 0)	8	2
PORT	P1DDR	8	H'FFB0 (PORTS = 0)	8	2
PORT	P2DDR	8	H'FFB1 (PORTS = 0)	8	2
PORT	P1DR	8	H'FFB2 (PORTS = 0)	8	2
PORT	P2DR	8	H'FFB3 (PORTS = 0)	8	2
PORT	P3DDR	8	H'FFB4 (PORTS = 0)	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PORT	P4DDR	8	H'FFB5 (PORTS = 0)	8	2
PORT	P3DR	8	H'FFB6 (PORTS = 0)	8	2
PORT	P4DR	8	H'FFB7 (PORTS = 0)	8	2
PORT	P5DDR	8	H'FFB8 (PORTS = 0)	8	2
PORT	P6DDR	8	H'FFB9 (PORTS = 0)	8	2
PORT	P5DR	8	H'FFBA (PORTS = 0)	8	2
PORT	P6DR	8	H'FFBB (PORTS = 0)	8	2
PORT	PBODR	8	H'FFBC (PORTS = 0)	8	2
PORT	P8DDR	8	H'FFBD (Write) (PORTS = 0)	8	2
PORT	PBPIN	8	H'FFBD (Read) (PORTS = 0)	8	2
PORT	P7PIN	8	H'FFBE (Read) (PORTS = 0)	8	2
PORT	PBDDR	8	H'FFBE (Write) (PORTS = 0)	8	2
PORT	P8DR	8	H'FFBF (PORTS = 0)	8	2
PORT	P9DDR	8	H'FFC0 (PORTS = 0)	8	2
PORT	P9DR	8	H'FFC1 (PORTS = 0)	8	2
PORT	P6PCR	8	H'FFF2 (RELOCATE = 0) (PORTS = 0)	8	2
TCM_0	TCMCNT_0	16	H'FBC0	16	2
TCM_0	TCMMLCM_0	16	H'FBC2	16	2
TCM_0	TCMICR_0	16	H'FBC4	16	2
TCM_0	TCMICRF_0	16	H'FBC6	16	2
TCM_0	TCMCSR_0	8	H'FBC8	8	2
TCM_0	TCMCR_0	8	H'FBC9	8	2
TCM_0	TCMIER_0	8	H'FBCA	8	2
TCM_0	TCMMINCM_0	16	H'FBCC	16	2
TCM_1	TCMCNT_1	16	H'FBD0	16	2

TCM_1 TCMMLCM_1 16 H'FBD2 16 2 TCM_1 TCMICR_1 16 H'FBD4 16 2 TCM_1 TCMICR_1 16 H'FBD6 16 2 TCM_1 TCMCSR_1 8 H'FBD8 8 2 TCM_1 TCMCR_1 8 H'FBD9 8 2 TCM_1 TCMCR_1 8 H'FBD0 16 2 TCM_1 TCMIRR_1 8 H'FBD0 16 2 TCM_2 TCMONT_2 16 H'FBE0 16 2 TCM_2 TCMICR_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICR_2 16 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMICR_2 16 H'FBE0 16 2 TCM_2 TCMCR_2 8 H'FD0 8 2 TCM_2 TCMICM_2 16 H'FBE0 <td< th=""><th>Module</th><th>Register Abbreviation</th><th>Number of Bits</th><th>Address</th><th>Data Bus Width</th><th>Access States</th></td<>	Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
TCM_1 TCMICRF_1 16 H'FBD6 16 2 TCM_1 TCMCSR_1 8 H'FBD8 8 2 TCM_1 TCMCR_1 8 H'FBD9 8 2 TCM_1 TCMCR_1 8 H'FBDA 8 2 TCM_1 TCMIRC_1 16 H'FBDC 16 2 TCM_2 TCMONT_2 16 H'FBE0 16 2 TCM_2 TCMICR_2 16 H'FBE0 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICR_2 16 H'FBE6 16 2 TCM_2 TCMCRP_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMR_2 8 H'FBE0 16 2 TCM_2 TCMR_2 8 H'FD00 8 2 PWMU_A PWMREGA 8 H'FD01	TCM_1	TCMMLCM_1	16	H'FBD2	16	2
TCM_1 TCMCSR_1 8 H'FBD8 8 2 TCM_1 TCMCR_1 8 H'FBD9 8 2 TCM_1 TCMER_1 8 H'FBDA 8 2 TCM_1 TCMIRR_1 16 H'FBDA 8 2 TCM_1 TCMIRR_1 16 H'FBDA 8 2 TCM_2 TCMONT_2 16 H'FBDC 16 2 TCM_2 TCMCNT_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMCR_2 16 H'FBE6 16 2 TCM_2 TCMCR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE7 8 2 TCM_2 TCMCR_2 8 H'FBE7 8 2 TCM_2 TCMRP_2 8 H'FBE7 8 2 TCM_2 TCMRP_2 8 H'FBE7 8 2 TCM_2 TCMRP_2 8 H'FD00 8	TCM_1	TCMICR_1	16	H'FBD4	16	2
TCM_1 TCMCR_1 8 H'FBD9 8 2 TCM_1 TCMER_1 8 H'FBDA 8 2 TCM_1 TCMIRR_1 8 H'FBDA 8 2 TCM_1 TCMIRR_1 8 H'FBDA 8 2 TCM_2 TCMICN_2 16 H'FBDO 16 2 TCM_2 TCMICN_2 16 H'FBE0 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMCRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_1 8 H'FBE9 8 2 TCM_2 TCMCR_2 8 H'FBEA 8 2 TCM_2 TCMICR_2 8 H'FBEA 8 2 TCM_2 TCMICR_2 8 H'FD00 8 2 PWMU_A PWMREG0_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 <td>TCM_1</td> <td>TCMICRF_1</td> <td>16</td> <td>H'FBD6</td> <td>16</td> <td>2</td>	TCM_1	TCMICRF_1	16	H'FBD6	16	2
TCM_1 TCMIER_1 8 H'FBDA 8 2 TCM_1 TCMMINCM_1 16 H'FBDC 16 2 TCM_2 TCMCNT_2 16 H'FBE0 16 2 TCM_2 TCMNLCM_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICR_2 16 H'FBE6 16 2 TCM_2 TCMICRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMICR_2 16 H'FBE0 16 2 TCM_2 TCMCR_2 8 H'FD00 8 2 PWMU_A PWMREGO_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD06	TCM_1	TCMCSR_1	8	H'FBD8	8	2
TCM_1 TCMMINCM_1 16 H'FBDC 16 2 TCM_2 TCMCNT_2 16 H'FBE0 16 2 TCM_2 TCMMLCM_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMCRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_1 8 H'FBE9 8 2 TCM_2 TCMCR_2 8 H'FBE0 16 2 TCM_2 TCMIRCM_2 16 H'FBE0 8 2 PWMU_A PWMREGO_A 8 H'FD00 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8	TCM_1	TCMCR_1	8	H'FBD9	8	2
TCM_2 TCMCNT_2 16 H'FBE0 16 2 TCM_2 TCMMLCM_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 16 H'FBE9 8 2 TCM_2 TCMCR_2 8 H'FBEA 8 2 TCM_2 TCMICR_2 16 H'FBEC 16 2 PWMU_A PWMREGO_A 8 H'FD00 8 2 PWMU_A PWMREG1_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG4_A 8 H'FD08 <td>TCM_1</td> <td>TCMIER_1</td> <td>8</td> <td>H'FBDA</td> <td>8</td> <td>2</td>	TCM_1	TCMIER_1	8	H'FBDA	8	2
TCM_2 TCMMLCM_2 16 H'FBE2 16 2 TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMICR_2 16 H'FBE7 16 2 TCM_2 TCMICR_2 16 H'FBE7 16 2 TCM_2 TCMIRP_2 16 H'FBEC 16 2 PWMU_A PWMREG0_A 8 H'FD00 8 2 PWMU_A PWMREG1_A 8 H'FD02 8 2 PWMU_A PWMREG2_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8	TCM_1	TCMMINCM_1	16	H'FBDC	16	2
TCM_2 TCMICR_2 16 H'FBE4 16 2 TCM_2 TCMICRF_2 16 H'FBE6 16 2 TCM_2 TCMICRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMER_2 8 H'FBEA 8 2 TCM_2 TCMER_2 8 H'FBEA 8 2 TCM_2 TCMIRE_2 8 H'FBEA 8 2 TCM_2 TCMIRE_2 8 H'FBEC 16 2 PWMU_A PWMREG0_A 8 H'FD00 8 2 PWMU_A PWMREG1_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD07 8 2 PWMU_A PWMREG4_A 8 H'FD08	TCM_2	TCMCNT_2	16	H'FBE0	16	2
TCM_2 TCMICRF_2 16 H'FBE6 16 2 TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMIER_2 8 H'FBE9 8 2 TCM_2 TCMIER_2 8 H'FBEA 8 2 TCM_2 TCMIRE_2 8 H'FBEC 16 2 PWMU_A PWMREG0_A 8 H'FD00 8 2 PWMU_A PWMREG1_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08	TCM_2	TCMMLCM_2	16	H'FBE2	16	2
TCM_2 TCMCSR_2 8 H'FBE8 8 2 TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMIER_2 8 H'FBEA 8 2 TCM_2 TCMIER_2 8 H'FBEA 8 2 TCM_2 TCMIIRCM_2 16 H'FBEC 16 2 PWMU_A PWMREG0_A 8 H'FD00 8 2 PWMU_A PWMREG1_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD03 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08	TCM_2	TCMICR_2	16	H'FBE4	16	2
TCM_2 TCMCR_2 8 H'FBE9 8 2 TCM_2 TCMIER_2 8 H'FBEA 8 2 TCM_2 TCMIER_2 8 H'FBEA 8 2 TCM_2 TCMMINCM_2 16 H'FBEC 16 2 PWMU_A PWMREGO_A 8 H'FD00 8 2 PWMU_A PWMREGO_A 8 H'FD01 8 2 PWMU_A PWMREG1_A 8 H'FD02 8 2 PWMU_A PWMREG1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD04 8 2 PWMU_A PWMREG2_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 <td>TCM_2</td> <td>TCMICRF_2</td> <td>16</td> <td>H'FBE6</td> <td>16</td> <td>2</td>	TCM_2	TCMICRF_2	16	H'FBE6	16	2
TCM_2TCMIER_28H'FBEA82TCM_2TCMMINCM_216H'FBEC162PWMU_APWMREG0_A8H'FD0082PWMU_APWMPRE0_A8H'FD0182PWMU_APWMREG1_A8H'FD0282PWMU_APWMREG1_A8H'FD0382PWMU_APWMREG2_A8H'FD0382PWMU_APWMREG2_A8H'FD0482PWMU_APWMREG3_A8H'FD0582PWMU_APWMREG3_A8H'FD0682PWMU_APWMREG4_A8H'FD0882PWMU_APWMREG4_A8H'FD0882PWMU_APWMREG5_A8H'FD0A82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	TCM_2	TCMCSR_2	8	H'FBE8	8	2
TCM_2 TCMMINCM_2 16 H'FBEC 16 2 PWMU_A PWMREG0_A 8 H'FD00 8 2 PWMU_A PWMPRE0_A 8 H'FD01 8 2 PWMU_A PWMPRE0_A 8 H'FD02 8 2 PWMU_A PWMREG1_A 8 H'FD02 8 2 PWMU_A PWMPRE1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD04 8 2 PWMU_A PWMREG3_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG4_A 8 H'FD07 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMRE5_A 8 H'FD08 8 2 PWMU_A PWMRE65_A 8 H'FD	TCM_2	TCMCR_2	8	H'FBE9	8	2
PWMU_APWMREG0_A82PWMU_APWMPRE0_A8H'FD0182PWMU_APWMREG1_A8H'FD0282PWMU_APWMPRE1_A8H'FD0382PWMU_APWMREG2_A8H'FD0482PWMU_APWMREG2_A8H'FD0582PWMU_APWMREG3_A8H'FD0682PWMU_APWMREG3_A8H'FD0782PWMU_APWMREG4_A8H'FD0882PWMU_APWMREG4_A8H'FD0982PWMU_APWMREG5_A8H'FD0A82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	TCM_2	TCMIER_2	8	H'FBEA	8	2
PWMU_APWMPRE0_A8H'FD0182PWMU_APWMREG1_A8H'FD0282PWMU_APWMPRE1_A8H'FD0382PWMU_APWMREG2_A8H'FD0482PWMU_APWMREG3_A8H'FD0582PWMU_APWMREG3_A8H'FD0682PWMU_APWMREG3_A8H'FD0782PWMU_APWMREG4_A8H'FD0882PWMU_APWMREG4_A8H'FD0982PWMU_APWMREG5_A8H'FD0A82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	TCM_2	TCMMINCM_2	16	H'FBEC	16	2
PWMU_A PWMREG1_A 8 H'FD02 8 2 PWMU_A PWMPRE1_A 8 H'FD03 8 2 PWMU_A PWMREG2_A 8 H'FD04 8 2 PWMU_A PWMREG2_A 8 H'FD05 8 2 PWMU_A PWMPRE2_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG3_A 8 H'FD07 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMREG4_A 8 H'FD09 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMREG5_A 8 H'FD08 8 2 PWMU_A PWMRE5_A 8 H'FD0B 8 2 PWMU_A PWMRCKCR_A 8 H'FD0C 8 2	PWMU_A	PWMREG0_A	8	H'FD00	8	2
PWMU_APWMPRE1_A8H'FD0382PWMU_APWMREG2_A8H'FD0482PWMU_APWMPRE2_A8H'FD0582PWMU_APWMREG3_A8H'FD0682PWMU_APWMPRE3_A8H'FD0782PWMU_APWMPRE3_A8H'FD0882PWMU_APWMREG4_A8H'FD0882PWMU_APWMREG4_A8H'FD0982PWMU_APWMPRE4_A8H'FD0882PWMU_APWMREG5_A8H'FD0A82PWMU_APWMRE5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	PWMU_A	PWMPRE0_A	8	H'FD01	8	2
PWMU_APWMREG2_A8H'FD0482PWMU_APWMPRE2_A8H'FD0582PWMU_APWMREG3_A8H'FD0682PWMU_APWMPRE3_A8H'FD0782PWMU_APWMREG4_A8H'FD0882PWMU_APWMREG4_A8H'FD0982PWMU_APWMREG5_A8H'FD0982PWMU_APWMREG5_A8H'FD0A82PWMU_APWMREG5_A8H'FD0B82PWMU_APWMRE5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	PWMU_A	PWMREG1_A	8	H'FD02	8	2
PWMU_A PWMPRE2_A 8 H'FD05 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMREG3_A 8 H'FD06 8 2 PWMU_A PWMPRE3_A 8 H'FD07 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMPRE4_A 8 H'FD09 8 2 PWMU_A PWMREG5_A 8 H'FD0A 8 2 PWMU_A PWMREG5_A 8 H'FD0B 8 2 PWMU_A PWMPRE5_A 8 H'FD0B 8 2 PWMU_A PWMCKCR_A 8 H'FD0C 8 2	PWMU_A	PWMPRE1_A	8	H'FD03	8	2
PWMU_APWMREG3_A8H'FD0682PWMU_APWMPRE3_A8H'FD0782PWMU_APWMREG4_A8H'FD0882PWMU_APWMPRE4_A8H'FD0982PWMU_APWMREG5_A8H'FD0A82PWMU_APWMREG5_A8H'FD0A82PWMU_APWMRE5_A8H'FD0B82PWMU_APWMPRE5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	PWMU_A	PWMREG2_A	8	H'FD04	8	2
PWMU_A PWMPRE3_A 8 H'FD07 8 2 PWMU_A PWMREG4_A 8 H'FD08 8 2 PWMU_A PWMPRE4_A 8 H'FD09 8 2 PWMU_A PWMREG5_A 8 H'FD09 8 2 PWMU_A PWMREG5_A 8 H'FD0A 8 2 PWMU_A PWMPRE5_A 8 H'FD0B 8 2 PWMU_A PWMCKCR_A 8 H'FD0C 8 2	PWMU_A	PWMPRE2_A	8	H'FD05	8	2
PWMU_APWMREG4_A8H'FD0882PWMU_APWMPRE4_A8H'FD0982PWMU_APWMREG5_A8H'FD0A82PWMU_APWMPRE5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	PWMU_A	PWMREG3_A	8	H'FD06	8	2
PWMU_A PWMPRE4_A 8 H'FD09 8 2 PWMU_A PWMREG5_A 8 H'FD0A 8 2 PWMU_A PWMPRE5_A 8 H'FD0B 8 2 PWMU_A PWMPRE5_A 8 H'FD0B 8 2 PWMU_A PWMCKCR_A 8 H'FD0C 8 2	PWMU_A	PWMPRE3_A	8	H'FD07	8	2
PWMU_APWMREG5_A8H'FD0A82PWMU_APWMPRE5_A8H'FD0B82PWMU_APWMCKCR_A8H'FD0C82	PWMU_A	PWMREG4_A	8	H'FD08	8	2
PWMU_A PWMPRE5_A 8 H'FD0B 8 2 PWMU_A PWMCKCR_A 8 H'FD0C 8 2	PWMU_A	PWMPRE4_A	8	H'FD09	8	2
PWMU_A PWMCKCR_A 8 H'FD0C 8 2	PWMU_A	PWMREG5_A	8	H'FD0A	8	2
	PWMU_A	PWMPRE5_A	8	H'FD0B	8	2
PWMU_A PWMOUTCR_A 8 2	PWMU_A	PWMCKCR_A	8	H'FD0C	8	2
	PWMU_A	PWMOUTCR_A	8	H'FD0D	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PWMU_A	PWMMDCR_A	8	H'FD0E	8	2
PWMU_A	PWMPCR_A	8	H'FD0F	8	2
PWMU_B	PWMREG0_B	8	H'FD10	8	2
PWMU_B	PWMPRE0_B	8	H'FD11	8	2
PWMU_B	PWMREG1_B	8	H'FD12	8	2
PWMU_B	PWMPRE1_B	8	H'FD13	8	2
PWMU_B	PWMREG2_B	8	H'FD14	8	2
PWMU_B	PWMPRE2_B	8	H'FD15	8	2
PWMU_B	PWMREG3_B	8	H'FD16	8	2
PWMU_B	PWMPRE3_B	8	H'FD17	8	2
PWMU_B	PWMREG4_B	8	H'FD18	8	2
PWMU_B	PWMPRE4_B	8	H'FD19	8	2
PWMU_B	PWMREG5_B	8	H'FD1A	8	2
PWMU_B	PWMPRE5_B	8	H'FD1B	8	2
PWMU_B	PWMCKCR_B	8	H'FD1C	8	2
PWMU_B	PWMOUTCR_B	8	H'FD1D	8	2
PWMU_B	PWMMDCR_B	8	H'FD1E	8	2
PWMU_B	PWMPCR_B	8	H'FD1F	8	2
TPU_0	TCR_0	8	H'FE50	8	2
TPU_0	TMDR_0	8	H'FE51	8	2
TPU_0	TIORH_0	8	H'FE52	8	2
TPU_0	TIORL_0	8	H'FE53	8	2
TPU_0	TIER_0	8	H'FE54	8	2
TPU_0	TSR_0	8	H'FE55	8	2
TPU_0	TCNT_0	16	H'FE56	16	2
TPU_0	TGRA_0	16	H'FE58	16	2
TPU_0	TGRB_0	16	H'FE5A	16	2
TPU_0	TGRC_0	16	H'FE5C	16	2
TPU_0	TGRD_0	16	H'FE5E	16	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
TPU_1	TCR_1	8	H'FD40	8	2
TPU_1	TMDR_1	8	H'FD41	8	2
TPU_1	TIOR_1	8	H'FD42	8	2
TPU_1	TIER_1	8	H'FD44	8	2
TPU_1	TSR_1	8	H'FD45	8	2
TPU_1	TCNT_1	16	H'FD46	16	2
TPU_1	TGRA_1	16	H'FD48	16	2
TPU_1	TGRB_1	16	H'FD4A	16	2
TPU_2	TCR_2	8	H'FE70	8	2
TPU_2	TMDR_2	8	H'FE71	8	2
TPU_2	TIOR_2	8	H'FE72	8	2
TPU_2	TIER_2	8	H'FE74	8	2
TPU_2	TSR_2	8	H'FE75	8	2
TPU_2	TCNT_2	16	H'FE76	16	2
TPU_2	TGRA_2	16	H'FE78	16	2
TPU_2	TGRB_2	16	H'FE7A	16	2
TPU common	TSTR	8	H'FEB0	8	2
TPU common	TSYR	8	H'FEB1	8	2
TMR_0	TCR_0	8	H'FFC8	8	2
TMR_0	TCSR_0	8	H'FFCA	8	2
TMR_0	TCORA_0	8	H'FFCC	16	2
TMR_0	TCORB_0	8	H'FFCE	16	2
TMR_0	TCNT_0	8	H'FFD0	16	2
TMR_1	TCR_1	8	H'FFC9	8	2
TMR_1	TCSR_1	8	H'FFCB	8	2
TMR_1	TCORA_1	8	H'FFCD	16	2
TMR_1	TCORB_1	8	H'FFCF	16	2
TMR_1	TCNT_1	8	H'FFD1	16	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
TMR_X	TCR_X	8	H'FFF0	8	2
TMR_X	TCSR_X	8	H'FFF1	8	2
TMR_X	TICRR	8	H'FFF2	8	2
TMR_X	TICRF	8	H'FFF3	8	2
TMR_X	TCNT_X	8	H'FFF4	8	2
TMR_X	TCORC	8	H'FFF5	8	2
TMR_X	TCORA_X	8	H'FFF6	8	2
TMR_X	TCORB_X	8	H'FFF7	8	2
TMR_X	TCONRI	8	H'FFFC	8	2
TMR_Y	TCR_Y	8	H'FEC8 (RELOCATE = 1)	8	2
TMR_Y	TCSR_Y	8	H'FEC9 (RELOCATE = 1)	8	2
TMR_Y	TCORA_Y	8	H'FECA (RELOCATE = 1)	8	2
TMR_Y	TCORB_Y	8	H'FECB (RELOCATE = 1)	8	2
TMR_Y	TCNT_Y	8	H'FECC (RELOCATE = 1)	8	2
TMR_Y	TCR_Y	8	H'FFF0 (RELOCATE = 0)	8	2
TMR_Y	TCSR_Y	8	H'FFF1 (RELOCATE = 0)	8	2
TMR_Y	TCORA_Y	8	H'FFF2 (RELOCATE = 0)	8	2
TMR_Y	TCORB_Y	8	H'FFF3 (RELOCATE = 0)	8	2
TMR_Y	TCNT_Y	8	H'FFF4 (RELOCATE = 0)	8	2
TMR_XY	TCRXY	8	H'FEC6	8	2
TMR_X	TCONRI	8	H'FFFC	8	2
TMR_X, TMR_Y	TCONRS	8	H'FFFE	8	2
WDT_0	TCSR_0	8	H'FFA8 (Write)	16	2
WDT_0	TCSR_0	8	H'FFA8 (Read)	8	2
WDT_0	TCNT_0	8	H'FFA8 (Write)	16	2
WDT_0	TCNT_0	8	H'FFA9 (Read)	8	2
WDT_1	TCSR_1	8	H'FFEA (Write)	16	2
WDT_1	TCSR_1	8	H'FFEA (Read)	8	2

		of Bits	Address	Width	Access States
WDT_1	TCNT_1	8	H'FFEA (Write)	16	2
WDT_1	TCNT_1	8	H'FFEB (Read)	8	2
SCI_1	SMR_1	8	H'FF88	8	2
SCI_1	BRR_1	8	H'FF89	8	2
SCI_1	SCR_1	8	H'FF8A	8	2
SCI_1	TDR_1	8	H'FF8B	8	2
SCI_1	SSR_1	8	H'FF8C	8	2
SCI_1	RDR_1	8	H'FF8D	8	2
SCI_1	SCMR_1	8	H'FF8E	8	2
IIC_0	ICXR_0	8	H'FED4	8	2
IIC_0	ICCR_0	8	H'FFD8	8	2
IIC_0	ICSR_0	8	H'FFD9	8	2
IIC_0	ICDR_0	8	H'FFDE	8	2
IIC_0	SARX_0	8	H'FFDE	8	2
IIC_0	ICMR_0	8	H'FFDF	8	2
IIC_0	SAR_0	8	H'FFDF	8	2
IIC_2	ICCR_2	8	H'FE88	8	2
IIC_2	ICSR_2	8	H'FE89	8	2
IIC_2	ICRES_2	8	H'FE8A	8	2
IIC_2	ICXR_2	8	H'FE8C	8	2
IIC_2	ICDR_2	8	H'FE8E	8	2
IIC_2	SARX_2	8	H'FE8E	8	2
IIC_2	ICMR_2	8	H'FE8F	8	2
IIC_2	SAR_2	8	H'FE8F	8	2
IIC_0	ICRES_0	8	H'FEE6	8	2
PS2_0	KBCR1_0	8	H'FEC0	8	2
PS2_0	KBTR_0	8	H'FEC1	8	2
PS2_0	KBCRH_0	8	H'FED8	8	2
PS2_0	KBCRL_0	8	H'FED9	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
PS2_0	KBBR_0	8	H'FEDA	8	2
PS2_0	KBCR2_0	8	H'FEDB	8	2
PS2_1	KBCR1_1	8	H'FEC2	8	2
PS2_1	KBTR_1	8	H'FEC3	8	2
PS2_1	KBCRH_1	8	H'FEDC	8	2
PS2_1	KBCRL_1	8	H'FEDD	8	2
PS2_1	KBBR_1	8	H'FEDE	8	2
PS2_1	KBCR2_1	8	H'FEDF	8	2
LPC	LADR1H	8	H'FDC0	8	2
LPC	LADR1L	8	H'FDC1	8	2
LPC	LADR2H	8	H'FDC2	8	2
LPC	LADR2L	8	H'FDC3	8	2
LPC	SCIFADRH	8	H'FDC4	8	2
LPC	SCIFADRL	8	H'FDC5	8	2
LPC	LADR4H	8	H'FDD4	8	2
LPC	LADR4L	8	H'FDD5	8	2
LPC	IDR4	8	H'FDD6	8	2
LPC	ODR4	8	H'FDD7	8	2
LPC	STR4	8	H'FDD8	8	2
LPC	HICR4	8	H'FDD9	8	2
LPC	SIRQCR2	8	H'FDDA	8	2
LPC	SIRQCR3	8	H'FDDB	8	2
LPC	TWR0MW	8	H'FE20	8	2
LPC	TWR0SW	8	H'FE20	8	2
LPC	TWR1	8	H'FE21	8	2
LPC	TWR2	8	H'FE22	8	2
LPC	TWR3	8	H'FE23	8	2
LPC	TWR4	8	H'FE24	8	2
LPC	TWR5	8	H'FE25	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
LPC	TWR6	8	H'FE26	8	2
LPC	TWR7	8	H'FE27	8	2
LPC	TWR8	8	H'FE28	8	2
LPC	TWR9	8	H'FE29	8	2
LPC	TWR10	8	H'FE2A	8	2
LPC	TWR11	8	H'FE2B	8	2
LPC	TWR12	8	H'FE2C	8	2
LPC	TWR13	8	H'FE2D	8	2
LPC	TWR14	8	H'FE2E	8	2
LPC	TWR15	8	H'FE2F	8	2
LPC	IDR3	8	H'FE30	8	2
LPC	ODR3	8	H'FE31	8	2
LPC	STR3	8	H'FE32	8	2
LPC	HICR5	8	H'FE33	8	2
LPC	LADR3H	8	H'FE34	8	2
LPC	LADR3L	8	H'FE35	8	2
LPC	SIRQCR0	8	H'FE36	8	2
LPC	SIRQCR1	8	H'FE37	8	2
LPC	IDR1	8	H'FE38	8	2
LPC	ODR1	8	H'FE39	8	2
LPC	STR1	8	H'FE3A	8	2
LPC	SIRQCR4	8	H'FE3B	8	2
LPC	IDR2	8	H'FE3C	8	2
LPC	ODR2	8	H'FE3D	8	2
LPC	STR2	8	H'FE3E	8	2
LPC	HISEL	8	H'FE3F	8	2
LPC	HICR0	8	H'FE40	8	2
LPC	HICR1	8	H'FE41	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
LPC	HICR2	8	H'FE42	8	2
LPC	HICR3	8	H'FE43	8	2
A/D converter	ADDRA	16	H'FC00	16	2
A/D converter	ADDRB	16	H'FC02	16	2
A/D converter	ADDRC	16	H'FC04	16	2
A/D converter	ADDRD	16	H'FC06	16	2
A/D converter	ADDRE	16	H'FC08	16	2
A/D converter	ADDRF	16	H'FC0A	16	2
A/D converter	ADDRG	16	H'FC0C	16	2
A/D converter	ADDRH	16	H'FC0E	16	2
A/D converter	ADCSR	8	H'FC10	8	2
A/D converter	ADCR	8	H'FC11	8	2
SCIF	FRBR	8	H'FC20	8	2
SCIF	FTHR	8	H'FC20	8	2
SCIF	FDLL	8	H'FC20	8	2
SCIF	FIER	8	H'FC21	8	2
SCIF	FDLH	8	H'FC21	8	2
SCIF	FIIR	8	H'FC22	8	2
SCIF	FFCR	8	H'FC22	8	2
SCIF	FLCR	8	H'FC23	8	2
SCIF	FMCR	8	H'FC24	8	2

Module	Register Abbreviation	Number of Bits	Address	Data Bus Width	Access States
SCIF	FLSR	8	H'FC25	8	2
SCIF	FMSR	8	H'FC26	8	2
SCIF	FSCR	8	H'FC27	8	2
SCIF	SCIFCR	8	H'FC28	8	2
SMBUS	PECX	8	H'FD60	8	2
SMBUS	PECY	8	H'FD61	8	2
SMBUS	PECZ	8	H'FD63	8	2
ROM	FCCS	8	H'FEA8	8	2
ROM	FPCS	8	H'FEA9	8	2
ROM	FECS	8	H'FEAA	8	2
ROM	FKEY	8	H'FEAC	8	2
ROM	FMATS	8	H'FEAD	8	2
ROM	FTDAR	8	H'FEAE	8	2
SYSTEM	RSTSR	8	H'FB35	8	2
SYSTEM	SYSCR3	8	H'FE7D	8	2
SYSTEM	MSTPCRA	8	H'FE7E	8	2
SYSTEM	MSTPCRB	8	H'FE7F	8	2
SYSTEM	SBYCR	8	H'FF84	8	2
SYSTEM	LPWRCR	8	H'FF85	8	2
SYSTEM	MSTPCRH	8	H'FF86	8	2
SYSTEM	MSTPCRL	8	H'FF87	8	2
SYSTEM	STCR	8	H'FFC3	8	2
SYSTEM	SYSCR	8	H'FFC4	8	2
SYSTEM	MDCR	8	H'FFC5	8	2

Section 26 Electrical Characteristics

26.1 Absolute Maximum Ratings

Table 26.1 lists the absolute maximum ratings.

Table 26.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage*	V _{cc}	-0.3 to +4.3	V
Input voltage (except ports 7, D, A, G, PE4, PE2 to PE0, P97, and P52)		-0.3 to V _{cc} + 0.3	_
Input voltage (ports A, G, PE4, PE2 to PE0, P97, and P52)	V_{in}	-0.3 to +7.0	_
Input voltage (AN input is not selected for port D (PD3 to PD0))	V_{in}	-0.3 to V _{cc} + 0.3	_
Input voltage (AN input is selected for port D (PD3 to PD0))	V_{in}	-0.3 to V $_{\rm cc}$ +0.3 or -0.3 to AV $_{\rm cc}$ +0.3 whichever is lower	_
Input voltage (port 7)	V_{in}	-0.3 to AV _{cc} + 0.3	-
Reference power supply voltage	AVref	-0.3 to AV _{cc} + 0.3	-
Analog power supply voltage	AV_{cc}	-0.3 to +4.3	-
Analog input voltage	V _{AN}	–0.3 to AV _{cc} + 0.3	-
Operating temperature	T_{opr}	-20 to +75	°C
Operating temperature (when flash memory is programmed or erased)	T_{opr}	0 to +75	_
Storage temperature	T_{stg}	-55 to +125	-
Caution: Permanent damage to this LSI may		bsolute maximum ratings are exc	eeded.

Caution: Permanent damage to this LSI may result if absolute maximum ratings are exceeded. Make sure the applied power supply does not exceed 4.3 V.

RENESAS

Note: * Voltage applied to the VCC pin. Make sure power is not applied to the VCL pin.

26.2 DC Characteristics

Table 26.2 lists the DC characteristics. Table 26.3 lists the permissible output currents. Table 26.4 lists the bus drive characteristics.

Table 26.2 DC Characteristics (1)

Conditions: $V_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc}^{*^{1}} = 3.0 \text{ V to } 3.6 \text{ V}, \text{AVref}^{*^{1}} = 3.0 \text{ V to } \text{AV}_{cc},$ $V_{ss} = \text{AV}_{ss}^{*^{1}} = 0 \text{ V}$

Item			Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger	P67 to P60,	(1)	V_{T}^{-}	$V_{cc} imes 0.2$	_	_	V	
input voltage	IRQ15 to IRQ0							
	KIN15 to KINO,		V_{T}^{+}	_		$V_{cc} imes 0.7$	-	
	WUE15 to WUE0							
	ExIRQ15 to ExIRQ6		$V_{_{T}}{}^{^{\scriptscriptstyle +}}-V_{_{T}}{}^{^{\scriptscriptstyle -}}$	$V_{\text{cc}} \times 0.05$	_	_	-	
Input high voltage	RES, NMI, MD2, MD1, and ETRST	(2)	V _{IH}	$V_{cc} imes 0.9$	_	V _{cc} + 0.3	-	
	EXTAL			$V_{cc} imes 0.7$	_	V _{cc} + 0.3	-	
	Port 7			$\text{AV}_{\text{cc}} \times 0.7$		$AV_{cc} + 0.3$	-	
	Ports A, G, PE4, PE2 to PE0, P97, and P52			$V_{cc} imes 0.7$	_	5.5	-	
	Input pins other than (1) and (2) above		_	$V_{cc} imes 0.7$	—	V _{cc} + 0.3	_	
Input low voltage	RES, MD2, MD1, and ETRST	(3)	V _{IL}	-0.3		$V_{cc} imes 0.1$	-	
	NMI, EXTAL, and input pin other than (1) and (3) abov		-	-0.3		$V_{cc} imes 0.2$	_	
Output high voltage	All output pins (except for p A, G, P97, and P52)	oorts	V _{OH}	V _{cc} -0.5	_	—	_	I _{он} = —200 µА
				V _{cc} -1.0	—	—		I _{он} = -1 mA
	Ports A, G, P97, and P52*	2	_	0.5	_	—	-	I _{он} = –200 µА
Output low	All output pins *3		V _{ol}	_	_	0.4	-	I _{oL} = 1.6 mA
voltage	Ports 1, 2, 3, C, and D		-		_	1.0	-	$I_{oL} = 5 \text{ mA}$

Table 26.2 DC Characteristics (1)

Conditions: $V_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc}^{*^{1}} = 3.0 \text{ V to } 3.6 \text{ V}, \text{AVref}^{*^{1}} = 3.0 \text{ V to } \text{AV}_{cc},$ $V_{ss} = \text{AV}_{ss}^{*^{1}} = 0 \text{ V}$

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input leakage current	RES	I _{in}	_	_	10.0	μA	$V_{in} = 0.5$ to
	NMI, MD2, MD1, ETRST, PE0 to PE2, PE4	_	_	_	1.0		V _{cc} –0.5V
	Port 7		_	_	1.0		$V_{in} = 0.5$ to $V_{cc} - 0.5V$
Three-state leakage current (off state)	Ports 1 to 6 Ports 8, 9, A to D, PE3, F, G, and, H	_{tsi}	—	—	1.0		$V_{in} = 0.5 \text{ to}$ $V_{cc} - 0.5 \text{V}$



Table 26.2 DC Characteristics (2)

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $AV_{cc}^{*1} = 3.0 \text{ V}$ to 3.6 V, $AVref^{*1} = 3.0 \text{ V}$ to AV_{cc}^{*1} , $V_{ss} = AV_{ss}^{*1} = 0 \text{ V}$

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input pull-up MOS current	Ports 1 to 3, P95 to P90, ports 6, B to D, F, and H	- _p	20		150	μA	$V_{in} = 0 V$
Input	All pins	\mathbf{C}_{in}	_		10	pF	$V_{in} = 0 V$
capacitance							f = 1 MHz
							$T_a = 25 \ ^{\circ}C$
Supply current*4	Normal operation	I _{cc}	_	25	40	mA	V_{cc} = 3.0 V to 3.6 V f = 25 MHz, all modules operating, high-speed mode
	Sleep mode		_	20	35	_	$V_{\rm cc}$ = 3.0 V to 3.6 V
							f = 25 MHz
	Standby mode	-	_	35	70	μA	Ta ≤ 50 °C
			_		200	_	$Ta > 50 \ ^{\circ}C$
Analog power	During A/D conversion	Al_{cc}	_	1	2	mA	
supply current	A/D conversion standby	-	_	0.01	5	μ A	$AV_{cc} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$
Reference power	During A/D conversion	AI_{ref}	_	1	2	mA	
supply current	A/D conversion standby		_	0.01	5	μ A	AVref = 3.0 V to AV_{cc}
VCC start voltage		VCC		0	0.8	V	
VCC rising edge		SVCC		—	20	ms/V	

Notes: 1. Do not leave the AVCC, AVref, and AVSS pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a voltage in the range from 3.0 V to 3.6 V to the AVCC and AVref pins by connecting to the power supply (V_{cc}). The relationship between these two pins should be AVref \leq AV_{cc}.

 Ports A, G, P97, P52 and peripheral module output pins multiplexed with the pins of those ports are NMOS push-pull outputs.

An external pull-up resistor is necessary to provide high-level output from these pins when they are used as an output.

- 3. Indicates values when ICCS = 0, ICE = 0, and KBIOE = 0. Low level output when the bus drive function is selected is indicated separately.
- 4. Current consumption values are for V_{IH} min = V_{cc} 0.2 V and V_{IL} max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.

Table 26.2 DC Characteristics (3) Using LPC Function

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$

Item		Symbol	Min.	Max.	Unit	Test Conditions
Input high voltage	P37 to P30,	V _{IH}	$V_{cc} imes 0.5$	_	V	
	P82 to P80,					
	PB1, PB0					
Input low voltage	P37 to P30,	V	_	$V_{cc} imes 0.3$	V	
	P82 to P80,					
	PB1, PB0					
Output high	P37, P33 to P30,	V _{OH}	$V_{cc} imes 0.9$	_	V	I _{он} = -0.5 mA
voltage	P82 to P80,					
	PB1, PB0					
Output low voltage	P37, P33 to P30,	V _{ol}	_	V _{cc} ×0.1	V	I _{oL} = 1.5 mA
	P82 to P80,					
	PB1, PB0					



Table 26.3 Permissible Output Currents

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$

Item		Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (per pin)	SCL0, SDA0, SCLA to SCLD, SDAA to SDAD, PS2AC to PS2BC, PS2AD to PS2BD, and PA7 to PA4 (bus drive function selected)	I _{ol}			8	mA
	Ports 1, 2, 3, C, and D	_			5	-
	Other output pins	_	_	_	2	_
Permissible output low	Total of ports 1, 2, 3, C, and D	$\Sigma I_{\rm OL}$	_	_	40	-
current (total)	Total of all output pins, including the above	-	_	—	60	-
Permissible output high current (per pin)	All output pins	— I _{он}			2	_
Permissible output high current (total)	Total of all output pins	$\Sigma - \mathbf{I}_{OH}$	_		30	_
. ,	aliability of the LCL the output ou					ul

Notes: 1. To ensure the reliability of the LSI, the output current values should not exceed the values in table 26.3.

2. When driving a Darlington transistor or LED, always insert a current-limiting resistor in the output line, as show in figures 26.1 and 26.2.



Table 26.4 Bus Drive Characteristics

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$

Applicable pins: SCL0, SDA0, SCLA to SCLD, and SDAA to SDAD (bus drive function selected)

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger input	V_{T}^{-}	$V_{cc} imes 0.3$	_	_	V	
voltage	V_{T}^{+}		_	$V_{\text{cc}} imes 0.7$	-	
	$V_{T}^{+}-V_{T}^{-}$	$V_{cc} imes 0.05$	_	_	-	
Input high voltage	V _{IH}	$V_{cc} imes 0.7$	_	5.5	-	
Input low voltage	V	-0.5	_	$V_{\text{cc}} imes 0.3$	-	
Output low voltage	V _{ol}		_	0.5	-	I _{oL} = 8 mA
		_	_	0.4	-	I _{oL} = 3 mA
Input capacitance	C _{in}	_	_	10	pF	V _{in} = 0 V, f = 1 MHz, Ta = 25 °C
Three-state leakage current (off state)	_{tsi}		_	1.0	μ A	$V_{_{\rm in}}$ = 0.5 to $V_{_{\rm CC}}$ –0.5 V

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6V, $V_{ss} = 0 \text{ V}$

Applicable pins: PS2AC to PS2BC, PS2AD to PS2BD, and PA7 to PA4 (bus drive function selected)

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Output low voltage	V _{ol}	_		0.5	V	$I_{oL} = 8 \text{ mA}$
		_	—	0.4		$I_{oL} = 3 \text{ mA}$




Figure 26.1 Darlington Transistor Drive Circuit (Example)




Figure 26.2 LED Drive Circuit (Example)



26.3 AC Characteristics

Figure 26.3 shows the test conditions for the AC characteristics.




Figure 26.3 Output Load Circuit

26.3.1 Clock Timing

Table 26.5 shows the clock timing. The clock timing specified here covers clock output (ϕ) and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation stabilization times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 23, Clock Pulse Generator.



Table 26.5Clock Timing

Condition A: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to 10 MHz

Condition B: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 10 \text{ MHz}$ to 25 MHz

		Condition A		Condition B			
Item	Symbol	Min.	Max.	Min.	Max.	Unit	Reference
Clock cycle time	t _{cyc}	100	125	40	100	ns	Figure 26.4
Clock high pulse width	t _{сн}	30		12		_	
Clock low pulse width	t _{cl}	30		12		_	
Clock rise time	t _{cr}	—	20		5	_	
Clock fall time	t _{cf}	_	20	_	5	_	
Reset oscillation stabilization (crystal)	t _{osc1}	20		20		ms	Figure 26.5
Software standby oscillation stabilization time (crystal)	t _{osc2}	8	_	8		_	Figure 26.6
External clock output stabilization delay time	\mathbf{t}_{dext}	500		500		μs	Figure 26.5




Figure 26.4 System Clock Timing






Figure 26.5 Oscillation Stabilization Timing




Figure 26.6 Oscillation Stabilization Timing (Returning from Software Standby Mode)



26.3.2 Control Signal Timing

Table 26.6 shows the control signal timing. Only external interrupts NMI, IRQ0 to IRQ15, KIN0 to KIN15, WUE0 to WUE15, PS2A, and PS2B can be operated based on the subclock (ϕ = 32.768 kHz).

Table 26.6 Control Signal Timing

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 32.768 \text{ kHz}$, 8 MHz to maximum operating frequency

Item	Symbol	Min.	Max.	Unit	Test Conditions
RES setup time	t _{ress}	200	_	ns	Figure 26.7
RES pulse width	t _{resw}	20	—	t _{cyc}	
NMI setup time	t _{nmis}	150	_	ns	Figure 26.8
NMI hold time	t _{nmin}	10	—		
NMI pulse width (on returning from the software standby mode)	t _{nmiw}	200	_		
IRQ setup time	t _{irqs}	150			
$(\overline{\text{IRQ15}} \text{ to } \overline{\text{IRQ0}}, \overline{\text{KIN15}} \text{ to } \overline{\text{KIN0}}, \overline{\text{WUE15}} \text{ to } \overline{\text{WUE0}})$					
IRQ hold time (IRQ15 to IRQ0, KIN15 to KIN0, WUE15 to WUE0)	t _{irqh}	10			
IRQ pulse width (IRQ15 to IRQ0, KIN15 to KIN0, WUE15 to WUE0) (on returning from the software standby mode)	t _{IRQW}	200	_		




Figure 26.7 Reset Input Timing




Figure 26.8 Interrupt Input Timing

26.3.3 Timing of On-Chip Peripheral Modules

Tables 26.7 to 26.9 show the on-chip peripheral module timing. The on-chip peripheral modules that can be operated by the subclock ($\phi = 32.768$ kHz) are I/O ports, external interrupts (NMI, IRQ0 to IRQ15, KIN0 to KIN15, WUE0 to WUE15, and PC2A to PC2B) and watchdog timer (WDT_1) only.

Table 26.7 Timing of On-Chip Peripheral Modules

Conditions:

 $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 32.768 \text{ kHz}^{*1}$, $\phi = 8 \text{ MHz}$ to maximum operating frequency

Item			Symbol	Min.	Max.	Unit	Test Conditions
I/O ports	Output data de	lay time*2	t _{PWD}	_	50	ns	Figure 26.9
	Input data setu	ıp time	t _{PRS}	30	_		
	Input data hold	l time	t _{PRH}	30	_		
TPU	Timer output d	elay time	t _{TOCD}	_	50	ns	Figure 26.10
	Timer input set	up time	t _{TICS}	30	_		
	Timer clock inp	Timer clock input setup time		30			Figure 26.11
	Timer clock	Single edge	t _{тскwн}	1.5	_	t _{cyc}	
	pulse width	Both edges	t _{TCKWL}	2.5	_		
TMR Timer output dela		elay time	t _{mod}		50	ns	Figure 26.12
	Timer reset inp	t _{mrs}	30	_		Figure 26.14	
	Timer clock inp	Timer clock input setup time			_		Figure 26.13
	Timer clock	Single edge	t _{тмсwн}	1.5	_	t _{cyc}	
	pulse width	Both edges	t _{mcwl}	2.5	_		
TCM	TCM input setu	up time	t _{TCMS}	30	_	ns	Figure 26.15
	TCM clock inpu	ut setup time	t _{тсмскs}	30	_		Figure 26.16
	TCM clock puts	se width	t _{тсмскw}	1.5		t _{cyc}	
PWMU	Pulse output de	elay time	t _{PWOD}	_	50	ns	Figure 26.17
SCI	Input clock cyc	le Asynchronous	t _{scyc}	4	_	t _{cyc}	Figure 26.18
		Synchronous		6			
	Input clock put	se width	t _{scкw}	0.4	0.6	$t_{_{\rm Scyc}}$	

Item		Symbol	Min.	Max.	Unit	Test Conditions
SCI	Input clock rise time	t _{sckr}		1.5	t _{cyc}	Figure 26.18
	Input clock fall time	t _{sckf}		1.5		
	Transmit data delay time (synchronous)	t _{TXD}	_	50	ns	Figure 26.19
	Receive data setup time (synchronous)	t _{exs}	50	—		
	Receive data hold time (synchronous)	t _{RXH}	50	—		

Notes: 1. Applied only for the peripheral modules that are available during subclock operation.

2. Other than P52, P97, port A, and port G.




Figure 26.9 I/O Port Input/Output Timing




Figure 26.10 TPU Input/Output Timing




Figure 26.11 TPU Clock Input Timing




Figure 26.12 8-Bit Timer Output Timing




Figure 26.13 8-Bit Timer Clock Input Timing




Figure 26.14 8-Bit Timer Reset Input Timing





Figure 26.15 TCM Input Setup Time








Figure 26.17 PWMU, PWMX Output Timing




Figure 26.18 SCK Clock Input Timing




Figure 26.19 SCI Input/Output Timing (Clock Synchronous Mode)

Table 26.8 PS2 Timing

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to maximum operating frequency

		Standard Value			Test		
Item	Symbol	Min.	Тур.	Max.	Unit	Conditions	Remarks
KCLK, KD output fall time	t _{kBF}	_		250	ns		Figure 26.20
KCLK, KD input data hold time	t _{квін}	150			ns		
KCLK, KD input data setup time	t _{ĸBIS}	150			ns		
KCLK, KD output delay time	t _{квор}	—		450	ns		
KCLK, KD capacitive load	C _b	—		400	pF	_	

Note: When KCLK and KD are output, an external pull-up register must be connected, as shown in figure 26.20.




Figure 26.20 PS2 Timing

Table 26.9 I²C Bus Timing

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to maximum operating frequency

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
SCL input cycle time	t _{scl}	12	_	_	t _{cyc}	Figure 26.21
SCL input high pulse width	t _{sclh}	3	_	_		
SCL input low pulse width	t _{scll}	5	_	_		
SCL, SDA input rise time	t _{sr}	_	_	7.5*		
SCL, SDA input fall time	t _{sf}		_	300	ns	
SCL, SDA input spike pulse elimination time	t _{sP}			1	t_{cyc}	
SDA input bus free time	t _{BUF}	5		_		
Start condition input hold time	t _{stah}	3	_	—		
Retransmission start condition input setup time	t _{stas}	3				
Stop condition input setup time	t _{stos}	3		_		
Data input setup time	t _{sdas}	0.5	_	_		
Data input hold time	t _{sdah}	0	_	_	ns	
SCL, SDA capacitive load	C			400	pF	

Note: * 17.5 t_{cre} can be set according to the clock selected for use by the l²C module.




Figure 26.21 I²C Bus Interface Input/Output Timing

Table 26.10 LPC Timing

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6V, $V_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to maximum operating frequency

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input clock cycle	t _{Lcyc}	30		_	ns	Figure 26.22
Input clock pulse width (H)	t _{LCKH}	11		_		
Input clock pulse width (L)	t _{lckl}	11		_		
Transmit signal delay time	t _{TXD}	2		11		
Transmit signal floating delay time	t _{off}	_		28		
Receive signal setup time	t _{exs}	7		_		
Receive signal hold time	t _{RXH}	0				




Figure 26.22 LPC Interface (LPC) Timing







Table 26.11 JTAG Timing

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to maximum operating frequency

Item	Symbol	Min.	Max.	Unit	Test Conditions
ETCK clock cycle time	t _{TCKcyc}	40*	125*	ns	Figure 26.24
ETCK clock high pulse width	t _{тскн}	12	_		
ETCK clock low pulse width	t _{⊤CKL}	12			
ETCK clock rise time	t _{TCKr}		5		
ETCK clock fall time	t _{тскі}		5		
ETRST pulse width	t _{rrstw}	20	_	t _{cyc}	Figure 26.25
Reset hold transition pulse width	t _{rsthw}	3			
ETMS setup time	t _{mss}	20	_	ns	Figure 26.26
ETMS hold time	t _{msh}	20	_		
ETDI setup time	t _{TDIS}	20	_		
ETDI hold time	t _{tdin}	20			
ETDO data delay time	t _{tdod}		20		

Note: * When $t_{cyc} \le t_{TCKcyc}$








Figure 26.25 Reset Hold Timing




Figure 26.26 JTAG Input/Output Timing



26.4 A/D Conversion Characteristics

Table 26.12 lists the A/D conversion characteristics.

Table 26.12 A/D Conversion Characteristics (AN11 to AN0 Input)

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, AVref = 3.0 V to AV_{cc} , $V_{ss} = AV_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to maximum operating frequency

Item	Min.	Тур.	Max.	Unit
Resolution	10			Bits
Conversion time			4.0*	μs
Analog input capacitance	_	_	20	pF
Permissible signal-source impedance	_		5	kΩ
Nonlinearity error	_	_	±7.0	LSB
Offset error	_	_	±7.5	
Full-scale error	_	_	±7.5	
Quantization error	_	—	±0.5	
Absolute accuracy			±8.0	

Note: The power supply to Avref must either be made simultaneously with or follow the power supply to AVcc.

* Value when using the maximum operating frequency of 40 states (ADCLK = 10 MHz).



26.5 Flash Memory Characteristics

Table 26.13 lists the flash memory characteristics.

Table 26.13 Flash Memory Characteristics

Conditions:

 $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, Avref = 3.0 V to AV_{cc} , $V_{ss} = AV_{ss} = 0 \text{ V}$ Ta = 0°C to +75°C (operating temperature range for programming/erasing)

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Programming time*1*2*4	t _P	_	1	10	ms/128 bytes	
Erase time*1*2*4	t _e	—	40	130	ms/4 Kbytes	
		_	300	800	ms/32 Kbytes	
Programming time (total)* ¹ * ² * ⁴	$\Sigma_{\rm tP}$	_	1.4	4	s/96 Kbytes	Ta = 25 °C
Erase time (total)*1*2*4	$\Sigma_{\rm tE}$		1.4	4	s/96 Kbytes	Ta = 25 °C
Programming and Erase time $(total)^{*^{1}*^{2}*^{4}}$	$\Sigma_{\rm tPE}$	_	2.9	8	s/96 Kbytes	Ta = 25 °C
Reprogramming count	$N_{_{WEC}}$	100* ³	1000	_	Times	
Data retention time*4	t _{DRP}	10	_	_	Years	

Notes: 1. Programming and erase time depends on the data.

2. Programming and erase time do not include data transfer time.

3 This value indicates the minimum number of which the flash memory are reprogrammed with all characteristics guaranteed. (The guaranteed value ranges from 1 to the minimum number.)

4. This value indicates the characteristics while the flash memory is reprogrammed within the specified range (including the minimum number).

26.6 Power-on Reset Characteristics

Table 26.14 lists the power-on reset characteristics.

Table 26.14 Electrical Characteristics of the Power-on Reset Circuit

Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$

Item	Symbol	Min.	Тур.	Max.	Test Unit Conditions
Power-on reset detect voltage	V_{por}	2.65	2.80	2.95	V
Power-on reset time	$T_{_{por}}$	20		60	ms
VCC rise gradient	$\mathrm{SV}_{\mathrm{cc}}$	_		20	ms/V
Power-off time*	T_{voff}	200	_	_	μs

Note: In using the power-on reset, the RES pin must be set high (3.0V or higher).

 T_{voff} represents the period while the power falls below the minimum of the power-on reset detect voltage (V_{oo}).




Figure 26.27 Electrical Characteristics of the Power-on Reset Circuit

26.7 Usage Notes

It is necessary to connect a bypass capacitor between the VCC pin and VSS pin, and a capacitor between the VCL pin and VSS pin for stable internal step-down power. An example of connection is shown in figure 26.28.




Figure 26.28 Connection of VCL Capacitor



Appendix

A. I/O Port States in Each Pin State

Table A.1 I/O Port States in Each Pin State

Port Name Pin Name	Reset	Software Standby Mode	Watch Mode	Sleep Mode	Program Execution State
Port 1	Т	keep	keep	keep	I/O port
Port 2	Т	keep	keep	keep	I/O port
Port 3	Т	keep	keep	keep	I/O port
Port 4	Т	keep	keep	keep	I/O port
Ports 52 to 50	Т	keep	keep	keep	I/O port
Port 6	Т	keep	keep	keep	I/O port
Ports 7 and E4 to E1	Т	Т	Т	Т	Input port
Port 8	Т	keep	keep	keep	I/O port
Port 97	Т	keep	keep	keep	I/O port
Port 96 φ, EXCL	Т	[DDR = 1]H [DDR = 0]T	EXCL input/ keep	[DDR = 1] Clock output [DDR = 0]T	Clock output/ EXCL input/ Input port
Ports 95 to 90	Т	keep	keep	keep	I/O port
Ports A to D, F, G, and H	Т	keep	keep	keep	I/O port
Port E0	Т	Т	ExEXCL input/T	Т	ExEXCL input/ input port

[Legend]

H: High level

- L: Low level
- T: High impedance
- keep: Input ports are in the high-impedance state (when DDR = 0 and PCR = 1, the input pull-up MOS remains on).

RENESAS

Output ports maintain their previous state.

Depending on the pins, the on-chip peripheral modules may be initialized and the I/O port function determined by DDR and DR.

DDR: Data direction register

B. Product Lineup

Product Ty	/pe	Part No.	Mark Code	Package (Code)
H8S/2112	Flash memory	R4F2112	F2112TE25V	PTQP0144LC-A (TFP-144V)
	version		F2112BG25V	PLBG0176GA-A (BP-176V)
			F2112LP25V	PTLG0145JB-A (TLP-145V)



C. Package Dimensions

The package dimension that is shown in the Renesas Semiconductor Package Data Book has Priority.




Figure C.1 Package Dimensions (TFP-144V)




Figure C.2 Package Dimensions (BP-176V)




Figure C.3 Package Dimensions (TLP-145V)

D. Treatment of Unused Pins

The treatments of unused pins are listed in table D.1.

Table D.1 Treatment of Unused Pins

Pin Name	Example of Pin Treatment
RES	(Always used as a reset pin)
ETRST	(Always used as a reset pin)
MD2, MD1	(Always used as mode pins)
NMI	• Connect to V_{cc} via a pull-up resistor
EXTAL	(Always used as a clock pin)
XTAL	(Always used as a clock pin)
Port 1	- Connect each pin to V_{cc} via a pull-up resistor or to V_{ss} via a pull-down
Port 2	resistor
Port 3	
Port 4	
Port 5	
Port 6	
Port 8	
Port 9	
Port A	
Port B	
Port C	
Port D	
Port F	
Port G	
Port H	
Port 7	- Connect each pin to ${\rm AV}_{\rm cc}$ via a pull-up resistor or to ${\rm AV}_{\rm ss}$ via a pull-down resistor
Port E	- Connect each pin to V_{cc} via a pull-up resistor

Index

Numerics

16-bit count mode	39
16-bit cycle measurement timer	
(TCM)) 1
16-bit timer pulse unit	23
8-bit timer (TMR)	5

A

A/D converter	621
A/D converter activation	275
Absolute address	55
Address map	73
Address space	
Addressing modes	54
ADI	632
Arithmetic operations instructions	
Asynchronous mode	384
-	

B

Bcc	42, 50
Bit manipulation instructions	
Bit rate	
Block data transfer instructions	
Block structure	646
Boot mode	643, 668
Branch instructions	50
Buffer operation	
Bus controller (BSC)	147

С

Cascaded connection	. 339
Clock pulse generator	. 727
Clocked synchronous mode	. 401
CMIA	. 343

CMIB	343
Communications protocol	697
Compare-match count mode	339
Condition field	53
Condition-code register (CCR)	
Conversion time	631
CPU operating modes	31
Crystal resonator	728
Cycle measurement mode	305

D

Data transfer instructions
Download pass/fail result parameter 660

E

_	
Effective address	. 54, 58
Effective address extension	53
ERI1	421
Error protection	692
Exception handling	87
Exception handling vector table	. 88, 90
Extended control register (EXR)	36
Extended vector mode	121
External clock	729

F

Flash erase block select parameter	667
Flash memory	641
Flash multipurpose address area	
parameter	666
Flash multipurpose data destination	
parameter	666
Flash pass and fail parameter	661

Flash program/erase frequency	
parameter 66	5
Framing error	1

G

General registers

H

H8S/2140B group compatible vector	
mode 114	1
Hardware protection 691	l

I

I ² C bus data format	495
I ² C bus interface (IIC)	465
ICIX	343
IICI	516
Immediate	56
Input capture operation	341
Instruction set	42
Interface	361
Internal block diagram	
Interrupt controller	97
Interrupt exception handling	93
interrupt exception handling vector	
table	123
Interrupt mask bit	37
Interrupt mask level	36
Interval timer mode	357

K

Keyboard buffer control unit (PS2) 527

L

Logic operations instructions	.47
LPC interface (LPC)	555
LPC interface clock start request	613
LSI internal states in each operating	
mode	744

\mathbf{M}

Memory indirect	7
Mode transition diagram74	3
Module stop mode75	0
Multiprocessor communication	
function	5

Ν

Noise canceler

0

On-board programming	
On-board programming mode	668
Operation field	53
Output buffer control	165
Overflow	
Overrun error	391
OVI	

P

Parity error	391
Pin arrangement in each operating	
mode	
Pin assignments	9
Pin functions	19
Power-down modes	735
Program counter (PC)	
Program-counter relative	



Programmer mode	. 643, 695
Programming/erasing interface	647
Programming/erasing interface	
parameters	658
Programming/erasing interface	
register	651
Protection	691
PWM modes	

R

RAM	639
Register direct	54
Register field	53
Register indirect	54
Register indirect with displacement	55
Register indirect with post-Increment.	55
Register indirect with pre-decrement	55
Registers	
ABRKCR	103
ADCR	627
ADCSR	625
ADDR	624
BAR	104
BCR	147
BRR	378
DPFR	660
FCCS	652
FDLH	434
FDLL	434
FEBS	667
FECS	654
FFCR	438
FIER	435
FIIR	436
FKEY	655
FLCR	439
FLSR	442
FMATS	656
FMCR	440

FMPAR	666
FMPDR	666
FMSR	446
FPCS	654
FPEFEQ	665
FPFR	661
FRBR	433
FRSR	433
FSCR	447
FTDAR	657
FTHR	434
FTSR	434
HICR	561
HISEL	600
ICCR	477
ICDR	470
ICMR	474
ICR	102
ICRES	490
ICSR	486
ICXR	491
IDR	578
IER	108
ISCR	105
ISR	109
KBBR	538
KBCR1	531
KBCR2	533
KBCRH	534
KBCRL	536
KBTR	538
LADR	575
LPWRCR	739
MDCR	66
MSTPCR	740
ODR	578
PTCNT0	193
PTCNT2	195
RDR	
RSR	365

SAR
SARX
SBYCR
SCIFCR 448
SCMR
SCR
SIRQCR
SMR
SSR
STCR
STR
SYSCR
SYSCR3
TCMCNT
TCMCR
TCMCSR
TCMICR
TCMICRF
TCMIER
TCMMINCM
TCMMLCM
$1 \text{CIVIIVILCIVI} \dots 275$
TCNT 249, 321, 352
TCNT

WUESR11	6
Reset	1
Reset exception handling9	1
RXI1	1

S

Scan mode	
Serial communication interface (SC	CI) 361
Serial communication interface with	h
FIFO (SCIF)	429
Serial data reception	
Serial data transmission	. 389, 403
Serial formats	495
Shift instructions	47
Single mode	629
Sleep mode	746
Smart card	
Smart card interface	409
Software protection	692
Software standby mode	
Stack pointer (SP)	35
Stack status	94
Standard serial communication	
interface specifications for boot mo	ode 695
Synchronous operation	
System control instructions	51

Т

TCI0V	
TCI1U	
TCI1V	
TCI2U	
TCI2V	
TEI1	
TGI0A	
TGI0B	
TGIOC	
TGI0D	
1 GIUD	



TGI1A	274
TGI1B	274
TGI2A	274
TGI2B	274
Toggle output	256
Trace bit	36
Trap instruction exception handling	93
TRAPA instruction 5	6, 93
TXI1	421

U

User boot MAT	. 694
User boot mode	. 681

User MAT	694
User program mode	43, 672

V

Vector address switching144

W

Watch mode	.749
Watchdog timer (WDT)	.349
Watchdog timer mode	.356
Waveform output by compare match	.255
WOVI	.358





Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/2112 Group

Publication Date:	Rev.1.00, March 18, 2008
	Rev.2.00, September 28, 2009
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

© 2009. Renesas Technology Corp., All rights reserved. Printed in Japan.

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44 (1628) 585-100, Fax: <44 (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-2625-6688, Fax: <852-2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65-6213-0200, Fax: <65-6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9300, Fax: <603> 7955-9510

H8S/2112 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0451-0200