**Quick Start** 

DEMO DA1x01D Demonstration Board for DAC1001D125

Rev. 2.0 — 2 July 2012

**Quick Start** 

# Document information Info Content Keywords DEMO DA1x01D, PCB2055-1, Demonstration board, DAC, Converter, DAC1001D125 Abstract This document describes how to use the demonstration board DEMO DA1x01D for the digital-to-analog converter DAC1001D125.

Overview



### **Revision history**

Rev	Date	Description
2.0	20120702	Rebranded.
0.1	20081007	Initial version.

# 1. Quick start

### 1.1 Setup overview

Figure Fig 1 presents the connections to measure DEMO DA1x01D.



# 1.2 Power supply

Table 1.	General	power	supply
----------	---------	-------	--------

Name	Function		View
J1	VDDD connector – Digital powe	r supply 3.3 V <sub>DC</sub> / 6 mA.	11
J2	VDDA connector – Analog pow	er supply 3.3 V <sub>DC</sub> / 56 mA	
TP1	VDDD test point – Digital power	r supply	TP1 TP2
TP2	VDDA test point – Analog powe	er supply	ТР5 ТР6
TP4, TP5	DGND test point – Digital grour	nd	
TP6, TP7	AGND test point – Analog grou	nd	
TB5	PWD switch – Power down sele	ction	
	100.00 E	<b>1</b>	ТР4
	DACs active	Power down	

# **1.3 Output current and gain adjustments**

### Table 2. Output current and gain adjustments

Name	Function	View
P1	AVIRES trimmer – Channel A full-scale current setting	
TB8	AVIRES test point – Channel A resistor test point (1.5 k $\Omega$ for 20 mA)	
P2	BVIRES trimmer – Channel B full-scale current setting	
TB6	BVIRES test point – Channel B resistor test point (1.5 k $\Omega$ for 20 mA)	
TB7	GAINTCTRL switch – Gain control selection	
	2 independent resistors for full-scale current setting of both channels	
J3	REFIO connector – External input for reference adjustment	
TP3	REFIO test point – Reference I/O (typ. 1.25 V)	PCB2055-1

# 1.4 Input/output datas

### Table 3. Input/output datas

Name	Function	View
TB1	Array connector – Channel A digital inputl (DA0 to DA9)	TB1
J9	IOUTA connector – Channel A analog output signal (100 $\Omega$ differential resitor)	
TB2	Array connector – Channel B digital inputl (DB0 to DB9)	ТВ9
J8	IOUTA connector – Channel B analog output signal (100 $\Omega$ differBntial resitor)	
TB9	MODE switch – Mode selection	
	Interleaved data input Dual-port data input	

🕐 тв2 👯

TTTT I

# 1.5 Clock signals

### Table 4. Clock signals

Name	Function	View
J4	WRTA connector – Write A input	
J5	CLKA connector – Clock A input	
J6	WRTB connector – Write B input	J4 J4 J5 network (net)
J7	CLKB connector – Clock B input	
net	Dual-port mode: 1 common clock (WRTA) for WRTA, CLKA, WRTB and CLKB	
	Dual-port mode: 4 clock inputs for WRTA, CLKA, WRTB and CLKB	
	Dual-port mode: 1 common clock (CLKA) with 2 buffers for WRTA, CLKA, WRTB and CLKB	



## 2. Example

### 2.1 Setup example

