To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

User's Manual

## 78K/0S Series

## 8-Bit Single-Chip Microcontroller

## Instructions

## Common to 78K/0S Series

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## EEPROM is a trademark of NEC Corporation.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The following products are manufactured and sold based on a license contract with CP8 Transac regarding the EEPROM microcontroller patent.
These products cannot be used for an IC card (SMART CARD).
Applicable products: $\mu$ PD789146, 789156, 789197AY, 789217AY Subseries

Purchase of NEC $I^{2} C$ components conveys a license under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.

Applicable products: $\mu$ PD789197AY, 789217AY Subseries

- The information in this document is current as of March, 1999. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Benelux Office Hong Kong
Eindhoven, The Netherlands Tel: 2886-9318
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Madrid Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore
Tel: 65-253-8311
Fax: 65-250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP Brasil
Tel: 55-11-6462-6810
Fax: 55-11-6462-6829

## MAJOR REVISIONS IN THIS EDITION

| Page | Contents |
| :---: | :---: |
| Throughout | - Addition of the following target products $\mu$ PD789046, 789104, 789114, 789124, 789134, 789146, 789156, 789167, 789177, 789197AY, 789217AY, 789407A, 789417A, and 789842 Subseries |
|  | - Deletion of the following target products $\mu$ PD789407, 789417, and 789806Y Subseries |
| p. 52 | Modification of MOV PSW, \#byte instruction code |
| p. 52 | Modification of MOVW rp, AX instruction code |
| p. 54 | Modification of XOR A, r instruction code |
| p. 54 | Modification of CMP A, r instruction code |

The mark $\star$ shows major revised points.

## INTRODUCTION

| Readers | This manual is intended for users who wish to understand the functions of $78 \mathrm{~K} / 0 \mathrm{~S}$ |
| :---: | :---: |
|  | Series products and to design and develop its application systems and programs. |
|  | 78K/0S Series products |
|  | - $\mu$ PD789014 Subseries: $\quad \mu$ PD789011, 789012, 78P9014 |
|  | - $\mu$ PD789026 Subseries: $\quad \mu$ PD789022, 789024, 789025, 789026, 78F9026 |
|  | - $\mu$ PD789046 Subseries ${ }^{\text {Note }}$ : $\mu$ PD789046, 78F9046 |
|  | - $\mu$ PD789104 Subseries: $\quad \mu$ PD789101, 789102, 789104 |
|  | - $\mu$ PD789114 Subseries: $\quad \mu$ PD789111, 789112, 789114, 78F9116 |
|  | - $\mu$ PD789124 Subseries ${ }^{\text {Note }}$. $\quad \mu$ PD789121, 789122,789124 |
|  | - $\mu$ PD789134 Subseries ${ }^{\text {Note }}$ : $\mu$ PD789131, 789132, 789134, 78F9136 |
|  | - $\mu$ PD789146 Subseries ${ }^{\text {Note }}: ~ \mu$ PD789144, 789146 |
|  | - $\mu$ PD789156 Subseries ${ }^{\text {Note }}: ~ \mu$ PD789154, 789156, 78F9156 |
|  | - $\mu$ PD789167 Subseries ${ }^{\text {Note }}: ~ \mu$ PD789166, 789167 |
|  | - $\mu$ PD789177 Subseries ${ }^{\text {Note }}: ~ \mu$ PD789176, 789177, 78F9177 |
|  | - $\mu$ PD789197AY Subseries ${ }^{\text {Note }}$ : $\mu$ PD789196AY, 789197AY, 78F9197AY |
|  | - $\mu$ PD789217AY Subseries ${ }^{\text {Note }: ~} \mu$ PD789216AY, 789217AY, 78F9217AY |
|  | - $\mu$ PD789407A Subseries: $\quad \mu$ PD789405A, 789406A, 789407A |
|  | - $\mu$ PD789417A Subseries: $\quad \mu$ PD789415A, 789416A, 789417A, 78F9418A |
|  | - $\mu$ PD789800 Subseries: $\quad \mu$ PD789800, 78F9801 |
|  | - $\mu$ PD789842 Subseries ${ }^{\text {Note }}$ : $\quad \mu$ PD789841, 789842, 78F9842 |
|  | Note Under development |
| Purpose | This manual is intended for users to understand the instruction functions of $78 \mathrm{~K} / 0 \mathrm{~S}$ Series products. |
| Organization | The contents of this manual are broadly divided into the following. |
|  | - CPU functions |
|  | - Instruction set |
|  | - Explanation of instructions |

How to read this manual It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- To check the details of the functions of an instruction whose mnemonic is known:
$\rightarrow$ See APPENDICES A and B INSTRUCTION INDEX.
- To check an instruction whose mnemonic is not known but whose general function is known:
$\rightarrow$ Check the mnemonic in CHAPTER 4 INSTRUCTION SET, then the functions in CHAPTER 5 EXPLANATION OF INSTRUCTIONS.
- To understand the overall functions of the $78 \mathrm{~K} / 0$ S Series products instructions in general:
$\rightarrow$ Read this manual in the order of the CONTENTS.
- To learn the hardware functions of the $78 \mathrm{~K} / 0 \mathrm{~S}$ Series products:
$\rightarrow$ Refer to the user's manual for each product (see Related documents).

Conventions

| Data significance: | Higher digits on the left and lower digits on the right |
| :--- | :--- |
| Note: | Footnote for item marked with Note in the text |
| Caution: | Information requiring particular attention |
| Remark: | Supplementary information |
| Numeral representation: | Binary............... $\triangle \times \times \times$ or $\triangle \times \times \times \mathrm{B}$ |
|  | Decimal........... $\triangle \times \times \times$ |
|  | Hexadecimal .... $\triangle \times \times \times \mathrm{H}$ |

## Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

- Document common to 78K/0S Series

| Document Name | Document Number |  |
| :--- | :--- | :---: |
|  | English | Japanese |
|  | This manual | U11047J |

## - Individual documents

- $\mu$ PD789014 Subseries

| Document Name |  | Document Number |  |
| :--- | :--- | :--- | :---: |
|  | English | Japanese |  |
| $\mu$ PD789011, 789012 Data Sheet | U11095E | U11095J |  |
| $\mu$ PD78P9014 Data Sheet | U10912E | U10912J |  |
| $\mu$ PD789014 Subseries User's Manual | U11187E | U11187J |  |

- $\mu$ PD789026 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789022, 789024, 789025, 789026 Data Sheet | U11715E | U11715J |
| $\mu$ PD78F9026 Data Sheet | U11858E | U11858J |
| $\mu$ PD789026 Subseries User's Manual | U11919E | U11919J |

- $\mu$ PD789046 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789046 Preliminary Product Information | U13380E | U13380J |
| $\mu$ PD78F9046 Preliminary Product Information | U13546E | U13546J |
| $\mu$ PD789046 Subseries User's Manual | U13600E | U13600J |

- $\mu$ PD789104 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789101, 789102, 789104 Data Sheet | To be prepared | U12815J |
| $\mu$ PD789134 Subseries User's Manual | U13045E | U13045J |

- $\mu$ PD789114 Subseries

| Document Name |  | Document Number |  |
| :--- | :--- | :--- | :---: |
|  | English | Japanese |  |
| $\mu$ PD789111, 789112, 789114 Preliminary Product Information | U13013E | U13013J |  |
| $\mu$ PD78F9116 Preliminary Product Information | U13037E | U13037J |  |
| $\mu$ PD789134 Subseries User's Manual | U13045E | U13045J |  |

- $\mu$ PD789124 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English |  |
| $\mu$ JD7890anese |  |  |
| $\mu$ PD789131, 789122, 789124 Preliminary Product Information | U13025E | U13025J |
|  | U13045E | U13045J |

- $\mu$ PD789134 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789131, 789132, 789134 Preliminary Product Information | U13015E | U13015J |
| $\mu$ PD78F9136 Preliminary Product Information | U13036E | U13036J |
| $\mu$ PD789134 Subseries User's Manual | U13045E | U13045J |

- $\mu$ PD789146, 789156 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789144, 789146, 789154, 789156 Preliminary Product Information | U13478E | U13478J |
| $\mu$ PD78F9156 Preliminary Product Information | To be prepared | U13756J |
| $\mu$ PD789146, 789156 Subseries User's Manual | U13651E | U13651J |

- $\mu$ PD789167, 789177 Subseries

| Document Name |  | Document Number |  |
| :--- | :--- | :--- | :---: |
|  | English | Japanese |  |
| $\mu$ PD789166, 789167, 789176, 789177 Preliminary Product Information | To be prepared | U14017J |  |
| $\mu$ PD78F9177 Preliminary Product Information | To be prepared | U14022J |  |
| $\mu$ PD789177 Subseries User's Manual | To be prepared | To be prepared |  |

- $\mu$ PD789197AY Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789196AY, 789197AY Preliminary Product Information | U13853E | U13853J |
| $\mu$ PD78F9197Y Preliminary Product Information | U13224E | U13224J |
| $\mu$ PD789217Y Subseries User's Manual | U13186E | U13186J |

- $\mu$ PD789217AY Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789216Y, 789217Y Preliminary Product Information | U13196E | U13196J |
| $\mu$ PD78F9217Y Preliminary Product Information | U13205E | U13205J |
| $\mu$ PD789217Y Subseries User's Manual | U13186E | U13186J |

- $\mu$ PD789407A, 789417A Subseries

| Document Name |  | Document Number |  |
| :--- | :--- | :--- | :---: |
|  | English | Japanese |  |
| $\mu$ PD789405A, 789406A, 789407A, 789415A, 789416A, 789417A Data Sheet | To be prepared | U14024J |  |
| $\mu$ PD78F9418A Data Sheet | To be prepared | To be prepared |  |
| $\mu$ PD789407A, 789417A Subseries User's Manual | To be prepared | U13952J |  |

## - $\mu$ PD789800 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789800 Data Sheet | U12627E | U12627J |
| $\mu$ PD78F9801 Preliminary Product Information | U12626E | U12626J |
| $\mu$ PD789800 Subseries User's Manual | U12978E | U12978J |

- $\mu$ PD789842 Subseries

| Document Name | Document Number |  |
| :--- | :--- | :--- |
|  | English | Japanese |
| $\mu$ PD789841, 789842 Preliminary Product Information | U13790E | U13790J |
| $\mu$ PD78F9842 Preliminary Product Information | U13901E | U13901J |
| $\mu$ PD789842 Subseries User's Manual | U13776E | U13776J |

Caution The above documents are subject to change without prior notice. Be sure to use the latest version document when starting design.

## CONTENTS

CHAPTER 1 MEMORY SPACE ..... 15
1.1 Memory Space ..... 15
1.2 Internal Program Memory (Internal ROM) Space ..... 15
1.3 Vector Table Area ..... 17
1.4 CALLT Instruction Table Area ..... 20
1.5 Internal Data Memory Space ..... 20
1.6 Special Function Register (SFR) Area ..... 22
CHAPTER 2 REGISTERS ..... 23
2.1 Control Registers ..... 23
2.1.1 Program counter (PC). ..... 23
2.1.2 Program status word (PSW) ..... 23
2.1.3 Stack pointer (SP) ..... 24
2.2 General-Purpose Registers ..... 25
2.3 Special Function Registers (SFRs) ..... 27
CHAPTER 3 ADDRESSING ..... 29
3.1 Addressing of Instruction Address ..... 29
3.1.1 Relative addressing ..... 29
3.1.2 Immediate addressing ..... 30
3.1.3 Table indirect addressing ..... 31
3.1.4 Register addressing ..... 32
3.2 Addressing of Operand Address ..... 33
3.2.1 Direct addressing ..... 33
3.2.2 Short direct addressing ..... 34
3.2.3 Special function register (SFR) addressing ..... 35
3.2.4 Register addressing ..... 36
3.2.5 Register indirect addressing ..... 37
3.2.6 Based addressing ..... 38
3.2.7 Stack addressing ..... 38
CHAPTER 4 INSTRUCTION SET ..... 39
4.1 Operation ..... 40
4.1.1 Operand representation and description formats ..... 40
4.1.2 Description of operation column ..... 41
4.1.3 Description of flag column ..... 41
4.1.4 Description of clock column ..... 42
4.1.5 Operation list ..... 43
4.1.6 Instruction list by addressing ..... 48
4.2 Instruction Codes ..... 51
4.2.1 Description of instruction code table. ..... 51
4.2.2 Instruction code list ..... 52
CHAPTER 5 EXPLANATION OF INSTRUCTIONS ..... 57
5.1 8-Bit Data Transfer Instructions ..... 59
5.2 16-Bit Data Transfer Instructions ..... 62
5.3 8-Bit Operation Instructions ..... 65
$5.4 \quad$ 16-Bit Operation Instructions ..... 74
5.5 Increment/Decrement Instructions. ..... 78
5.6 Rotate Instructions ..... 83
5.7 Bit Manipulation Instructions ..... 88
5.8 CALL/RETURN Instructions ..... 92
5.9 Stack Manipulation Instructions ..... 97
5.10 Unconditional Branch Instruction ..... 101
5.11 Conditional Branch Instructions ..... 103
5.12 CPU Control Instructions ..... 111
APPENDIX A INSTRUCTION INDEX (MNEMONIC: BY FUNCTION) ..... 117
APPENDIX B INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER) ..... 119
APPENDIX C REVISION HISTORY ..... 121

## LIST OF FIGURES

2-1. Format of Program Counter ..... 23
2-2. Format of Program Status Word ..... 23
2-3. Format of Stack Pointer ..... 24
2-4. Data to Be Saved to Stack Memory ..... 25
2-5. Data to Be Restored from Stack Memory ..... 25
2-6. General-Purpose Register Configuration ..... 26

## LIST OF TABLES

Table No. Title Page
1-1. Internal ROM Space of 78K/0S Series Products ..... 15
$1-2 . \quad$ Vector Table (0000H to 0013H) ( $\mu$ PD789014 Subseries) ..... 17
1-3. Vector Table ( 0000 H to 002BH) ( $\mu$ PD789026 Subseries) ..... 17
$1-4$. Vector Table ( 0000 H to 0019 H ) ( $\mu$ PD789046 Subseries) ..... 17
$1-5 . \quad$ Vector Table (0000H to 0015H) ( $\mu$ PD789104, 789114, 789124, 789134 Subseries) ..... 17
$1-6 . \quad V e c t o r ~ T a b l e ~(0000 H$ to 0019H) ( $\mu$ PD789146, 789156 Subseries) ..... 18
$1-7 . \quad$ Vector Table (0000H to 0023H) ( $\mu$ PD789167, 789177 Subseries) ..... 18
1-8. Vector Table (0000H to 0027H) ( $\mu$ PD789197AY, 789217AY Subseries) ..... 18
1-9. Vector Table (0000H to 0023H) ( $\mu$ PD789407A and $\mu$ PD789417A Subseries) ..... 19
1-10. Vector Table (0000H to 0019H) ( $\mu$ PD789800 Subseries) ..... 19
1-11. Vector Table (0000H to 0023H) ( $\mu$ PD789842 Subseries) ..... 19
1-12. Internal Data Memory Space of $78 \mathrm{~K} / 0$ S Series Products ..... 20
4-1. Operand Representation and Description Formats ..... 40

## CHAPTER 1 MEMORY SPACE

### 1.1 Memory Space

The 78K/0S Series product program memory map varies depending on the internal memory capacity. For details of the memory mapped address area, refer to the User's Manual of each product.

### 1.2 Internal Program Memory (Internal ROM) Space

The $78 \mathrm{~K} / 0$ S Series product has internal ROM in the address space shown below. Program and table data, etc. are stored in ROM. This memory space is usually addressed by the program counter (PC).

Table 1-1. Internal ROM Space of 78K/0S Series Products (1/2)

| $\bigcirc$ Capacity | 2 Kbytes | 4 Kbytes | 8 Kbytes | 12 Kbytes | 16 Kbytes | 24 Kbytes | 32 Kbytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0000 H to 07FFH | 0000 H to OFFFH | $0000 \mathrm{H} \text { to }$ <br> 1FFFH | $0000 \mathrm{H} \text { to }$ 2FFFH | 0000H to <br> 3FFFH | $0000 \mathrm{H} \text { to }$ 5FFFH | $0000 \mathrm{H} \text { to }$ <br> 7FFFH |
| $\mu$ PD789014 Subseries | $\mu$ PD789011 | $\mu$ PD789012 | $\mu \mathrm{PD} 78 \mathrm{P} 9014$ |  |  |  |  |
| $\mu$ PD789026 <br> Subseries |  | $\mu$ PD789022 | $\mu$ PD789024 | $\mu$ PD789025 | $\begin{aligned} & \mu \text { PD789026 } \\ & \mu \text { PD78F9026 } \end{aligned}$ |  |  |
| $\begin{aligned} & \mu \text { PD789046 } \\ & \text { Subseries } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \mu \text { PD789046 } \\ & \mu \text { PD78F9046 } \end{aligned}$ |  |  |
| $\begin{aligned} & \mu \text { PD789104 } \\ & \text { Subseries } \end{aligned}$ | $\mu$ PD789101 | $\mu$ PD789102 | $\mu$ PD789104 |  |  |  |  |
| $\mu$ PD789114 <br> Subseries | $\mu$ PD789111 | $\mu$ PD789112 | $\mu$ PD789114 |  | $\mu$ PD78F9116 |  |  |
| $\mu$ PD789124 <br> Subseries | $\mu$ PD789121 | $\mu$ PD789122 | $\mu$ PD789124 |  |  |  |  |
| $\begin{aligned} & \mu \text { PD789134 } \\ & \text { Subseries } \\ & \hline \end{aligned}$ | $\mu \mathrm{PD} 789131$ | $\mu$ PD789132 | $\mu$ PD789134 |  | $\mu \mathrm{PD} 78 \mathrm{~F} 9136$ |  |  |
| $\mu$ PD789146 <br> Subseries |  |  | $\mu$ PD789144 |  | $\mu$ PD789146 |  |  |
| $\mu$ PD789156 <br> Subseries |  |  | $\mu$ PD789154 |  | $\begin{aligned} & \mu \text { PD789156 } \\ & \mu \text { PD78F9156 } \end{aligned}$ |  |  |
| uPD789167 <br> Subseries |  |  |  |  | $\mu$ PD789166 | $\mu \mathrm{PD} 789167$ |  |
| $\mu$ PD789177 <br> Subseries |  |  |  |  | $\mu$ PD789176 | $\begin{aligned} & \mu \text { PD789177 } \\ & \mu \text { PD78F9177 } \end{aligned}$ |  |
| $\mu$ PD789197AY <br> Subseries |  |  |  |  | $\mu \mathrm{PD} 789196 \mathrm{AY}$ | $\mu$ PD789197AY <br> $\mu$ PD78F9197AY |  |

$\star$
Table 1-1. Internal ROM Space of 78K/0S Series Products (2/2)

| $\bigcirc$ Capacity | 2 Kbytes | 4 Kbytes | 8 Kbytes | 12 Kbytes | 16 Kbytes | 24 Kbytes | 32 Kbytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $0000 \mathrm{H} \text { to }$ 07FFH | $0000 \mathrm{H} \text { to }$ <br> OFFFH | 0000 H to <br> 1FFFH | 0000 H to 2FFFH | 0000 H to <br> 3FFFH | 0000H to <br> 5FFFH | 0000 H to <br> 7FFFH |
| $\begin{aligned} & \mu \mathrm{PD} 789217 \mathrm{AY} \\ & \text { Subseries } \end{aligned}$ |  |  |  |  | $\mu \mathrm{PD789216AY}$ | $\begin{aligned} & \mu \mathrm{PD} 789217 \mathrm{AY} \\ & \mu \mathrm{PD} 78 \mathrm{~F} 9217 \mathrm{AY} \end{aligned}$ |  |
| $\mu$ PD789407A <br> Subseries |  |  |  | $\mu$ PD789405A | $\mu \mathrm{PD} 789406 \mathrm{~A}$ | $\mu \mathrm{PD789407A}$ |  |
| $\mu$ PD789417A <br> Subseries |  |  |  | $\mu$ PD789415A | $\mu \mathrm{PD} 789416 \mathrm{~A}$ | $\mu$ PD789417A | $\mu$ PD78F9418A |
| $\begin{aligned} & \mu \text { PD789800 } \\ & \text { Subseries } \end{aligned}$ |  |  | $\mu$ PD789800 |  | $\mu \mathrm{PD} 78 \mathrm{F9801}$ |  |  |
| $\mu$ PD789842 <br> Subseries |  |  | $\mu$ PD789841 |  | $\mu$ PD789842 $\mu$ PD78F9842 |  |  |

### 1.3 Vector Table Area

The vector table area stores program start addresses to which execution branches when the RESET signal is input or when an interrupt request is generated. Of the 16 -bit address, the lower 8 bits are stored in an even address, and the higher 8 bits are stored in an odd address.

Table 1-2. Vector Table (0000H to 0013H) ( $\mu$ PD789014 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET }}$ input | 000 CH | INTSR/INTCSIO |
| 0004 H | INTWDT | 000 EH | INTST |
| 0006 H | INTP0 | 0010 H | INTTM0 |
| 0008 H | INTP1 | 0012 H | INTTM1 |
| 000 AH | INTP2 |  |  |
|  |  |  |  |

Table 1-3. Vector Table (0000H to 002BH) ( $\mu$ PD789026 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET input }}$ | 000 CH | INTSR/INTCSIO |
| 0004 H | INTWDT | 000 EH | INTST |
| 0006 H | INTP0 | 0010 H | INTTM0 |
| 0008 H | INTP1 | 0014 H | INTTM2 |
| 000 AH | INTP2 | 002 AH | INTKR |

Table 1-4. Vector Table (0000H to 0019H) ( $\mu$ PD789046 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{R E S E T}$ input | 000 EH | INTST20 |
| 0004 H | INTWDT | 0010 H | INTWT |
| 0006 H | INTP0 | 0012 H | INTWTI |
| 0008 H | INTP1 | 0014 H | INTTM80 |
| 000 AH | INTP2 | 0016 H | INTTM90 |
| 000 CH | INTSR20/INTCSI20 | 0018 H | INTKR00 |

Table 1-5. Vector Table (0000H to 0015H) ( $\mu$ PD789104, 789114, 789124, 789134 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{R E S E T}$ input | 000 CH | INTSR20/INTCSI20 |
| 0004 H | INTWDT | 000 EH | INTST20 |
| 0006 H | INTP0 | 0010 H | INTTM80 |
| 0008 H | INTP1 | 0012 H | INTTM20 |
| 000 AH | INTP2 | 0014 H | INTAD0 |

Table 1-6. Vector Table (0000H to 0019H) ( $\mu$ PD789146, 789156 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET input }}$ | 000 EH | INTST20 |
| 0004 H | INTWDT | 0010 H | INTTM80 |
| 0006 H | INTP0 | 0012 H | INTTM20 |
| 0008 H | INTP1 | 0014 H | INTAD0 |
| 000 AH | INTP2 | 0016 H | INTLVI0 |
| 000 CH | INTSR20/INTCSI20 | 0018 H | INTEE1 |

$\star \quad$ Table 1-7. Vector Table (0000H to 0023H) ( $\mu$ PD789167, 789177 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET }}$ input | 0012 H | INTWT |
| 0004 H | INTWDT | 0014 H | INTWTI |
| 0006 H | INTP0 | 0016 H | INTTM80 |
| 0008 H | INTP1 | 0018 H | INTTM81 |
| 000 AH | INTP2 | 001 AH | INTTM82 |
| 000 CH | INTP3 | 001 CH | INTTM90 |
| 000 EH | INTSR20/INTCSI20 | 0022 H | INTAD0 |
| 0010 H | INTST20 |  |  |

Table 1-8. Vector Table (0000H to 0027H) ( $\mu$ PD789197AY, 789217AY Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET input }}$ | 0016 H | INTTM80 |
| 0004 H | INTWDT | 0018 H | INTTM81 |
| 0006 H | INTP0 | 001 AH | INTTM82 |
| 0008 H | INTP1 | 001 CH | INTTM90 |
| 000 AH | INTP2 | 001 EH | INTSMB0 |
| 000 CH | INTP3 | 0020 H | INTSMBOV0 |
| 000 EH | INTSR20/INTCSI20 | 0022 H | INTAD0 |
| 0010 H | INTST20 | 0024 H | INTLVI0 |
| 0012 H | INTWT | 0026 H | INTEE1 |
| 0014 H | INTWTI |  |  |


| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET input }}$ | 0014 H | INTWTI |
| 0004 H | INTWDT | 0016 H | INTTM00 |
| 0006 H | INTP0 | 0018 H | INTTM01 |
| 0008 H | INTP1 | 001 AH | INTTM02 |
| 000 AH | INTP2 | 001 CH | INTTM50 |
| 000 CH | INTP3 | 001 EH | INTKR00 |
| 000 EH | INTSR00/INTCSI00 | 0020 H | INTAD0 |
| 0010 H | INTST00 | 0022 H | INTCMP0 |
| 0012 H | INTWT |  |  |

Table 1-10. Vector Table (0000H to 0019H) ( $\mu$ PD789800 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | $\overline{\text { RESET }}$ input | 000 EH | INTUSBRE |
| 0004 H | INTWDT | 0010 H | INTP0 |
| 0006 H | INTUSBTM | 0012 H | INTCSI10 |
| 0008 H | INTUSBRT | 0014 H | INTTM00 |
| 000 AH | INTUSBRD | 0016 H | INTTM01 |
| 000 CH | INTUSBST | 0018 H | INTKR00 |

Table 1-11. Vector Table (0000H to 0023H) ( $\mu$ PD789842 Subseries)

| Vector Table Address | Interrupt Request | Vector Table Address | Interrupt Request |
| :--- | :--- | :--- | :--- |
| 0000 H | RESET input | 0016 H | INTST00 |
| 0004 H | INTWDT | 0018 H | INTWT |
| 0006 H | INTP0 | 001 AH | INTWTI |
| 0008 H | INTP1 | 001 CH | INTTM80 |
| 000 AH | INTTM7 | 001 EH | INTTM81 |
| 000 CH | INTSER00 | 0020 H | INTTM82 |
| 000 EH | INTSR00 | 0022 H | INTAD |

### 1.4 CALLT Instruction Table Area

In a 64 -byte address area 0040 H to 007 FH , the subroutine entry address of a 1-byte call instruction (CALLT) can be stored.

### 1.5 Internal Data Memory Space

The 78K/0S Series products incorporate the following data memory:
(1) Internal high-speed RAM

The 78K/0S Series products incorporate internal high-speed RAM in the address space shown in Table 1-12. The internal high-speed RAM is also used as a stack memory.
(2) LCD display RAM ( $\mu$ PD789407A and $\mu$ PD789417A Subseries)

LCD display RAM is allocated in the area between FA00H and FA1BH.
The LCD display RAM can also be used as ordinary RAM.
(3) EEPROM ${ }^{\text {TM }}$ ( $\mu$ PD789146, 789156, 789197AY, 789217AY Subseries)

Electrically erasable PROM (EEPROM) is allocated in the address space shown in Table 1-12.
Unlike ordinary RAM, EEPROM retains the data it contains even when the power is turned off. Also, unlike EPROM, the contents of EEPROM can be erased electrically, without the need to expose the chip to ultraviolet light.

| Subseries Name | Product Name | High-Speed RAM | LCD Display RAM | EEPROM |
| :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD789014 <br> Subseries | $\mu$ PD789011 | FE80H to FEFFH (128 bytes) | - | - |
|  | $\mu$ PD789012 |  |  |  |
|  | $\mu$ PD78P9014 | FEOOH to FEFFH (256 bytes) |  |  |
| $\mu \text { PD789026 }$ <br> Subseries | $\mu$ PD789022 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD789024 |  |  |  |
|  | $\mu$ PD789025 | FDOOH to FEFFH (512 bytes) |  |  |
|  | $\mu$ PD789026 |  |  |  |
|  | $\mu$ PD78F9026 |  |  |  |
| $\mu \text { PD789046 }$ <br> Subseries | $\mu$ PD789046 | FDOOH to FEFFH (512 bytes) | - | - |
|  | $\mu$ PD78F9046 |  |  |  |
| $\mu \text { PD789104 }$ <br> Subseries | $\mu$ PD789101 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD789102 |  |  |  |
|  | $\mu$ PD789104 |  |  |  |
| $\mu \text { PD789114 }$ <br> Subseries | $\mu$ PD789111 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD789112 |  |  |  |
|  | $\mu$ PD789114 |  |  |  |
|  | $\mu$ PD78F9116 |  |  |  |

Table 1-12. Internal Data Memory Space of 78K/0S Series Products (2/2)

| Subseries Name | Product Name | High-Speed RAM | LCD Display RAM | EEPROM |
| :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD789124 <br> Subseries | $\mu$ PD789121 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD789122 |  |  |  |
|  | $\mu$ PD789124 |  |  |  |
| $\mu \text { PD789134 }$ <br> Subseries | $\mu$ PD789131 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD789132 |  |  |  |
|  | $\mu$ PD789134 |  |  |  |
|  | $\mu$ PD78F9136 |  |  |  |
| $\mu \text { PD789146 }$ <br> Subseries | $\mu$ PD789144 | FEOOH to FEFFH (256 bytes) | - | F800H to F8FFH (256 bytes) |
|  | $\mu$ PD789146 |  |  |  |
| $\mu \text { PD789156 }$ <br> Subseries | $\mu$ PD789154 | FEOOH to FEFFH (256 bytes) | - | F800H to F8FFH (256 bytes) |
|  | $\mu$ PD789156 |  |  |  |
|  | $\mu$ PD78F9156 |  |  |  |
| $\mu$ PD789167 <br> Subseries | $\mu$ PD789166 | FDOOH to FEFFH (512 bytes) | - | - |
|  | $\mu$ PD789167 |  |  |  |
| $\mu$ PD789177 <br> Subseries | $\mu$ PD789176 | FDOOH to FEFFH (512 bytes) | - | - |
|  | $\mu$ PD789177 |  |  |  |
|  | $\mu$ PD78F9177 |  |  |  |
| $\mu \text { PD789197AY }$ <br> Subseries | $\mu \mathrm{PD} 789196 \mathrm{AY}$ | FDOOH to FEFFH (512 bytes) | - | F800H to F87FH (128 bytes) |
|  | $\mu$ PD789197AY |  |  |  |
|  | $\mu \mathrm{PD} 78 \mathrm{F9197AY}$ |  |  |  |
| $\mu \mathrm{PD} 789217 \mathrm{AY}$ <br> Subseries | $\mu$ PD789216AY | FDOOH to FEFFH (512 bytes) | - | F800H to F87FH (128 bytes) |
|  | $\mu \mathrm{PD} 789217 \mathrm{AY}$ |  |  |  |
|  | $\mu$ PD78F9217AY |  |  |  |
| $\mu$ PD789407A <br> Subseries | $\mu \mathrm{PD789405A}$ | FDOOH to FEFFH (512 bytes) | FA00H to FA1BH (28 bytes) | - |
|  | $\mu$ PD789406A |  |  |  |
|  | $\mu$ PD789407A |  |  |  |
| $\mu \text { PD789417A }$ <br> Subseries | $\mu$ PD789415A | FDOOH to FEFFH (512 bytes) | FA00H to FA1BH (28 bytes) | - |
|  | $\mu$ PD789416A |  |  |  |
|  | $\mu \mathrm{PD} 789417 \mathrm{~A}$ |  |  |  |
|  | $\mu$ PD78F9418A |  |  |  |
| $\mu \text { PD789800 }$ <br> Subseries | $\mu$ PD789800 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD78F9801 |  |  |  |
| $\mu \text { PD789842 }$ <br> Subseries | $\mu$ PD789841 | FEOOH to FEFFH (256 bytes) | - | - |
|  | $\mu$ PD789842 |  |  |  |
|  | $\mu$ PD78F9842 |  |  |  |

### 1.6 Special Function Register (SFR) Area

Special-function registers (SFRs) of on-chip peripheral hardware are allocated to the area FF00H to FFFFH (refer to the User's Manual of each product).

## CHAPTER 2 REGISTERS

### 2.1 Control Registers

The control registers have dedicated functions such as controlling the program sequence, statuses, and stack memory. The control registers include a program counter, program status word, and stack pointer.

### 2.1.1 Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed.
In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

When the RESET signal is input, the program counter is set to the value of the reset vector table, which are located at addresses 0000 H and 0001 H .

Figure 2-1. Format of Program Counter

> 15 | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

### 2.1.2 Program status word (PSW)

Program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.
The contents of program status word are automatically stacked when an interrupt request is generated or when the PUSH PSW instruction is executed and, are automatically reset when the RETI and POP PSW instruction are executed.

RESET input sets PSW to 02 H .

Figure 2-2. Format of Program Status Word

$$
\begin{array}{ll}
7 & 0
\end{array}
$$

| IE | Z | 0 | $A C$ | 0 | 0 | 1 | $C Y$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## (1) Interrupt enable flag (IE)

This flag controls interrupt request acknowledge operations of the CPU.
When $I E=0$, all interrupts except non-maskable interrupts are disabled (DI status).
When $I E=1$, interrupts are enabled (EI status). At this time, acknowledgment of interrupt requests is controlled by the interrupt mask flag for each interrupt source.
The IE flag is reset (0) when the DI instruction execution is executed or when an interrupt is acknowledged, and set (1) when the El instruction is executed.

## (2) Zero flag (Z)

When the operation result is zero, this flag is set (1); otherwise, it is reset (0).
(3) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow to bit 3 , this flag is set (1); otherwise, it is reset (0).

## (4) Carry flag (CY)

This flag records an overflow or underflow upon add/subtract instruction execution. It also records the shiftout value upon rotate instruction execution, and functions as a bit accumulator during bit operation instruction execution.

### 2.1.3 Stack pointer (SP)

This is a 16-bit register that holds the first address of the stack area in the memory. Only the internal high-speed RAM area can be set as the stack area.

Figure 2-3. Format of Stack Pointer

| SP | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP8 | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The SP is decremented ahead of write (save) to the stack memory, and is incremented after read (reset) from the stack memory.

The data saved/restored as a result of each stack operation are as shown in Figures 2-4 and 2-5.

## Caution Since $\overline{R E S E T}$ input makes the SP contents undefined, be sure to initialize the SP before executing an instruction.

Figure 2-4. Data to Be Saved to Stack Memory


Figure 2-5. Data to Be Restored from Stack Memory


### 2.2 General-Purpose Registers

The general-purpose register consists of eight 8-bit registers (X, A, C, B, E, D, L, and H).
Each register can be used as an 8-bit register, or two 8-bit registers in pairs can be used as a 16-bit register (AX, $B C, D E$, and $H L$ ).

Registers can be described in terms of functional names ( $X, A, C, B, E, D, L, H, A X, B C, D E$, and $H L$ ) and absolute names (R0 to R7 and RP0 to RP3).

Figure 2-6. General-Purpose Register Configuration
(a) Absolute name

(b) Functional name


### 2.3 Special Function Registers (SFRs)

Unlike general-purpose registers, special function registers have their own functions and are allocated to the 256byte area FFOOH to FFFFH.

A special function register can be manipulated, like a general-purpose register, by using operation, transfer, and bit manipulation instructions. The bit units in which one register is to be manipulated (1, 8, and 16) differ depending on the special function register type.

The bit unit for manipulation is specified as follows.

- 1-bit manipulation

Describes a symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

- 8-bit manipulation

Describes a symbol reserved by the assembler for the 8 -bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

- 16-bit manipulation

Describes a symbol reserved by the assembler for the 16-bit manipulation instruction operand. When addressing an address, describe an even address.

For details of the special function registers, refer to the User's Manual of each product.
[MEMO]

## CHAPTER 3 ADDRESSING

### 3.1 Addressing of Instruction Address

An instruction address is determined by the program counter (PC) contents. The PC contents are normally incremented ( +1 per byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set in the PC and branched by the following addressing (For details of each instruction, see CHAPTER 5 EXPLANATION OF INSTRUCTIONS).

### 3.1.1 Relative addressing

## [Function]

The value obtained by adding the 8-bit immediate data (displacement value: jdisp8) of an instruction code to the first address of the following instruction is transferred to the program counter (PC) and program branches. The displacement value is treated as signed two's complement data $(-128$ to +127$)$ and bit 7 becomes a sign bit. Thus, relative addressing causes a branch to an address within the range of -128 to +127 , relative to the first address of the next instruction.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

## [Illustration]



When $S=0$, all bits of $\alpha$ are 0 .
When $S=1$, all bits of $\alpha$ are 1 .

### 3.1.2 Immediate addressing

## [Function]

Immediate data in the instruction word is transferred to the program counter (PC) and program branches.
This function is carried out when the CALL !addr16 or BR laddr16 instruction is executed.
The CALL !addr16 and BR !addr16 instructions can be used to branch to any address within the memory spaces.

## [Illustration]

In case of CALL !addr16 or BR !addr16 instruction


### 3.1.3 Table indirect addressing

## [Function]

Table contents (branch destination address) of a particular location, addressed by the immediate data of bits 1 to 5 of an instruction code are transferred to the program counter (PC), and program branches.

Table indirect addressing is performed when the CALLT [addr5] instruction is executed. This instruction references the address stored in the memory table from 40 H to 7 FH , and allows branching to the entire memory space.

## [Illustration]



### 3.1.4 Register addressing

## [Function]

Register pair (AX) contents specified with an instruction word are transferred to the program counter (PC) and program branches.

This function is carried out when the BR AX instruction is executed.

## [Illustration]



### 3.2 Addressing of Operand Address

The following methods are available to specify the register and memory (addressing) which undergo manipulation during instruction execution.

### 3.2.1 Direct addressing

## [Function]

This addressing directly addresses a memory to be manipulated with immediate data in an instruction word.

## [Operand format]

| Operand |  | Description |
| :--- | :--- | :--- |
| addr16 | Label or 16-bit immediate data |  |

## [Description example]

MOV A, !FE00H; When setting !addr16 to FE00H

$$
\begin{array}{|c|cccccccc|}
\hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\
\text { Instruction code OP code } \\
& \begin{array}{|llllllll|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array} & \begin{array}{|llllllll|}
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
\hline
\end{array} & \text { FEH }
\end{array}
$$

## [IIlustration]



### 3.2.2 Short direct addressing

## [Function]

This addressing directly addresses memory to be manipulated in the fixed space with the 8 -bit data in an instruction word.

This addressing is applied to the 256 -byte fixed space of FE20H to FF1FH. An internal high-speed RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H-FF1FH) to which short direct addressing is applied constitutes only part of the overall SFR area. In this area, ports that are frequently accessed in a program and a compare register of the timer/event counter are mapped, and these SFRs can be manipulated with a small number of bytes and clocks.

When 8 -bit immediate data is 20 H to FFH, bit 8 of an effective address is set to 0 . When it is 00 H to 1 FH , bit 8 is set to 1 . See Illustration below.

## [Operand format]

| Operand |  |
| :--- | :--- |
| saddr | Label or FE20H to FF1FH immediate data |
| saddrp | Label or FE20H to FF1FH immediate data (even address only) |

## [Description example]

MOV FE30H, \#50H; When setting saddr to FE30H and the immediate data to 50 H

[Illustration]


When 8 -bit immediate data is 20 H to $\mathrm{FFH}, \alpha=0$. When 8 -bit immediate data is 00 H to $1 \mathrm{FH}, \alpha=1$.

### 3.2.3 Special function register (SFR) addressing

## [Function]

This addressing is to address special function registers (SFRs) mapped to the memory with the 8-bit immediate data in an instruction word.

This addressing is applied to the 240-byte spaces of FFOOH to FFCFH and FFEOH to FFFFH. However, the SFRs mapped at FF00H to FF1FH can also be accessed by means of short direct addressing.

## [Operand format]

| Operand |  |
| :--- | :--- |
| sfr | Special function register name |

## [Description example]

MOV PMO, A; When selecting PM0 for sfr

$$
\begin{aligned}
& \text { Instruction code } \quad \begin{array}{|llllllll|}
\hline 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\
\hline
\end{array} \\
& \begin{array}{llllllll}
0 & 0 & 1 & 0 & 0 & 0 & 0 & 0
\end{array}
\end{aligned}
$$

[IIlustration]


### 3.2.4 Register addressing

## [Function]

This addressing is to access a general-purpose register by specifying it as an operand. The general-purpose register to be accessed is specified with a register specification code in an instruction code or function name.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8 -bit register is specified, one of the eight registers is specified with 3 bits (register specification code) in the instruction code.

## [Operand format]

| Operand |  | Description |
| :--- | :--- | :--- |
| $r$ | $X, A, C, B, E, D, L, H$ |  |
| $r p$ | $A X, B C, D E, H L$ |  |

'r' and 'rp' can be described with absolute names (R0 to R7 and RP0 to RP3) as well as functional names (X, A, $C, B, E, D, L, H, A X, B C, D E$, and $H L$ ).

## [Description example]

MOV A, C; When selecting the $C$ register for $r$

Instruction code $\quad$| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



INCW DE; When selecting the DE register pair for rp


### 3.2.5 Register indirect addressing

## [Function]

This addressing is to address memory using the contents of the special register pair as an operand. The register pair to be accessed is specified with the register pair specification code in an instruction code. This addressing can be carried out for the entire memory space.

## [Operand format]

| Operand |  | Description |
| :---: | :--- | :--- |
| - | $[\mathrm{DE}],[\mathrm{HL}]$ |  |

## [Description example]

MOV A, [DE]; When selecting register pair [DE]

Instruction code $\quad$| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## [IIlustration]



### 3.2.6 Based addressing

## [Function]

This addressing is to address the memory by using the result of adding 8-bit immediate data to the contents of the base register, i.e., the HL register pair. The addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for the entire memory space.

## [Operand format]

| Operand |  | Description |
| :---: | :--- | :--- |
| - | $[H L+$ byte $]$ |  |

## [Description example]

MOV A, $[\mathrm{HL}+10 \mathrm{H}]$; When setting "byte" to 10 H

Instruction code $\quad 0$| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.2.7 Stack addressing

## [Function]

This addressing is to indirectly address the stack area with the stack pointer (SP) contents.
This addressing method is automatically employed when the PUSH, POP, subroutine call, or RETURN instructions is executed or when the register is saved/restored upon generation of an interrupt request.

Stack addressing can address the internal high-speed RAM area only.

## [Description example]

In the case of PUSH DE

## CHAPTER 4 INSTRUCTION SET

This chapter lists the instruction set of the $78 \mathrm{~K} / 0$ S Series. The instructions are common to all $78 \mathrm{~K} / 0 \mathrm{~S}$ Series products.

### 4.1 Operation

### 4.1.1 Operand representation and description formats

In the operand column of each instruction, an operand is described according to the description format for operand representation of that instruction (for details, refer to the assembler specifications). When there are two or more description methods, select one of them. Uppercase characters, \#, !, \$ and [ ] are keywords and must be described as is. Each symbol has the following meaning.

- \# : Immediate data
- ! : Absolute address
- \$ : Relative address
- [ ] : Indirect address

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe \#, !, \$, or [ ].

For operand register description formats, $r$ and $r p$, either functional names ( $X, A, C$, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be described.

Table 4-1. Operand Representation and Description Formats

| Operand | Description Format |
| :---: | :---: |
| $\left\lvert\, \begin{aligned} & \text { rp } \\ & \text { sfr } \end{aligned}\right.$ | $X(R 0), A(R 1), C(R 2), B(R 3), E(R 4), D(R 5), L(R 6), H(R 7)$ AX (RP0), BC (RP1), DE (RP2), HL (RP3) <br> Special function register symbol |
| saddr saddrp | FE20H to FF1FH Immediate data or labels FE20H to FF1FH Immediate data or labels (even addresses only) |
| addr16 <br> addr5 | 0000 H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions) 0040 H to 007FH Immediate data or labels (even addresses only) |
| word <br> byte <br> bit | 16-bit immediate data or label <br> 8-bit immediate data or label <br> 3-bit immediate data or label |

Remark Refer to the User's Manual of each product for symbols of special function registers.

### 4.1.2 Description of operation column

A: A register; 8-bit accumulator
X: $\quad \mathrm{X}$ register
B: B register
C: $\quad$ C register
D: D register
E: E register
H: H register
L: L register
AX: AX register pair; 16-bit accumulator
BC: $\quad B C$ register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer
PSW: Program status word
CY: Carry flag
AC: Auxiliary carry flag
Z: Zero flag
IE: Interrupt request enable flag
NMIS: Non-maskable interrupt servicing flag
( ): Memory contents indicated by address or register contents in parentheses
$\mathrm{X}_{\mathrm{H}}, \mathrm{X}_{\mathrm{L}}$ : Higher 8 bits and lower 8 bits of 16-bit register
$\wedge$ : Logical product (AND)
v: Logical sum (OR)
$\forall$ : Exclusive logical sum (exclusive OR)
-: Inverted data
addr16: 16-bit immediate data or label
jdisp8: $\quad$ Signed 8-bit data (displacement value)

### 4.1.3 Description of flag column

(Blank): Not affected
0: Cleared to 0
1: $\quad$ Set to 1
$x: \quad$ Set/cleared according to the result
$R$ : $\quad$ Previously saved value is restored

### 4.1.4 Description of clock column

The number of clock cycles during instruction execution is outlined as follows.
One instruction clock cycle is equal to one CPU clock cycle (fcPu) selected by the processor clock control register (PCC).

The operation list is shown below.

### 4.1.5 Operation list

| Mnemonic | Operand |  | Byte | Clock | Operation | Flag |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Z | AC CY |
| MOV | r, \#byte |  | 3 | 6 | $r \leftarrow$ byte |  |  |
|  | saddr, \#byte |  | 3 | 6 | (saddr) $\leftarrow$ byte |  |  |
|  | sfr, \#byte |  | 3 | 6 | $\mathrm{sfr} \leftarrow$ byte |  |  |
|  | A, r | Note 1 | 2 | 4 | $A \leftarrow r$ |  |  |
|  | r, A | Note 1 | 2 | 4 | $r \leftarrow A$ |  |  |
|  | A, saddr |  | 2 | 4 | $\mathrm{A} \leftarrow$ (saddr) |  |  |
|  | saddr, A |  | 2 | 4 | (saddr) $\leftarrow \mathrm{A}$ |  |  |
|  | A, sfr |  | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{sfr}$ |  |  |
|  | sfr, A |  | 2 | 4 | $\mathrm{sfr} \leftarrow \mathrm{A}$ |  |  |
|  | A, laddr16 |  | 3 | 8 | A $\leftarrow$ (addr16) |  |  |
|  | !addr16, A |  | 3 | 8 | (addr16) $\leftarrow$ A |  |  |
|  | PSW, \#byte |  | 3 | 6 | PSW $\leftarrow$ byte | $\times$ | $\times \times$ |
|  | A, PSW |  | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{PSW}$ |  |  |
|  | PSW, A |  | 2 | 4 | $\mathrm{PSW} \leftarrow \mathrm{A}$ | $\times$ | $\times \times$ |
|  | A, [DE] |  | 1 | 6 | $A \leftarrow(D E)$ |  |  |
|  | [DE], A |  | 1 | 6 | $(\mathrm{DE}) \leftarrow \mathrm{A}$ |  |  |
|  | A, [HL] |  | 1 | 6 | $A \leftarrow(H L)$ |  |  |
|  | [HL], A |  | 1 | 6 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ |  |  |
|  | A, [HL + byte] |  | 2 | 6 | $\mathrm{A} \leftarrow(\mathrm{HL}+$ byte $)$ |  |  |
|  | [HL + byte], A |  | 2 | 6 | $(\mathrm{HL}+$ byte $) \leftarrow \mathrm{A}$ |  |  |
| XCH | A, X |  | 1 | 4 | $\mathrm{A} \leftrightarrow \mathrm{X}$ |  |  |
|  | A, r | Note 2 | 2 | 6 | $A \leftrightarrow r$ |  |  |
|  | A, saddr |  | 2 | 6 | $\mathrm{A} \leftrightarrow$ (saddr) |  |  |
|  | A, sfr |  | 2 | 6 | $\mathrm{A} \leftrightarrow \mathrm{sfr}$ |  |  |
|  | A, [DE] |  | 1 | 8 | $\mathrm{A} \leftrightarrow$ (DE) |  |  |
|  | A, [HL] |  | 1 | 8 | $A \leftrightarrow(H L)$ |  |  |
|  | A, [HL + byte] |  | 2 | 8 | $\mathrm{A} \leftrightarrow(\mathrm{HL}+$ byte $)$ |  |  |

Notes 1. Except $r=A$.
2. Except $r=A, X$.

Remark One instruction clock cycle is equal to one CPU clock (fcpu) cycle selected by the processor clock control register (PCC).

| Mnemonic | Operand |  | Byte | Clock | Operation | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Z | AC | CY |
| MOVW | rp, \#word |  | 3 | 6 | $\mathrm{rp} \leftarrow$ word |  |  |  |
|  | AX, saddrp |  | 2 | 6 | $\mathrm{AX} \leftarrow$ (saddrp) |  |  |  |
|  | saddrp, AX |  | 2 | 8 | (saddrp) $\leftarrow$ AX |  |  |  |
|  | AX, rp | Note | 1 | 4 | $A X \leftarrow r p$ |  |  |  |
|  | rp, AX | Note | 1 | 4 | $\mathrm{rp} \leftarrow \mathrm{AX}$ |  |  |  |
| XCHW | AX, rp | Note | 1 | 8 | $A X \leftrightarrow r p$ |  |  |  |
| ADD | A, \#byte |  | 2 | 4 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+$ byte | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte |  | 3 | 6 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) + byte | $\times$ | $\times$ | $\times$ |
|  | A, r |  | 2 | 4 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\mathrm{r}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr |  | 2 | 4 | A, CY $\leftarrow \mathrm{A}+$ (saddr) | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 |  | 3 | 8 | A, CY $\leftarrow \mathrm{A}+$ ( addr16) | $\times$ | $\times$ | $\times$ |
|  | A, [HL] |  | 1 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL})$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL + byte] |  | 2 | 6 | A, CY $\leftarrow \mathrm{A}+(\mathrm{HL}+$ byte $)$ | $\times$ | $\times$ | $\times$ |
| ADDC | A, \#byte |  | 2 | 4 | A, CY $\leftarrow \mathrm{A}+$ byte + CY | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte |  | 3 | 6 | (saddr), CY $\leftarrow$ (saddr) + byte + CY | $\times$ | $\times$ | $\times$ |
|  | A, r |  | 2 | 4 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\mathrm{r}+\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr |  | 2 | 4 | A, CY $\leftarrow \mathrm{A}+$ (saddr) +CY | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 |  | 3 | 8 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+($ addr16 $)+\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL] |  | 1 | 6 | $A, C Y \leftarrow A+(H L)+C Y$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL + byte] |  | 2 | 6 | $A, C Y \leftarrow A+(H L+$ byte $)+C Y$ | $\times$ | $\times$ | $\times$ |
| SUB | A, \#byte |  | 2 | 4 | A, CY $\leftarrow \mathrm{A}$ - byte | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte |  | 3 | 6 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) - byte | $\times$ | $\times$ | $\times$ |
|  | A, r |  | 2 | 4 | A, $\mathrm{CY} \leftarrow \mathrm{A}-\mathrm{r}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr |  | 2 | 4 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-$ (saddr) | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 |  | 3 | 8 | A, CY $\leftarrow \mathrm{A}-($ addr16) | $\times$ | $\times$ | $\times$ |
|  | A, [HL] |  | 1 | 6 | $A, C Y \leftarrow A-(H L)$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL + byte] |  | 2 | 6 | A, CY $\leftarrow \mathrm{A}-(\mathrm{HL}+$ byte $)$ | $\times$ | $\times$ | $\times$ |

Note Only when $r p=B C, D E$, or HL.

Remark One instruction clock cycle is equal to one CPU clock (fcpu) cycle selected by the processor clock control register (PCC).

| Mnemonic | Operand | Byte | Clock | Operation | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z | AC | CY |
| SUBC | A, \#byte | 2 | 4 | A, CY $\leftarrow \mathrm{A}$ - byte - CY | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) - byte - CY | $\times$ | $\times$ | $\times$ |
|  | A, r | 2 | 4 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-\mathrm{r}-\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr | 2 | 4 | A, CY $\leftarrow \mathrm{A}-$ (saddr) - CY | $\times$ | $\times$ | $\times$ |
|  | A, laddr16 | 3 | 8 | A, CY $\leftarrow \mathrm{A}-($ addr 16$)-\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL] | 1 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL + byte] | 2 | 6 | $A, C Y \leftarrow A-(H L+$ byte $)-C Y$ | $\times$ | $\times$ | $\times$ |
| AND | A, \#byte | 2 | 4 | $A \leftarrow A \wedge$ byte | $\times$ |  |  |
|  | saddr, \#byte | 3 | 6 | ( saddr) $\leftarrow$ ( saddr) ${ }^{\text {a byte }}$ | $\times$ |  |  |
|  | A, r | 2 | 4 | $A \leftarrow A \wedge r$ | $\times$ |  |  |
|  | A, saddr | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{A} \wedge$ (saddr) | $\times$ |  |  |
|  | A, !addr16 | 3 | 8 | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{addr} 16)$ | $\times$ |  |  |
|  | A, [HL] | 1 | 6 | $A \leftarrow A \wedge(H L)$ | $\times$ |  |  |
|  | A, [HL + byte] | 2 | 6 | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{HL}+$ byte $)$ | $\times$ |  |  |
| OR | A, \#byte | 2 | 4 | $\mathrm{A} \leftarrow$ Avbyte | $\times$ |  |  |
|  | saddr, \#byte | 3 | 6 | ( saddr) $\leftarrow$ ( saddr) ${ }^{\text {b byte }}$ | $\times$ |  |  |
|  | A, r | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{r}$ | $\times$ |  |  |
|  | A, saddr | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{A} \vee$ (saddr) | $\times$ |  |  |
|  | A, !addr16 | 3 | 8 | $A \leftarrow A \vee(\mathrm{addr} 16)$ | $\times$ |  |  |
|  | A, [HL] | 1 | 6 | $A \leftarrow A \vee(H L)$ | $\times$ |  |  |
|  | A, [HL + byte] | 2 | 6 | $A \leftarrow A \vee(H L+$ byte $)$ | $\times$ |  |  |
| XOR | A, \#byte | 2 | 4 | $A \leftarrow A *$ byte | $\times$ |  |  |
|  | saddr, \#byte | 3 | 6 | ( saddr) $\leftarrow$ ( saddr) ¢byte | $\times$ |  |  |
|  | A, r | 2 | 4 | $A \leftarrow A \forall r$ | $\times$ |  |  |
|  | A, saddr | 2 | 4 | $A \leftarrow A \forall$ (saddr) | $\times$ |  |  |
|  | A, !addr16 | 3 | 8 | $A \leftarrow A \forall($ addr16 $)$ | $\times$ |  |  |
|  | A, [HL] | 1 | 6 | $A \leftarrow A \forall(H L)$ | $\times$ |  |  |
|  | A, [HL + byte] | 2 | 6 | $A \leftarrow A \forall(H L+$ byte $)$ | $\times$ |  |  |
| CMP | A, \#byte | 2 | 4 | A - byte | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr) - byte | $\times$ | $\times$ | $\times$ |
|  | A, r | 2 | 4 | A - r | $\times$ | $\times$ | $\times$ |
|  | A, saddr | 2 | 4 | A - (saddr) | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 | 3 | 8 | A - (addr16) | $\times$ | $\times$ | $\times$ |
|  | A, [HL] | 1 | 6 | A - (HL) | $\times$ | $\times$ | $\times$ |
|  | A, [HL + byte] | 2 | 6 | A - (HL + byte) | $\times$ | $\times$ | $\times$ |

Remark One instruction clock cycle is equal to one CPU clock (fcPu) cycle selected by the processor clock control register (PCC).

| Mnemonic | Operand | Byte | Clock | Operation | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z | AC | CY |
| ADDW | AX, \#word | 3 | 6 | $A X, C Y \leftarrow A X+$ word | $\times$ | $\times$ | $\times$ |
| SUBW | AX, \#word | 3 | 6 | $A X, C Y \leftarrow A X$ - word | $\times$ | $\times$ | $\times$ |
| CMPW | AX, \#word | 3 | 6 | AX - word | $\times$ | $\times$ | $\times$ |
| INC | r | 2 | 4 | $r \leftarrow r+1$ | $\times$ | $\times$ |  |
|  | saddr | 2 | 4 | (saddr) $\leftarrow$ (saddr) +1 | $\times$ | $\times$ |  |
| DEC | r | 2 | 4 | $r \leftarrow r-1$ | $\times$ | $\times$ |  |
|  | saddr | 2 | 4 | (saddr) $\leftarrow$ (saddr) - 1 | $\times$ | $\times$ |  |
| INCW | rp | 1 | 4 | $\mathrm{rp} \leftarrow \mathrm{rp}+1$ |  |  |  |
| DECW | rp | 1 | 4 | $\mathrm{rp} \leftarrow \mathrm{rp}-1$ |  |  |  |
| ROR | A, 1 | 1 | 2 | $\left(C Y, A_{7} \leftarrow A_{0}, A_{m-1} \leftarrow A_{m}\right) \times 1$ |  |  | $\times$ |
| ROL | A, 1 | 1 | 2 | $\left(C Y, A_{0} \leftarrow A_{7}, A_{m+1} \leftarrow A_{m}\right) \times 1$ |  |  | $\times$ |
| RORC | A, 1 | 1 | 2 | $\left(C Y \leftarrow A_{0}, A_{7} \leftarrow C Y, A_{m-1} \leftarrow A_{m}\right) \times 1$ |  |  | $\times$ |
| ROLC | A, 1 | 1 | 2 | $\left(C Y \leftarrow A_{7}, A_{0} \leftarrow C Y, A_{m+1} \leftarrow A_{m}\right) \times 1$ |  |  | $\times$ |
| SET1 | saddr.bit | 3 | 6 | (saddr.bit) $\leftarrow 1$ |  |  |  |
|  | sfr.bit | 3 | 6 | sfr.bit $\leftarrow 1$ |  |  |  |
|  | A.bit | 2 | 4 | A.bit $\leftarrow 1$ |  |  |  |
|  | PSW.bit | 3 | 6 | PSW.bit $\leftarrow 1$ | $\times$ | $\times$ | $\times$ |
|  | [HL].bit | 2 | 10 | (HL). $\mathrm{bit} \leftarrow 1$ |  |  |  |
| CLR1 | saddr.bit | 3 | 6 | (saddr.bit) $\leftarrow 0$ |  |  |  |
|  | sfr.bit | 3 | 6 | sfr.bit $\leftarrow 0$ |  |  |  |
|  | A.bit | 2 | 4 | A.bit $\leftarrow 0$ |  |  |  |
|  | PSW.bit | 3 | 6 | PSW.bit $\leftarrow 0$ | $\times$ | $\times$ | $\times$ |
|  | [HL].bit | 2 | 10 | (HL). bit $\leftarrow 0$ |  |  |  |
| SET1 | CY | 1 | 2 | $\mathrm{CY} \leftarrow 1$ |  |  | 1 |
| CLR1 | CY | 1 | 2 | $\mathrm{CY} \leftarrow 0$ |  |  | 0 |
| NOT1 | CY | 1 | 2 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  | $\times$ |
| CALL | !addr16 | 3 | 6 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+3) \mathrm{H},(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+3) \mathrm{L}, \\ & \mathrm{PC} \leftarrow \text { addr16, SP } \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |
| CALLT | [addr5] | 1 | 8 | $\left\lvert\, \begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+1) \text { н, }(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+1) \mathrm{L}, \\ & \mathrm{PCH} \leftarrow(00000000, \text { addr5 + 1) }, \\ & \mathrm{PCL} \leftarrow(00000000, \text { addr5 }), \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}\right.$ |  |  |  |

Remark One instruction clock cycle is equal to one CPU clock (fcpu) cycle selected by the processor clock control register (PCC).

| Mnemonic | Operand | Byte | Clock | Operation | Flag |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z | AC CY |
| RET |  | 1 | 6 | $\mathrm{PCH} \leftarrow(\mathrm{SP}+1), \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
| RETI |  | 1 | 8 | $\begin{aligned} & \mathrm{PCH} \leftarrow(\mathrm{SP}+1), \mathrm{PCL} \leftarrow(\mathrm{SP}), \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+3, \mathrm{NMIS} \leftarrow 0 \end{aligned}$ | R | $R \quad R$ |
| PUSH | PSW | 1 | 2 | $(S P-1) \leftarrow P S W, S P \leftarrow S P-1$ |  |  |
|  | rp | 1 | 4 | $(\mathrm{SP}-1) \leftarrow \mathrm{rpH},(\mathrm{SP}-2) \leftarrow \mathrm{rpL}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |  |
| POP | PSW | 1 | 4 | $\mathrm{PSW} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+1$ | R | $R \quad R$ |
|  | rp | 1 | 6 | $\mathrm{rpH} \leftarrow(\mathrm{SP}+1), \mathrm{rpL} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
| MOVW | SP,AX | 2 | 8 | $\mathrm{SP} \leftarrow \mathrm{AX}$ |  |  |
|  | AX,SP | 2 | 6 | $A X \leftarrow S P$ |  |  |
| BR | !addr16 | 3 | 6 | $\mathrm{PC} \leftarrow$ addr 16 |  |  |
|  | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 |  |  |
|  | AX | 1 | 6 | $\mathrm{PC}+\leftarrow \mathrm{A}, \mathrm{PCL} \leftarrow \mathrm{X}$ |  |  |
| BC | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=1$ |  |  |
| BNC | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=0$ |  |  |
| BZ | \$addr16 | 2 | 6 | $P C \leftarrow P C+2+j d i s p 8$ if $Z=1$ |  |  |
| BNZ | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{jdisp8}$ if $\mathrm{Z}=0$ |  |  |
| BT | saddr.bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+\mathrm{jdisp} 8$ if (saddr.bit) $=1$ |  |  |
|  | sfr.bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr.bit $=1$ |  |  |
|  | A.bit, \$addr16 | 3 | 8 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if A. bit $=1$ |  |  |
|  | PSW.bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if PSW.bit $=1$ |  |  |
| BF | saddr.bit, \$addr16 | 4 | 10 | $P C \leftarrow P C+4+j d i s p 8$ if (saddr.bit) $=0$ |  |  |
|  | sfr.bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr.bit $=0$ |  |  |
|  | A.bit, \$addr16 | 3 | 8 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $\mathrm{A} . \mathrm{bit}=0$ |  |  |
|  | PSW.bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if PSW.bit $=0$ |  |  |
| DBNZ | B, \$addr16 | 2 | 6 | $\mathrm{B} \leftarrow \mathrm{B}-1$, then $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{B} \neq 0$ |  |  |
|  | C, \$addr16 | 2 | 6 | $\mathrm{C} \leftarrow \mathrm{C}-1$, then $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{C} \neq 0$ |  |  |
|  | saddr, \$addr16 | 3 | 8 | $\begin{aligned} & (\text { saddr }) \leftarrow(\text { saddr })-1, \text { then } \\ & P C \leftarrow P C+3+\text { jdisp8 if }(\text { saddr }) \neq 0 \end{aligned}$ |  |  |
| NOP |  | 1 | 2 | No Operation |  |  |
| EI |  | 3 | 6 | $\mathrm{IE} \leftarrow 1$ (Enable Interrupt) |  |  |
| DI |  | 3 | 6 | IE $\leftarrow 0$ (Disable Interrupt) |  |  |
| HALT |  | 1 | 2 | Set HALT Mode |  |  |
| STOP |  | 1 | 2 | Set STOP Mode |  |  |

Remark One instruction clock cycle is equal to one CPU clock (fcPu) cycle selected by the processor clock control register (PCC).

### 4.1.6 Instruction list by addressing

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, PUSH, POP, DBNZ

| 2nd operand <br> 1st operand | \#byte | A | r | sfr | saddr | laddr16 | PSW | [DE] | [ HL ] | [HL + byte] | \$addr16 | 1 | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  | $\begin{aligned} & \text { MOV }^{\text {Note }} \\ & \text { XCH } \\ & \text { Note } \\ & \text { ADD } \\ & \text { ADDC } \\ & \text { SUB } \\ & \text { SUBC } \\ & \text { AND } \\ & \text { OR } \\ & \text { XOR } \\ & \text { CMP } \end{aligned}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  | ROR <br> ROL <br> RORC <br> ROLC |  |
| r | MOV | MOV ${ }^{\text {Note }}$ |  |  |  |  |  |  |  |  |  |  | INC |
| B, C |  |  |  |  |  |  |  |  |  |  | DBNZ |  |  |
| sfr | MOV | MOV |  |  |  |  |  |  |  |  |  |  |  |
| saddr | MOV <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV |  |  |  |  |  |  |  |  | DBNZ |  | $\left\lvert\, \begin{array}{\|l\|l} \text { INC } \\ \text { DEC } \end{array}\right.$ |
| !addr16 |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| PSW | MOV | MOV |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| [DE] |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| [ HL ] |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| [HL + byte] |  | MOV |  |  |  |  |  |  |  |  |  |  |  |

Note Except $r=A$.
(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

| 2nd operand <br> 1st operand | \#word | AX | $r p^{\text {Note }}$ | saddrp | SP | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AX | ADDW SUBW CMPW |  | MOVW <br> XCHW | MOVW | MOVW |  |
| rp | MOVW | MOVW ${ }^{\text {Note }}$ |  |  |  | INCW <br> DECW <br> PUSH <br> POP |
| saddrp |  | MOVW |  |  |  |  |
| SP |  | MOVW |  |  |  |  |

Note Only when $r p=B C, D E, H L$.
(3) Bit manipulation instructions

SET1, CLR1, NOT1, BT, BF

| 2nd operand |  | \$saddr |
| :--- | :--- | :--- |
| 1st operand |  | None |
| A.bit | BT <br> BF | SET1 <br> CLR1 |
| sfr.bit | BT | BET1 <br> CLR1 |
| saddr.bit | BT <br> BF | SET1 <br> CLR1 |
| PSW.bit | BT <br> BF | SET1 <br> CLR1 |
| HL].bit |  | SET1 <br> CLR1 |
| CY |  | SET1 <br> CLR1 <br> NOT1 |

(4) Call instructions/branch instructions

CALL, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, DBNZ

| 2nd operand | AX | !addr16 | [addr5] | \$addr16 |
| :--- | :--- | :--- | :--- | :--- |
| 1st operand |  |  |  |  |
| Basic instructions | BR | CALL <br> BR | CALLT | BR <br> BC |
|  |  |  |  | BNC <br> BZ |
|  |  |  |  | BNZ |
| Compound instructions |  |  |  | DBNZ |

(5) Other instructions

RET, RETI, NOP, EI, DI, HALT, STOP

### 4.2 Instruction Codes

### 4.2.1 Description of instruction code table

$r$

| $R_{2}$ | $R_{1}$ | $R_{0}$ | reg |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $R 0$ | X |
| 0 | 0 | 1 | $R 1$ | $A$ |
| 0 | 1 | 0 | $R 2$ | $C$ |
| 0 | 1 | 1 | $R 3$ | $B$ |
| 1 | 0 | 0 | $R 4$ | $E$ |
| 1 | 0 | 1 | $R 5$ | $D$ |
| 1 | 1 | 0 | $R 6$ | $L$ |
| 1 | 1 | 1 | $R 7$ | $H$ |

rp

| $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | reg-pair |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{RP0}$ | AX |
| 0 | 1 | RP 1 | BC |
| 1 | 0 | RP 2 | DE |
| 1 | 1 | RP 3 | HL |

$\mathrm{Bn}: \quad$ Immediate data corresponding to "bit"
Data: 8-bit immediate data corresponding to "byte"
Low/High byte: 16-bit immediate data corresponding to "word"
Saddr-offset: 16-bit address lower 8-bit offset data corresponding to "saddr"
Sfr-offset: sfr 16-bit address lower 8-bit offset data
Low/High addr: 16-bit immediate data corresponding to "addr16"
jdisp: $\quad$ Signed two's complement data (8 bits) of relative address distance between the start and branch addresses of the next instruction
ta to 0 : $\quad 5$ bits of immediate data corresponding to "addr5"

### 4.2.2 Instruction code list

| Mnemonic | Operand | Instruction Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1 | B2 | B3 | B4 |
| MOV | r, \#byte | $\begin{array}{llllllll}0 & 0 & 0 & 0 & 1 & 0 & 1 & 0\end{array}$ | $\begin{array}{lllllllllllllllll}1 & 1 & 1 & R_{2} R_{0} 1\end{array}$ | Data |  |
|  | saddr, \#byte | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}$ | Saddr-offset | Data |  |
|  | sfr, \#byte | 1 1 1 1 0 1 1 1 | Sfr-offset | Data |  |
|  | A, r Note 1 | 0000010010 | $0010 R_{2} R_{1} R_{0} 1$ |  |  |
|  | r, A $\quad$ Note 1 | $\begin{array}{llllllll}0 & 0 & 0 & 0 & 1 & 0 & 1 & 0\end{array}$ | $\begin{array}{lllllllllll}1 & 1 & 1 & 0 & R_{2} R_{1} R_{0} 1\end{array}$ |  |  |
|  | A, saddr | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1 & 0 & 1\end{array}$ | Saddr-offset |  |  |
|  | saddr, A | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 1 & 0 & 1\end{array}$ | Saddr-offset |  |  |
|  | A, sfr | $\begin{array}{lllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1\end{array}$ | Sfr-offset |  |  |
|  | sfr, A | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 1 & 1 & 1\end{array}$ | Sfr-offset |  |  |
|  | A, !addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1\end{array}$ | Low addr | High addr |  |
|  | !addr16, A | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 1 & 0 & 0 & 1\end{array}$ | Low addr | High addr |  |
|  | PSW, \#byte | $\begin{array}{llllllll}1 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}$ | $\begin{array}{lllllllll}0 & 0 & 0 & 1 & 1 & 1 & 1 & 0\end{array}$ | Data |  |
|  | A, PSW | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1 & 0 & 1\end{array}$ | $\begin{array}{lllllllll}0 & 0 & 0 & 1 & 1 & 1 & 1 & 0\end{array}$ |  |  |
|  | PSW, A | 1 1 1 0 0 1 0 1 |  |  |  |
|  | A, [DE] | 0 0 1 0 1 0 1 1 |  |  |  |
|  | [DE], A | $\begin{array}{lllllllll}1 & 1 & 1 & 0 & 1 & 0 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL] | 0 0 1 0 1 1 1 1 |  |  |  |
|  | [HL], A | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | 0 0 1 0 1 1 0 1 | Data |  |  |
|  | [HL + byte], A | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 1 & 1 & 0 & 1\end{array}$ | Data |  |  |
| XCH | A, X | $\begin{array}{llllllll}1 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ |  |  |  |
|  | A, r Note 2 | 0000010010 | $00000 R_{2} R_{1} R_{0} 1$ |  |  |
|  | A, saddr | $\begin{array}{lllllllll}0 & 0 & 0 & 0 & 0 & 1 & 0 & 1\end{array}$ | Saddr-offset |  |  |
|  | A, sfr | $\begin{array}{lllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1\end{array}$ | Sfr-offset |  |  |
|  | A, [DE] | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 1 & 0 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL] | 0 0 0 0 1 1 1 1 |  |  |  |
|  | A, [HL + byte] | $\begin{array}{llllllll}0 & 0 & 0 & 0 & 1 & 1 & 0 & 1\end{array}$ | Data |  |  |
| MOVW | rp, \#word |  | Low byte | High byte |  |
|  | AX, saddrp | $\begin{array}{llllllll}1 & 1 & 0 & 1 & 0 & 1 & 1 & 0\end{array}$ | Saddr-offset |  |  |
|  | saddrp, AX | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ | Saddr-offset |  |  |
|  | AX, rp $\quad$ Note 3 |  |  |  |  |
|  | rp, AX Note ${ }^{\text {a }}$ |  |  |  |  |
| XCHW | $\mathrm{AX}, \mathrm{rp} \quad$ Note 3 |  |  |  |  |

Notes 1. Except $r=A$.
2. Except $r=A, X$.
3. Only when $r p=B C, D E$, or HL.

| Mnemonic | Operand | Instruction Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1 | B2 | B3 | B4 |
| ADD | A, \#byte | 1000000011 | Data |  |  |
|  | saddr, \#byte | 10000001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | $1000 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | 10000101 | Saddr-offset |  |  |
|  | A, !addr16 | 100001001 | Low addr | High addr |  |
|  | A, [HL] | $1 \begin{array}{llllllll} & 0 & 0 & 0 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | 1000001101 | Data |  |  |
| ADDC | A, \#byte | 1001000011 | Data |  |  |
|  | saddr, \#byte | 10100001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | $1010 R_{2} R_{1} R_{0} 1$ |  |  |
|  | A, saddr | 10100101 | Saddr-offset |  |  |
|  | A, !addr16 | 1001001001 | Low addr | High addr |  |
|  | A, [HL] | $1 \begin{array}{llllllll} & 0 & 1 & 0 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | 10010011001 | Data |  |  |
| SUB | A, \#byte | 1000100011 | Data |  |  |
|  | saddr, \#byte | 10010001 | Saddr-offset | Data |  |
|  | A, r | 000001010 | 1001 R2R1 $\mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | 100010101 | Saddr-offset |  |  |
|  | A, !addr16 | 100011001 | Low addr | High addr |  |
|  | A, [HL] | 10001111111 |  |  |  |
|  | A, [HL + byte] | $1 \begin{array}{llllllll} & 0 & 0 & 1 & 1 & 0 & 1\end{array}$ | Data |  |  |
| SUBC | A, \#byte | $1 \begin{array}{llllllll}1 & 0 & 1 & 1 & 0 & 0 & 1 & 1\end{array}$ | Data |  |  |
|  | saddr, \#byte | 1001100001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | 1011 R2 $\mathrm{R}_{1} \mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | 1001100101 | Saddr-offset |  |  |
|  | A, !addr16 | 1001110001 | Low addr | High addr |  |
|  | A, [HL] | $1 \begin{array}{llllllll} & 0 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | $1 \begin{array}{llllllll} & 0 & 1 & 1 & 1 & 1 & 0 & 1\end{array}$ | Data |  |  |
| AND | A, \#byte | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 1\end{array}$ | Data |  |  |
|  | saddr, \#byte | 01100001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | $0110 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | 0101000101 | Saddr-offset |  |  |
|  | A, !addr16 | $\begin{array}{lllllllll}0 & 1 & 1 & 0 & 1 & 0 & 0 & 1\end{array}$ | Low addr | High addr |  |
|  | A, [HL] | $\begin{array}{lllllllll}0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & \end{array}$ | Data |  |  |


| Mnemonic | Operand | Instruction Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1 | B2 | B3 | B4 |
| OR | A, \#byte | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 1\end{array}$ | Data |  |  |
|  | saddr, \#byte | 0101100001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | 0 1 1 1 R $\mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | $0 \begin{array}{llllllll}0 & 1 & 1 & 0 & 1 & 1\end{array}$ | Saddr-offset |  |  |
|  | A, !addr16 | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 1 & 0 & 0 & 1\end{array}$ | Low addr | High addr |  |
|  | A, [HL] | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 1 & 0 & 1\end{array}$ | Data |  |  |
| XOR | A, \#byte | 01000011 | Data |  |  |
|  | saddr, \#byte | 01000001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | $0100 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | 01000101 | Saddr-offset |  |  |
|  | A, !addr16 | 01001001 | Low addr | High addr |  |
|  | A, [HL] | $0 \begin{array}{lllllllll}0 & 1 & 0 & 0 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | 010001101 | Data |  |  |
| CMP | A, \#byte | 000010011 | Data |  |  |
|  | saddr, \#byte | 000100001 | Saddr-offset | Data |  |
|  | A, r | 00001010 | 0001 R2R1 $\mathrm{R}_{0} 1$ |  |  |
|  | A, saddr | 000110101 | Saddr-offset |  |  |
|  | A, !addr16 | 000111001 | Low addr | High addr |  |
|  | A, [HL] | $\begin{array}{lllllllll}0 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | A, [HL + byte] | $\begin{array}{lllllllll}0 & 0 & 0 & 1 & 1 & 1 & 0 & 1\end{array}$ | Data |  |  |
| ADDW | AX, \#word | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 0\end{array}$ | Low byte | High byte |  |
| SUBW | AX, \#word | 11000010 | Low byte | High byte |  |
| CMPW | AX, \#word | $\begin{array}{llllllll}1 & 1 & 0 & 0 & 0 & 0\end{array}$ | Low byte | High byte |  |
| INC | r | 00001010 | $1100 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0} 1$ |  |  |
|  | saddr | 11000101 | Saddr-offset |  |  |
| DEC | r | 000001010 | $11018 R_{2} R_{1} R_{0} 1$ |  |  |
|  | saddr | 11010101 | Saddr-offset |  |  |
| INCW | rp | $1000 \mathrm{P}_{1} \mathrm{P}_{0} 00$ |  |  |  |
| DECW | rp | $10011 \mathrm{P}_{1} \mathrm{P}_{0} 00$ |  |  |  |
| ROR | A, 1 | 000000000 |  |  |  |
| ROL | A, 1 | 000100000 |  |  |  |
| RORC | A, 1 | 0000000010 |  |  |  |
| ROLC | A, 1 | 00010010 |  |  |  |



| Mnemonic | Operand | Instruction Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1 | B2 | B3 | B4 |
| BF | saddr.bit, \$addr16 | 000001010 | $0 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 1000$ | Saddr-offset | jdisp |
|  | sfr.bit, \$addr16 | 000001010 | $0 B_{2} B_{1} B_{0} 0100$ | Sfr-offset | jdisp |
|  | A.bit, \$addr16 | 00001010 | $0 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 0000$ | jdisp |  |
|  | PSW.bit, \$addr16 | 000001010 | $0 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 1000$ | 0000111110 | jdisp |
| DBNZ | B, \$addr16 | 0001100110 | jdisp |  |  |
|  | C, \$addr16 | 0001100100 | jdisp |  |  |
|  | saddr, \$addr16 | 0001100010 | Saddr-offset | jdisp |  |
| NOP |  | 00001000 |  |  |  |
| El |  | 000001010 | $0 \begin{array}{llllllll} & 1 & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ | 00000111110 |  |
| DI |  | 000001010 | $1 \begin{array}{llllllll} \\ 1 & 1 & 1 & 1 & 0 & 1 & \end{array}$ | 00001111110 |  |
| HALT |  | 0000011100 |  |  |  |
| STOP |  | 00000011110 |  |  |  |

## CHAPTER 5 EXPLANATION OF INSTRUCTIONS

This chapter explains the instructions of $78 \mathrm{~K} / 0$ S Series. Each instruction is described in the unit of mnemonic, including description of multiple operands.

The basic configuration of instruction descriptions is shown on the next page.
For the number of instruction bytes and operation codes, refer to CHAPTER 4 INSTRUCTION SET.

All the instructions are common to $78 \mathrm{~K} / 0 \mathrm{~S}$ Series products.

## DESCRIPTION EXAMPLE


[Instruction format] MOV dst, src: Indicates the basic description format of the instruction.
[Operation] $\quad$ dst $\leftarrow$ src: Indicates instruction operation using symbols.
[Operand] Indicates operands that can be specified with this instruction. Refer to 4.1 Operation for a description of each operand symbol.

[Flag] Indicates the operation of the flag that changes by instruction execution.
Each flag operation symbol is shown in the legend.

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## Legend

| Symbol | Description |
| :---: | :--- |
| Blank | Unchanged |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| $\times$ | Set or cleared according to the result |
| R | Previously saved value is restored |

[Description] Describes the instruction operation in detail.

- The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.


## [Description example]

MOV A, \#4DH; 4DH is transferred to A register.

### 5.1 8-Bit Data Transfer Instructions

The following instructions are 8-bit data transfer instructions.

MOV ... 60
XCH ... 61

## MOV <br> Move <br> Byte Data Transfer

[Instruction format] MOV dst, src
[Operation] $\mathrm{dst} \leftarrow$ src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :---: |
| MOV | r, \#byte |
|  | saddr, \#byte |
|  | sfr, \#byte |
|  | A, r Note |
|  | $r, A \quad$ Note |
|  | A, saddr |
|  | saddr, A |
|  | A, sfr |
|  | sfr, A |
|  | A, !addr16 |


| Mnemonic | Operand (dst, src) |
| :---: | :---: |
| MOV | !addr16, A |
|  | PSW, \#byte |
|  | A, PSW |
|  | PSW, A |
|  | A, [DE] |
|  | [DE], A |
|  | A, [HL] |
|  | [HL], A |
|  | A, [HL + byte] |
|  | [HL + byte], A |

Note Except $r=A$

## [Flag]

PSW, \#byte and PSW, A operands

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

All other operand
combinations

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.
- No interrupts are acknowledged between the "MOV PSW, \#byte" instruction or the "MOV PSW, A" instruction and the subsequent instruction.


## [Description example]

MOV A, \#4DH; 4DH is transferred to A register.

| $\mathbf{X C H}$ | Exchange <br> [Instruction format] XCH dst, src | Byte Data Exchange |
| :--- | :--- | ---: |
| [Operation] | $\mathrm{dst} \leftrightarrow \mathrm{src}$ |  |

## [Operand]

| Mnemonic | Operand (dst, src) |  |
| :---: | :---: | :---: |
| XCH | A, X |  |
|  | A, r | Note |
|  | A, saddr |  |
|  | A, sfr |  |
|  | A, [DE] |  |
|  | A, [HL] |  |
|  | A, [ $\mathrm{HL}+$ byte] |  |

Note Except $r=A, X$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The 1st and 2nd operand contents are exchanged.


## [Description example]

XCH A, OFEBCH; The A register contents and address FEBCH contents are exchanged.

### 5.2 16-Bit Data Transfer Instructions

The following instructions are 16-bit data transfer instructions.

MOVW ... 63
XCHW ... 64

## [Instruction format] MOVW dst, src

[Operation] $\quad \mathrm{dst} \leftarrow$ src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| MOVW | rp, \#word |
|  | AX, saddrp |
|  | saddrp, AX |
|  | AX, rp |
|  | rp, AX |

Note Only when $\mathrm{rp}=\mathrm{BC}, \mathrm{DE}$ or HL
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.


## [Description example]

MOVW AX, HL; The HL register contents are transferred to the AX register.

## [Caution]

Only an even address can be specified to saddrp. An odd address cannot be specified.
[Instruction format] XCHW dst, src
[Operation] dst $\leftrightarrow$ src
[Operand]

| Mnemonic | Operand (dst, src) |  |
| :---: | :--- | :--- |
| XCHW | AX, rp | Note |

Note Only when $r p=B C, D E$ or HL
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The 1st and 2nd operand contents are exchanged.


## [Description example]

XCHW AX, BC; The memory contents of $A X$ register are exchanged with those of the $B C$ register.

### 5.3 8-Bit Operation Instructions

The following are 8-bit operation instructions.

ADD ... 66
ADDC ... 67
SUB ... 68
SUBC ... 69
AND ... 70
OR ... 71
XOR ... 72
CMP ... 73

## ADD

[Instruction format] ADD dst, src
[Operation] dst, CY $\leftarrow d s t+$ src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :--- | :--- |
| ADD | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| ADD | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

[Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The destination operand (dst) specified with the 1st operand is added to the source operand (src) specified with the 2nd operand and the result is stored in the CY flag and the destination operand (dst).
- If the addition result shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the addition generates a carry from bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared ( 0 ).
- If the addition generates a carry from bit 3 to bit 4 , the $A C$ flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

ADD CR10, \#56H; 56 H is added to the CR10 register and the result is stored in the CR10 register.

## ADDC

Add with Carry
Addition of Byte Data with Carry
[Instruction format] ADDC dst, src
[Operation] $d s t, C Y \leftarrow d s t+s r c+C Y$

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| ADDC | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :--- | :--- |
| ADDC | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The destination operand (dst) specified with the 1st operand, the source operand (src) specified with the 2nd operand, and the CY flag are added and the result is stored in the destination operand (dst) and the CY flag. The CY flag is added to the least significant bit. This instruction is mainly used to add two or more bytes.
- If the addition result shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).
- If the addition generates a carry from bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared ( 0 ).
- If the addition generates a carry from bit 3 to bit 4 , the $A C$ flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

ADDC A, [HL]; The A register contents, the contents at address (HL register), and the CY flag are added and the result is stored in the A register.

## SUB

[Instruction format] SUB dst, src
[Operation] dst, CY $\leftarrow$ dst - src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| SUB | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| SUB | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified with the 2nd operand is subtracted from the destination operand (dst) specified with the 1st operand and the result is stored in the destination operand (dst) and the CY flag.
The destination operand can be cleared to 0 by equalizing the source operand (src) and the destination operand (dst).
- If the subtraction shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).
- If the subtraction generates a borrow at bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow from bit 4 to bit 3 , the $A C$ flag is set (1). In all other cases, the $A C$ flag is cleared (0).


## [Description example]

SUB A, D; The D register is subtracted from the A register and the result is stored in the A register.

## [Instruction format] SUBC dst, src

[Operation] dst, CY $\leftarrow d s t-s r c-C Y$

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| SUBC | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :--- | :--- |
| SUBC | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified with the 2nd operand and the CY flag are subtracted from the destination operand (dst) specified with the 1st operand and the result is stored in the destination operand (dst).
The CY flag is subtracted from the least significant bit. This instruction is mainly used for subtraction of two or more bytes.
- If the subtraction shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow at bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow from bit 4 to bit 3 , the $A C$ flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

SUBC A, [HL]; The (HL register) address contents and the CY flag are subtracted from the A register and the result is stored in the A register.

## AND

[Instruction format] AND dst, src
[Operation] $\quad \mathrm{dst} \leftarrow \mathrm{dst} \wedge$ src

## [Operand]

| Mnemonic | Operand (dst, src) | Mnemonic | Operand (dst, src) |
| :---: | :---: | :---: | :---: |
| AND | A, \#byte | AND | A, laddr16 |
|  | saddr, \#byte |  | A, [HL] |
|  | A, r |  | A, [ $\mathrm{HL}+$ byte] |
|  | A, saddr |  |  |

[Flag]

| $Z$ | AC | $C Y$ |
| :---: | :---: | :---: |
| $\times$ |  |  |

## [Description]

- The destination operand (dst) specified with the 1st operand and the source operand (src) specified with the 2nd operand are ANDed bit wise, and the result is stored in the destination operand (dst).
- If the logical product shows that all bits are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).


## [Description example]

AND 0FEBAH, \#11011100B; The FEBAH contents and 11011100B are ANDed bit wise and the result is stored at FEBAH.
[Instruction format] OR dst, src
[Operation] $\quad \mathrm{dst} \leftarrow$ dst $\vee \mathrm{src}$

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| OR | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| OR | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

## [Flag]

| $Z$ | AC | $C Y$ |
| :---: | :---: | :---: |
| $\times$ |  |  |

## [Description]

- The destination operand (dst) specified with the 1st operand and the source operand (src) specified with the 2nd operand are ORed bit wise, and the result is stored in the destination operand (dst).
- If the logical sum shows that all bits are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).


## [Description example]

OR A, 0FE98H; The A register and FE98H are ORed bit wise and the result is stored in the A register.

## XOR

Exclusive Or
Exclusive Logical Sum of Byte Data
[Instruction format] XOR dst, src
[Operation] $d s t \leftarrow d s t \forall$ src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| XOR | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| XOR | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ |  |  |

## [Description]

- The destination operand (dst) specified with the 1st operand and the source operand (src) specified with the 2nd operand are XORed bit wise, and the result is stored in the destination operand (dst).
Logical negation of all bits of the destination operand (dst) is possible with this instruction by selecting \#0FFH for the source operand (src).
- If the exclusive logical sum shows that all bits are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).


## [Description example]

XOR A, L; The A and L registers are XORed bit wise and the result is stored in the $A$ register.

## CMP

[Instruction format] CMP dst, src
[Operation] dst - src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| CMP | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | A, saddr |


| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| CMP | A, !addr16 |
|  | A, [HL] |
|  | A, [HL + byte] |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified with the 2nd operand is subtracted from the destination operand (dst) specified with the 1st operand.
The subtraction result is not stored anywhere and only the $\mathrm{Z}, \mathrm{AC}$, and CY flags are changed.
- If the subtraction result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow at bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow from bit 4 to bit 3, the AC flag is set (1). In all other cases, the AC flag is cleared ( 0 ).


## [Description example]

CMP 0 FE38H, \#38H; 38 H is subtracted from the contents at address FE38H and only the $\mathrm{Z}, \mathrm{AC}$, and CY flags are changed (comparison of contents at address FE38H and the immediate data).

### 5.4 16-Bit Operation Instructions

The following are 16-bit operation instructions.

ADDW ... 75
SUBW ... 76
CMPW ... 77

## ADDW

## [Instruction format] ADDW dst, src

[Operation] dst, $\mathrm{CY} \leftarrow \mathrm{dst}+\mathrm{src}$

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| ADDW | AX, \#word |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The destination operand (dst) specified with the 1st operand is added to the source operand (src) specified with the $2 n d$ operand and the result is stored in the destination operand (dst).
- If the addition result shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the addition generates a carry from bit 15, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of addition, the AC flag becomes undefined.
[Description example]
ADDW AX, \#OABCDH; ABCDH is added to the $A X$ register and the result is stored in the $A X$ register.


## SUBW

Word Data Subtraction
[Instruction format] SUBW dst, src
[Operation] dst, CY $\leftarrow$ dst - src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| SUBW | AX, \#word |

## [Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified with the 2nd operand is subtracted from the destination operand (dst) specified with the 1st operand and the result is stored in the destination operand (dst) and the CY flag.
The destination operand can be cleared to 0 by equalizing the source operand (src) and the destination operand (dst).
- If the subtraction shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).
- If the subtraction generates a borrow at bit 15 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of subtraction, the AC flag becomes undefined.


## [Description example]

SUBW AX, \#OABCDH; ABCDH is subtracted from the AX register contents and the result is stored in the AX register.

## CMPW

## [Instruction format] CMPW dst, src

## [Operation] dst - src

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :--- |
| CMPW | AX, \#word |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified with the 2nd operand is subtracted from the destination operand (dst) specified with the 1st operand.

The subtraction result is not stored anywhere and only the $\mathrm{Z}, \mathrm{AC}$, and CY flags are changed.

- If the subtraction result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow at bit 15 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of subtraction, the AC flag becomes undefined.


## [Description example]

CMPW AX, \#OABCDH; ABCDH is subtracted from the $A X$ register and only the $Z, A C$, and $C Y$ flags are changed (comparison of the AX register and the immediate data).

### 5.5 Increment/Decrement Instructions

The following are increment/decrement instructions.

INC ... 79
DEC ... 80
INCW ... 81
DECW ... 82

## INC <br> Increment <br> Byte Data Increment

[Instruction format] INC dst
[Operation] $d s t \leftarrow d s t+1$

## [Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| INC | r |
|  | saddr |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ |  |

## [Description]

- The destination operand (dst) contents are incremented by only one.
- If the increment result is 0 , the $Z$ flag is set ( 1 ). In all other cases, the $Z$ flag is cleared ( 0 ).
- If the increment generates a carry from bit 3 to bit 4 , the AC flag is set (1). In all other cases, the AC flag is cleared (0).
- Because this instruction is frequently used for a counter for repeated operations, the CY flag contents are not changed (to hold the CY flag contents in multiple-byte operation).


## [Description example]

INC B; The B register is incremented.

## DEC

Decrement
Byte Data Decrement

## [Instruction format] DEC dst

[Operation] $d s t \leftarrow d s t-1$

## [Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| DEC | $r$ |
|  | saddr |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ |  |

## [Description]

- The destination operand (dst) contents are decremented by only one.
- If the decrement result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).
- If the decrement generates a carry from bit 4 to bit 3 , the $A C$ flag is set (1). In all other cases, the $A C$ flag is cleared (0).
- Because this instruction is frequently used for a counter for repeated operations, the CY flag contents are not changed (to hold the CY flag contents in multiple-byte operation).
- If dst is the $B$ or $C$ register or saddr, and it is not desired to change the $A C$ and $C Y$ flag contents, the DBNZ instruction can be used.


## [Description example]

DEC 0FE92H ; The contents at address FE92H are decremented.

| INCW | Increment Word <br> Word Data Increment |  |
| :--- | :--- | ---: |
| [Instruction format] | INCW dst |  |
| [Operation] | $\mathrm{dst} \leftarrow \mathrm{dst}+1$ |  |
| [Operand] |  |  |


| Mnemonic | Operand (dst) |
| :---: | :---: |
| INCW | rp |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The destination operand (dst) contents are incremented by only one.
- Because this instruction is frequently used for increment of a register (pointer) used for addressing, the Z, AC, and CY flag contents are not changed


## [Description example]

INCW HL ; The HL register is incremented.

## DECW

Decrement Word
Word Data Decrement
[Instruction format] DECW dst
[Operation] $\quad \mathrm{dst} \leftarrow \mathrm{dst}-1$

## [Operand]

| Mnemonic | Operand (dst) |
| :---: | :---: |
| DECW | rp |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The destination operand (dst) contents are decremented by only one.
- Because this instruction is frequently used for decrement of a register (pointer) used for addressing, the Z, $A C$, and CY flag contents are not changed.


## [Description example]

DECW DE ; The DE register is decremented.

### 5.6 Rotate Instructions

The following are rotate instructions.

ROR ... 84
ROL ... 85
RORC ... 86
ROLC ... 87

## ROR

## [Instruction format] ROR dst, cnt

[Operation] $(\mathrm{CY}$, dst $7 \leftarrow$ dsto, dstm- $1 \leftarrow$ dstm $) \times$ one time

## [Operand]

| Mnemonic | Operand (dst, cnt) |
| :---: | :---: |
| ROR | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified with the 1st operand are rotated to the right just once.
- The LSB (bit 0 ) contents are simultaneously rotated to MSB (bit 7) and transferred to the CY flag.



## [Description example]

ROR A, 1; The A register contents are rotated one bit to the right.

## ROL

[Instruction format] ROL dst, cnt
[Operation] $\left(\mathrm{CY}\right.$, dsto $\leftarrow 0$ dst 7, dstm $+1^{\text {d dstm }) \times \text { one time }}$

## [Operand]

| Mnemonic | Operand (dst, cnt) |
| :---: | :---: |
| ROL | A, 1 |

## [Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified with the 1st operand are rotated to the left just once.
- The MSB (bit 7) contents are simultaneously rotated to LSB (bit 0) and transferred to the CY flag.



## [Description example]

ROL A, 1; The A register contents are rotated to the left by one bit.

## RORC

Rotate Right with Carry
Byte Data Rotation to the Right with Carry
[Instruction format] RORC dst, ent
[Operation] $(C Y \leftarrow$ dsto, dst $7 \leftarrow \mathrm{CY}$, dstm- $1 \leftarrow$ dstm $) \times$ one time
[Operand]

| Mnemonic | Operand (dst, cnt) |
| :---: | :---: |
| RORC | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified with the 1st operand are rotated just once to the right including the CY flag.



## [Description example]

RORC A, 1; The A register contents are rotated to the right by one bit including the CY flag.

## [Instruction format] ROLC dst, cnt

[Operation] $(C Y \leftarrow$ dst 7 , dsto $\leftarrow \leftarrow \mathrm{CY}$, dstm $+1 \leftarrow$ dstm $) \times$ one time

## [Operand]

| Mnemonic | Operand (dst, cnt) |
| :---: | :---: |
| ROLC | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified with the 1st operand are rotated just once to the left including the CY flag.



## [Description example]

ROLC A, 1; The A register contents are rotated to the left by one bit including the CY flag.

### 5.7 Bit Manipulation Instructions

The following are bit manipulation instructions.

SET1 ... 89
CLR1 ... 90
NOT1 ... 91

| SET1 | Set Single Bit (Carry Flag) |
| ---: | ---: |
| 1 Bit Data Set |  |

[Instruction format] SET1 dst
[Operation] $\quad \mathrm{dst} \leftarrow 1$

## [Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| SET1 | saddr.bit |
|  | sfr.bit |
|  | A.bit |
|  | PSW.bit |
|  | [HL].bit |
|  | CY |

## [Flag]

dst = PSW.bit

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

dst $=\mathrm{CY}$

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | 1 |

In all other cases

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The destination operand (dst) is set (1).
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is set (1).


## [Description example]

SET1 0FE55H.1; Bit 1 of FE55H is set (1).

## CLR1

Clear Single Bit (Carry Flag)

## [Instruction format] CLR1 dst

[Operation] $\quad \mathrm{dst} \leftarrow 0$
[Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| CLR1 | saddr.bit |
|  | sfr.bit |
|  | A.bit |
|  | PSW.bit |
|  | [HL].bit |
|  | CY |

[Flag]
dst $=$ PSW.bit

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

dst $=\mathrm{CY}$

| $Z$ | AC | $C Y$ |
| :---: | :---: | :---: |
|  |  | 0 |

In all other cases

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The destination operand (dst) is cleared (0).
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is cleared (0).


## [Description example]

CLR1 P3.7; Bit 7 of port 3 is cleared (0).

## NOT1

Not Single Bit (Carry Flag)
[Instruction format] NOT1 dst
[Operation] $\mathrm{dst} \leftarrow \overline{\mathrm{dst}}$
[Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| NOT1 | CY |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The CY flag is inverted.
[Description example]
NOT1 CY; The CY flag is inverted.


### 5.8 CALL/RETURN Instructions

The following are call/return instructions.

CALL ... 93
CALLT ... 94
RET ... 95
RETI ... 96

## CALL

## [Instruction format] CALL target

[Operation] $\quad(S P-1) \leftarrow(P C+3) н$,
$(S P-2) \leftarrow(P C+3) L$,
$\mathrm{SP} \quad \leftarrow \mathrm{SP}-2$,
PC $\quad \leftarrow$ target

## [Operand]

| Mnemonic | Operand (target) |
| :---: | :--- |
| CALL | !addr16 |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a subroutine call with a 16-bit absolute address or a register indirect address.
- The next instruction's start address $(P C+3)$ is saved in the stack and is branched to the address specified with the target operand (target).


## [Description example]

CALL !3059H; Subroutine call to 3059 H

## CALLT

## [Instruction format] CALLT [addr5]

[Operation]

$$
\begin{array}{ll}
(\mathrm{SP}-1) & \leftarrow(\mathrm{PC}+1) \mathrm{H}, \\
(\mathrm{SP}-2) & \leftarrow(\mathrm{PC}+1)\llcorner \\
\mathrm{SP} & \leftarrow \mathrm{SP}-2, \\
\mathrm{PCH} & \leftarrow(00000000, \text { addr5 }+1) \\
\mathrm{PCL} & \leftarrow(00000000, \text { addr5 })
\end{array}
$$

## [Operand]

| Mnemonic | Operand ([addr5]) |
| :---: | :--- |
| CALLT | [addr5] |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a subroutine call for call table reference.
- The next instruction's start address $(P C+1)$ is saved in the stack and is branched to the address indicated with the word data of a call table (the higher 8 bits of address are fixed to 00000000B and the following 5 bits are specified with addr5).


## [Description example]

CALLT [40H]; Subroutine call to the addresses indicated by word data of 0040 H and 0041 H .

## RET

Return
Return from Subroutine

## [Instruction format] RET

[Operation] $\quad P C L \leftarrow(S P)$,
$\mathrm{PCH} \leftarrow(\mathrm{SP}+1)$,

$$
\mathrm{SP} \leftarrow \mathrm{SP}+2
$$

## [Operand]

None
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a return instruction from the subroutine call made with the CALL and CALLT instructions.
- The word data saved in the stack returns to the PC, and the program returns from the subroutine.


## RETI

Return from Interrupt
Return from Hardware Vectored Interrupt
[Instruction format] RETI
[Operation]

$$
\begin{array}{ll}
\mathrm{PCL} & \leftarrow(\mathrm{SP}), \\
\mathrm{PCH} & \leftarrow(\mathrm{SP}+1), \\
\mathrm{PSW} & \leftarrow(\mathrm{SP}+2), \\
\mathrm{SP} & \leftarrow \mathrm{SP}+3, \\
\mathrm{NMIS} & \leftarrow 0
\end{array}
$$

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $R$ | $R$ | $R$ |

## [Description]

- This is a return instruction from the vectored interrupt.
- The data saved in the stack returns to the PC and PSW, and the program returns from the interrupt service routine.
- None of interrupts are acknowledged between this instruction and the next instruction to be executed.
- The NMIS flag is set to 1 by acknowledgment of a non-maskable interrupt, and cleared to 0 by the RETI instruction.


## [Caution]

When the return from non-maskable interrupt servicing is performed by an instruction other than the RETI instruction, the NMIS flag is not cleared to 0 , and therefore no interrupts (including non-maskable interrupts) can be acknowledged.

### 5.9 Stack Manipulation Instructions

The following are stack manipulation instructions.

PUSH ... 98
POP ... 99
MOVW SP, AX ... 100
MOVW AX, SP ... 100
$\square$
PUSH
Push
Push

## [Instruction format] PUSH src

[Operation] | When $\mathrm{src}=\mathrm{rp}$ | When src $=\mathrm{PSW}$ |  |
| :--- | :--- | :--- |
| $(\mathrm{SP}-1) \leftarrow \mathrm{srch}$, | $(\mathrm{SP}-1) \leftarrow \mathrm{src}$ |  |
| $(\mathrm{SP}-2) \leftarrow \mathrm{srcL}$, | $\mathrm{SP} \quad \leftarrow \mathrm{SP}-1$ |  |
|  | $\mathrm{SP} \quad \leftarrow \mathrm{SP}-2$ |  |

## [Operand]

| Mnemonic | Operand (src) |
| :---: | :--- |
| PUSH | PSW |
|  | rp |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :--- | :--- | :--- |
|  |  |  |

## [Description]

- The data of the register specified with the source operand (src) is saved in the stack.


## [Description example]

PUSH AX; AX register contents are saved in the stack.

| POP | Pop |
| :--- | :--- |
|  | Pop |

[Instruction format] POP dst

| [Operation] | When $d s t=r p$ When dst = PSW <br>  dstL $\leftarrow(S P)$, | dst $\leftarrow(S P)$ |
| :--- | :--- | :--- |
| dstH $\leftarrow(S P+1)$, | SP $\leftarrow \mathrm{SP}+1$ |  |
|  | $\mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |

## [Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| POP | PSW |
|  | rp |

[Flag]
$\mathrm{dst}=\mathrm{rp}$

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

PSW

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $R$ | $R$ | $R$ |

## [Description]

- Data is returned from the stack to the register specified with the destination operand (dst).
- When the operand is PSW, each flag is replaced with stack data.
- No interrupts are acknowledged between the POP PSW instruction and the subsequent instruction.


## [Description example]

POP AX; The stack data is returned to the $A X$ register.

| [Instruction format] | MOVW dst, src |
| :--- | :--- |
| [Operation] | dst $\leftarrow$ src |

## [Operand]

| Mnemonic | Operand (dst, src) |
| :---: | :---: |
| MOVW | $\mathrm{SP}, \mathrm{AX}$ |
|  | $\mathrm{AX}, \mathrm{SP}$ |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is an instruction to manipulate the stack pointer contents.
- The source operand (src) specified with the 2nd operand is stored in the destination operand (dst) specified with the 1 st operand.


## [Description example]

MOVW SP, AX; AX register contents are stored in the stack pointer.

### 5.10 Unconditional Branch Instruction

The following is an unconditional branch instruction.

BR ... 102

| BR | Branch |
| ---: | ---: |

[Instruction format] BR target
[Operation] $\mathrm{PC} \leftarrow$ target

## [Operand]

| Mnemonic | Operand (target) |
| :---: | :--- |
| BR | !addr16 |
|  | AX |
|  | \$addr16 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is an instruction to branch unconditionally.
- The word data of the target address operand (target) is transferred to PC and program branches.
[Description example]
BR AX; The AX register contents are regarded as an address to which the program branches.


### 5.11 Conditional Branch Instructions

The following are conditional branch instructions.

BC ... 104
BNC ... 105
BZ ... 106
BNZ ... 107
BT ... 108
BF ... 109
DBNZ ... 110

| BC | Branch if Carry <br> Conditional Branch with Carry Flag (CY=1) |
| :--- | :--- |
| [Instruction format] | $\mathrm{BC} \$$ \$addr16 |
| [Operation] | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=1$ |
| [Operand] |  |


| Mnemonic | Operand (\$addr16) |
| :---: | :--- |
| BC | \$addr16 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- When $C Y=1$, program branches to the address specified with the operand.

When $\mathrm{CY}=0$, no processing is carried out and the subsequent instruction is executed.

## [Description example]

$\mathrm{BC} \$ 300 \mathrm{H}$; When $\mathrm{CY}=1$, program branches to 0300 H (with the start of this instruction set in the range of addresses 027FH to 037EH).

## [Instruction format] BNC \$addr16

[Operation] $\quad \mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=0$

## [Operand]

| Mnemonic | Operand (\$addr16) |
| :---: | :--- |
| BNC | \$addr16 |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- When $\mathrm{CY}=0$, program branches to the address specified with the operand.

When $\mathrm{CY}=1$, no processing is carried out and the subsequent instruction is executed.

## [Description example]

BNC $\$ 300 \mathrm{H}$; When $\mathrm{CY}=0$, program branches to 0300 H (with the start of this instruction set in the range of addresses 027FH to 037EH).

## BZ

[Instruction format] BZ \$addr16
[Operation] $\quad \mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $Z=1$

## [Operand]

| Mnemonic | Operand (\$addr16) |
| :---: | :--- |
| BZ | \$addr16 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- When $Z=1$, program branches to the address specified with the operand.

When $Z=0$, no processing is carried out and the subsequent instruction is executed.

## [Description example]

DEC B
$B Z \$ 3 C 5 H$; When the $B$ register is 0 , program branches to 03 C 5 H (with the start of this instruction set in the range of addresses 0344 H to 0443 H ).
[Instruction format] BNZ \$addr16
[Operation] $\quad \mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $Z=0$

## [Operand]

| Mnemonic | Operand (\$addr16) |
| :---: | :--- |
| BNZ | \$addr16 |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- When $Z=0$, program branches to the address specified with the operand.

When $Z=1$, no processing is carried out and the subsequent instruction is executed.

## [Description example]

CMP A, \#55H
$\mathrm{BNZ} \$ 0 \mathrm{~A} 39 \mathrm{H}$; If the A register is not 0055 H , program branches to 0 A 39 H (with the start of this instruction set in the range of addresses 09B8H to 0AB7H).

Branch if True
Conditional Branch by Bit Test (Byte Data Bit = 1)
[Instruction format] BT bit, \$addr16
[Operation] $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{b}+$ jdisp8 if bit $=1$

## [Operand]

| Mnemonic | Operand (bit, \$addr16) | b (Number of bytes) |
| :---: | :--- | :---: |
| BT | saddr.bit, \$addr16 | 4 |
|  | sfr.bit, \$addr16 | 4 |
|  | A.bit, \$addr16 | 3 |
|  | PSW.bit, \$addr16 | 4 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- If the 1st operand (bit) contents have been set (1), program branches to the address specified with the 2nd operand (\$addr16).
If the 1st operand (bit) contents have not been set (1), no processing is carried out and the subsequent instruction is executed.


## [Description example]

BT 0FE47H.3, $\$ 55 \mathrm{CH}$; When bit 3 at address FE47H is 1 , program branches to 055 CH (with the start of this instruction set in the range of addresses 04DAH to 05D9H).
[Instruction format] BF bit, \$addr16
[Operation] $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{b}+\mathrm{jdisp} 8$ if bit $=0$

## [Operand]

| Mnemonic | Operand (bit, \$addr16) | b (Number of bytes) |
| :---: | :--- | :---: |
| BF | saddr.bit, \$addr16 | 4 |
|  | sfr.bit, \$addr16 | 4 |
|  | A.bit, \$addr16 | 3 |
|  | PSW.bit, \$addr16 | 4 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- If the 1 st operand (bit) contents have been cleared (0), program branches to the address specified with the 2nd operand (\$addr16).

If the 1st operand (bit) contents have not been cleared (0), no processing is carried out and the subsequent instruction is executed.

## [Description example]

BF P2.2, \$1549H; When bit 2 of port 2 is 0, program branches to address 1549 H (with the start of this instruction set in the range of addresses 14 C 6 H to 15 C 5 H ).

## [Instruction format] DBNZ dst, \$addr16

```
[Operation]
dst }\leftarrow\mathrm{ dst - 1,
then PC}\leftarrow\textrm{PC}+\textrm{b}+jdisp16 if dst R1\not=
```


## [Operand]

| Mnemonic | Operand (dst, \$addr16) | b (Number of bytes) |
| :---: | :--- | :---: |
| DBNZ | B, \$addr16 | 2 |
|  | C, \$addr16 | 2 |
|  | saddr, \$addr16 | 3 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- One is subtracted from the destination operand (dst) contents specified with the 1st operand and the subtraction result is stored in the destination operand (dst).
- If the subtraction result is not 0 , program branches to the address indicated with the 2nd operand (\$addr16). When the subtraction result is 0 , no processing is carried out and the subsequent instruction is executed.
- The flag remains unchanged.


## [Description example]

DBNZ B, $\$ 1215 \mathrm{H}$; The B register contents are decremented. If the result is not 0 , program branches to 1215 H (with the start of this instruction set in the range of addresses 1194H to 1293H).

### 5.12 CPU Control Instructions

The following are CPU control instructions.
NOP ... 112
EI ... 113
DI ... 114
HALT ... 115
STOP ... 116

| NOP | No Operation |
| :--- | :--- |
| No Operation |  |

[Instruction format] NOP
[Operation] no operation

## [Operand]

None
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- No processing is performed and only time is consumed.


## [Instruction format] El

## [Operation] $\quad \mathrm{IE} \leftarrow 1$

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The maskable interrupt acknowledge-enable status is set (by setting the interrupt enable flag (IE) (1)).
- Interrupts are acknowledged immediately after this instruction is executed.
- If this instruction is executed, vectored interrupt acknowledgment with another source can be disabled. For details, refer to "Interrupt Functions" in the User's Manual of each product.

D| | Disable Interrupt |
| ---: |
| Interrupt Disabled |

[Instruction format] DI

## [Operation] <br> $\mathrm{IE} \leftarrow 0$

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- Maskable interrupt acknowledgment with vectored interrupt is disabled (with the interrupt enable flag (IE) cleared (0)).
- No interrupts are acknowledged between this instruction and the subsequent instruction.
- For details of interrupt servicing, refer to "Interrupt Functions" in the User's Manual of each product.


## HALT

Halt
HALT Mode Set

## [Instruction format] HALT

## [Operation] Set HALT Mode

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This instruction is used to set the HALT mode to stop the CPU operation clock. Total power consumption of the system can be reduced with intermittent operations through combination with the normal operation mode.


## STOP

[Instruction format] STOP

## [Operation] Set STOP Mode

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This instruction is used to set the STOP mode to stop the main system clock oscillator and to stop the whole system. Power dissipation can be minimized to an ultra-low leakage current level only.


## APPENDIX A INSTRUCTION INDEX (MNEMONIC: BY FUNCTION)

[8-bit data transfer instructions]

MOV ... 60
XCH ... 61
[16-bit data transfer instructions]

MOVW ... 63
XCHW ... 64
[8-bit operation instructions]

ADD ... 66
ADDC ... 67
SUB ... 68
SUBC ... 69
AND ... 70
OR ... 71
XOR ... 72
CMP ... 73
[16-bit operation instructions]

ADDW ... 75
SUBW ... 76
CMPW ... 77
[Increment/decrement instructions]

INC ... 79
DEC ... 80
INCW ... 81
DECW ... 82
[Rotate instructions]

ROR ... 84
ROL ... 85
RORC ... 86
ROLC ... 87
[Bit manipulation instructions]

SET1 ... 89
CLR1 ... 90
NOT1 ... 91

## [Call/return instructions]

CALL ... 93
CALLT ... 94
RET ... 95
RETI ... 96
[Stack manipulation instructions]

PUSH ... 98
POP ... 99
MOVW SP, AX ... 100
MOVW AX, SP ... 100
[Unconditional branch instruction]

BR ... 102
[Conditional branch instructions]

BC ... 104
BNC ... 105
BZ ... 106
BNZ ... 107
BT ... 108
BF ... 109
DBNZ ... 110
[CPU control instructions]

NOP ... 112
EI ... 113
DI ... 114
HALT ... 115
STOP ... 116

## APPENDIX B INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER)

| [A] | [M] |
| :---: | :---: |
| ADD ... 66 | MOV ... 60 |
| ADDC ... 67 | MOVW ... 63 |
| ADDW ... 75 | MOVW AX, SP ... 100 |
| AND ... 70 | MOVW SP, AX ... 100 |
| [B] | [N] |
| BC ... 104 | NOP ... 112 |
| BF ... 109 | NOT1 ... 91 |
| BNC ... 105 |  |
| BNZ ... 107 | [0] |
| BR ... 102 |  |
| BT ... 108 | OR ... 71 |
| BZ ... 106 |  |
|  | [P] |
| [C] |  |
|  | POP ... 99 |
| CALL ... 93 | PUSH ... 98 |
| CALLT ... 94 |  |
| CLR1 ... 90 | [R] |
| CMP ... 73 |  |
| CMPW ... 77 | RET ... 95 |
|  | RETI ... 96 |
| [D] | ROL ... 85 |
|  | ROLC ... 87 |
| DBNZ ... 110 | ROR ... 84 |
| DEC ... 80 | RORC ... 86 |
| DECW ... 82 |  |
| DI ... 114 | [S] |
| [E] | SET1 ... 89 |
|  | STOP ... 116 |
| El ... 113 | SUB ... 68 |
|  | SUBC ... 69 |
| [H] | SUBW ... 76 |
| HALT ... 115 | [X] |
| [I] | XCH ... 61 |
|  | XCHW ... 64 |
| INC ... 79 | XOR ... 72 |
| INCW ... 81 |  |

INCW ... 81

## APPENDIX C REVISION HISTORY

A history of the revisions up to this edition is shown below. "Applied to:" indicates the chapters to which the revision was applied.

| Edition | Contents | Applied to: |
| :---: | :---: | :---: |
| 2nd | Addition of the following target products $\mu$ PD789026, 789407, 789417, 789800, and 789806Y Subseries | Throughout |
|  | Modification of the format of the table of the internal data memory space of the 78K/0S Series products | CHAPTER 1 MEMORY SPACE |
| 3rd | Addition of the following target products $\mu$ PD789046, 789104, 789114, 789124, 789134, 789146, 789156, 789167, 789177, 789197AY, 789217AY, 789407A, 789417A, and 789842 Subseries | Throughout |
|  | Deletion of the following target products $\mu$ PD789407, 789417, and 789806Y Subseries |  |
|  | Modification of MOV PSW, \#byte instruction code | CHAPTER 4 INSTRUCTION |
|  | Modification of MOVW rp, AX instruction code | SET |
|  | Modification of XOR A, r instruction code |  |
|  | Modification of CMP A, r instruction code |  |

From:
Name

Company

Tel. FAX

Address

North America
NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

## Europe

NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274
South America
NEC do Brasil S.A.
Fax: +55-11-6465-6829

Hong Kong, Philippines, Oceania
NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Korea
NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411
Taiwan
NEC Electronics Taiwan Ltd.
Fax: 02-2719-5951

Thank you for your kind support.
Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Asian Nations except Philippines
NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

## Japan

NEC Semiconductor Technical Hotline
Fax: 044-435-9608

I would like to report the following error/make the following suggestion:
Document title: $\qquad$

Document number: $\qquad$ Page number: $\qquad$
$\qquad$
$\qquad$
$\qquad$

If possible, please fax the referenced page or drawing.

| Document Rating | Excellent | Good | Acceptable | Poor |
| :--- | :---: | :---: | :---: | :---: |
| Clarity | $\square$ | $\square$ | $\square$ | $\square$ |
| Technical Accuracy | $\square$ | $\square$ | $\square$ | $\square$ |
| Organization | $\square$ | $\square$ | $\square$ | $\square$ |

