

RX FAMILY HARDWARE MANUAL GUIDE (ELECTRICAL CHARACTERISTICS)

2026/02 REV 2.01
RENESAS ELECTRONICS CORPORATION

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev. 5.0-1 October 2020)

DC CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

60.1 Absolute Maximum Ratings

Table 60.1 Absolute Maximum Rating

Conditions: $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS_USB} = 0\text{ V}$

Item	Symbol	Value	Unit	
Power supply voltage	VCC, VCC_USB	-0.3 to +4.0	V	
V _{BATT} power supply voltage	V _{BATT}	-0.3 to +4.0	V	
Input voltage (except for ports for 5 V tolerant*1)	V _{in}	-0.3 to VCC + 0.3 (up to 4.0)	V	
Input voltage (ports for 5 V tolerant*1)	V _{in}	-0.3 to VCC + 4.0 (up to 5.8)	V	
Reference power supply voltage	VREFH0	-0.3 to AVCC0 + 0.3 (up to 4.0)	V	
Analog power supply voltage	AVCC0, AVCC1*2	-0.3 to +4.0	V	
Analog input voltage	V _{AN}	-0.3 to AVCC + 0.3 (up to 4.0)	V	
Junction temperature	D version	T _j	-40 to +105	°C
	G version	T _j	-40 to +125	°C
Storage temperature	T _{stg}	-55 to +125	°C	

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC_USB pins to VCC, and the AVSS0, AVSS1, and VSS_USB pins to VSS. When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively. Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or AVCC1 and AVSS1 pins. Place capacitors of about 0.1 μF as close as possible to every power supply pin and use the shortest and heaviest possible traces.

The range that does not cause "permanent damage" to the LSI. It doesn't mean the normal operation is guaranteed.

Requirements to guarantee the following electrical characteristics

The voltage ranges of power supply that don't cause permanent damage

The input voltage ranges that don't cause permanent damage to pins.

The value in the bracket is applied when VCC or AVCC is equal or greater than the minimum voltage described in the recommended operating voltage.

Junction temperature range that doesn't cause permanent damage

The storage temperature when the chip doesn't operate

Supplementary information for electrical property items.
Necessary conditions for use.

RECOMMENDED OPERATING CONDITIONS

Conditions to guarantee specifications and normal operation

The USB power supply's specification differs between when USB is in use (3.3V) and when USB is not in use (5V). If VCC_USB is connected to 5V VCC since USB is not in use initially, the change to use USB later will cause incompliance to USB power supply's specification. Please make sure to comply with USB power supply's specification.

Table 45.2 Recommended operating conditions (1)

Item		Symbol	Min.	Typ.	Max.	Unit	
Power supply voltage		VCC*1	2.7	—	5.5	V	
		VSS	—	0	—		
USB power supply voltage*2	When USB in use	VCC_USB*1	3.0	—	3.6		
		VSS_USB	—	0	—		
	When USB not in use	VCC_USB	—	VCC	—		
		VSS_USB	—	VSS	—		
Analog power supply voltage*3		AVCC0, AVCC1, AVCC2*1	3.0	—	5.5		
		AVSS0, AVSS1, AVSS2	—	0	—		
Input voltage	PB1, PB2, PC0*4, and PD2*4		V _{in}	-0.3	—	5.8	
	P40 to P42, and P44 to P46	With negative input enabled*5		-1.0	—	AVCC1 + 0.3	
		With negative input disabled		-0.3	—	—	
	PH0, PH4	With negative input enabled*5		-0.5	—	AVCC1 + 0.3	
		With negative input disabled		-0.3	—	—	
	P43, P47, PH1 to PH3, and PH5 to PH7			-0.3	—	AVCC1 + 0.3	
	P50 to P55, and P60 to P65			-0.3	—	AVCC2 + 0.3	
	USB0_DP, USB0_DM			-0.3	—	VCC_USB + 0.3	
	Other than above			-0.3	—	VCC + 0.3	
	Operating temperature	D version	T _{opr}	-40	—	85	°C
G version			-40	—	105		

The reference voltage might be different between pins

The temperature at which the operation is guaranteed. Equivalent to Ta unless otherwise specified.

Refer to the application note for precaution of high-temperature operation.

[Notes on High-Temperature Operation](#)

This relationship should be maintained during power-up as well

VCL should be connected only to VSS via a capacitor. (Do not connect to VCC)

Must follow the recommended value for the smoothing capacitor for internal power supply stabilization. Otherwise, the normal operation couldn't be guaranteed.

- Note 1. Comply with the following voltage condition: $VCC_USB \leq VCC \leq AVCC0 = AVCC1 = AVCC2$
- Note 2. When the USB interface is not to be used, connect VCC_USB to VCC and VSS_USB to VSS, and set VOLSR.USBVON=0.
- Note 3. When not using any of the 12-bit A/D converter (unit 0 to 2), 12-bit D/A converter, comparator C, or temperature sensor, connect AVCC0, AVCC1, and AVCC2 to VCC, and AVSS0, AVSS1, and AVSS2 to VSS, respectively. For details, refer to section 38.6.10, Voltage Range of Analog Power Supply Pins.
- Note 4. This is only available for products with 128 Kbytes of RAM.
- Note 5. When VOLSR.PGAVLS = 0 and ADPGADCR0.PxDEN = 1 (x = 000, 001, 002, 100, 101, 102).

Table 45.3 Recommended operating conditions (2)

Item	Symbol	Value
Decoupling capacitance to stabilize the internal voltage	C _{VCL}	0.47 μF ± 30%*1

Note 1. Use a multilayer ceramic capacitor whose nominal capacitance is 0.47 μF and a capacitance tolerance is ±30% or better.

Only multilayer ceramic capacitors should be used

DC CHARACTERISTICS

Table 45.4 DC Characteristics (1)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	CAN input pin	V _{IH}	0.8 × VCC	—	—	V
	MTU input pin	V _{IL}	—	—	0.2 × VCC	
	GPTW input pin	ΔV _T	0.06 × VCC	—	—	
	POEG input pin					
	POEG input pin					
	TMR input pin					
	SCI input pin					
	ADTRG# input pin					
	RES#, NMI					
	IRQ input pin (except for P52 to P55, and P60 to P65)	V _{IH}	0.8 × VCC	—	—	
		V _{IL}	—	—	0.2 × VCC	
		ΔV _T	0.06 × VCC	—	—	
	IRQ input pin (P52 to P55, and P60 to P65)	V _{IH}	0.8 × AVCC2	—	—	
V _{IL}		—	—	0.2 × AVCC2		
ΔV _T		0.06 × AVCC2	—	—		
RIIC input pin (except for SMBus)	V _{IH}	0.7 × VCC	—	—		
	V _{IL}	—	—	0.3 × VCC		
	ΔV _T	0.06 × VCC	—	—		
Pins for 5 V tolerant (PB1, PB2, PC0*1, and PD2*1)	V _{IH}	0.8 × VCC	—	—		
	V _{IL}	—	—	0.2 × VCC		
Analog input pins (P40 to P47, and PH0 to PH7)	V _{IH}	0.8 × AVCC1	—	—		
	V _{IL}	—	—	0.2 × AVCC1		
Analog input pins (P50 to P55, and P60 to P65)	V _{IH}	0.8 × AVCC2	—	—		
	V _{IL}	—	—	0.2 × AVCC2		
Other input pins (pins other than those above)	V _{IH}	0.8 × VCC	—	—		
	V _{IL}	—	—	0.2 × VCC		
High-level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V _{IH}	0.9 × VCC	—	—	V
	EXTAL, WAIT#, RSPI input pin		0.8 × VCC	—	—	
	D0 to D15		0.7 × VCC	—	—	
	RIIC (SMBus)		2.1	—	—	
Low-level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V _{IL}	—	—	0.1 × VCC	V
	EXTAL, WAIT#, RSPI input pin		—	—	0.2 × VCC	
	D0 to D15		—	—	0.3 × VCC	
	RIIC (SMBus)		—	—	0.8	

Note 1. This is only available for products with 128 Kbytes of RAM.

Required conditions to guarantee the following specifications

The reference voltage might be different between pins

Terminals for which ΔV_t is not specified are not guaranteed to have hysteresis width. It is only guaranteed to be recognized as High if it is above V_{IHmin} and Low if it is below V_{ILmax}.

DC CHARACTERISTICS

Table 45.5 DC Characteristics (2)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
T_a = T_{opr}

	Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
High-level output voltage	P43, P47, PH1 to PH3, and PH5 to PH7	V _{OH}	AVCC1 - 0.5	—	—	V	I _{OH} = -1.0 mA
	P50 to P55, and P60 to P65		AVCC2 - 0.5	—	—		I _{OH} = -1.0 mA
	P90 to P95, P71 to P76, P81, PB5, and PD3		VCC - 1.0	—	—		I _{OH} = -5.0 mA (when the large current output is set)
	Other than above		VCC - 0.5	—	—		I _{OH} = -1.0 mA
Low-level output voltage	P43, P47, PH1 to PH3, and PH5 to PH7	V _{OL}	—	—	0.5		I _{OL} = 1.0 mA
	P50 to P55, and P60 to P65		—	—	0.5		I _{OL} = 1.0 mA
	P90 to P95, P71 to P76, P81, PB5, and PD3		—	—	1.0		I _{OL} = 15 mA (when the large current output is set)
	RIIC pins		—	—	0.4		I _{OL} = 3.0 mA
	Other than above		—	—	0.6		I _{OL} = 6.0 mA
Input leakage current	RES#, MD pin, PE2, and EMLE*1	I _{in}	—	—	1.0	μA	V _{in} = 0 V V _{in} = VCC
	P40 to P42, and P44 to P46		—	—	1.0		V _{in} = 0 V V _{in} = AVCC1
	PH0 and PH4		—	—	1.0		V _{in} = 0 V V _{in} = AVCC1 V _{OLSR.PGA/LS = 1}
	Other than above		—	—	0.5		V _{in} = 0 V V _{in} = VCC
Three-state leakage current (off state)	RIIC pins	I _{TSJ}	—	—	5.0		V _{in} = 0 V V _{in} = VCC
	Other than above		—	—	1.0		V _{in} = 0 V V _{in} = VCC
Input pull-up resistors current	P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65	I _p	-300	—	-10		AVCC1 = AVCC2 = 3.0 to 5.5 V V _{in} = 0 V
	Pins other than those above and PE2		-300	—	-10		VCC = 2.7 to 5.5 V V _{in} = 0 V
Input pull-down resistors current	EMLE		10	—	300		V _{in} = VCC = AVCC
Input capacitance	RIIC pins, PH0, and PH4	C _{in}	—	—	16	pF	V _{bias} = 0 V V _{amp} = 20 mV f = 1 MHz T _a = 25°C
	USB0_DP, and USB0_DM pins		—	—	16		
	Other than above		—	—	8		
Output voltage of the VCL pin		V _{VCL}	—	1.25	—		V

Note 1. The input leakage current value at the EMLE pin is only when V_{in} = 0 V.

Required conditions to guarantee the following specifications

For information under the test conditions which are not listed here, refer to the IBIS model

Leakage current of terminals other than those described in the "Input Leakage Current" item.
The off state refer to the high impedance state

Built-in pull-up resistor value can be calculated by using this value
Pull-up resistor = voltage in use ÷ I_p

DC CHARACTERISTICS

Current consumption when all functions except BGO are in operation.

Current consumption value when BGO is not working and the clock to modules described in Module Stop Control Registers is supplied/stopped

Current consumption value of each low power consumption mode. Refer to Low Power Consumption chapter for the peripheral state of each modes.

(Below is an example of RX66T)

Table 11.2 Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode

Entering and Exiting Low Power Consumption Modes and Operating States	Sleep Mode	All-Module Clock Stop Mode	Software Standby Mode	Deep Software Standby Mode
Transition condition	Control register + instruction	Control register + instruction	Control register + instruction	Control register + instruction
Method of release other than reset	Interrupt	Interrupt ¹	Interrupt ²	Interrupt ³
State after release ⁴	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (reset processing)
Main clock oscillator	Operating possible	Operating possible	Stopped	Stopped
High-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
Low-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
IWD0-dedicated on-chip oscillator	Operating possible ⁵	Operating possible ⁵	Operating possible ⁵	Stopped (Undefined) ⁵
PLL	Operating possible	Operating possible	Stopped	Stopped
CPU	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
RAM and ECCRAM	Operating possible (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Flash memory	Operating possible	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)
USBFS host-function module (USBb)	Operating possible	Stopped ⁶	Stopped ⁶	Stopped (Undefined)
Watchdog timer (WDTA)	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Independent watchdog timer (IWD0)	Operating possible ⁵	Operating possible ⁵	Operating possible ⁵	Stopped (Undefined) ⁵
Port output enable (POE)	Operating possible	Operating possible ⁷	Stopped (Retained)	Stopped (Undefined)
8-bit timer (unit 0, unit 1) (TMR)	Operating possible	Operating possible ⁸	Stopped (Retained)	Stopped (Undefined)
Voltage detection circuit (LVDA)	Operating possible	Operating possible	Operating possible	Operating possible ⁹
Power-on reset circuit	Operating possible	Operating possible	Operating possible	Operating possible ⁹
Peripheral modules	Operating possible	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
I/O ports	Operating possible	Retained ¹⁰	Retained ¹¹	Retained ¹¹

Table 45.6 DC Characteristics (3) (Products with 64 Kbytes of RAM, D version)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	D version			Unit	Test Conditions		
		Min.	Typ.	Max.				
Supply current ^{*1}	I _{CC} ^{*3}	Full operation ^{*2}			mA	fCLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz		
		Normal operating mode	Peripheral module clocks are supplied ^{*4}				75	
			Normal operation	Peripheral module clocks are supplied			21	
				Peripheral module clocks are stopped ^{*4, *5}			12	
			CoreMark	Peripheral module clocks are stopped ^{*4, *5}			21	
			Sleep mode: Peripheral module clocks are supplied ^{*4}				18	37
			All module clock stop mode (reference value)				9.4	23
		Increase current by BGO operation ^{*6}		13			—	
		Increase current by operating Trusted Secure IP		3.9			5.0	
		Software standby mode		0.9			7.0	μA
Deep software standby mode		14	20					

Required conditions to guarantee the following specifications

Differences in Typ/max are due to temperature, manufacturing variations, etc. (in particular due to temperature)

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.

Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).

Note 3. I_{CC} depends on f (fCLK) as follows.

(when fCLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and Ex)

• D version product

I_{CC} Max. = 0.375 × f + 15 (full operation in high-speed operating mode)

I_{CC} Typ. = 0.099 × f + 5 (normal operation in high-speed operating mode)

I_{CC} Max. = 0.135 × f + 15 (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether the peripheral module stopped is controlled only by the bit settings in the module stop control registers A to D.

Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.

Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

How to calculate the actual current consumption is described in "Precautions for high temperature operation of each group". For details, please refer to the document below.

[Notes on High-Temperature Operation](#)

DC CHARACTERISTICS

Required conditions to guarantee the following specifications

Table 45.11 DC Characteristics (5)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
VCC ramp rate at power-on	At normal startup	SrVCC	0.02	—	8	
	Voltage monitoring 0 reset enabled at startup*1, *2		0.02	—	20	
VCC ramp rate at power fluctuation	dt/dVCC	1.0	—	—		When VCC change exceeds VCC ±10%

Allowable slope of power supply variation when VCC variation exceeds ±10%.

Note 1. When OFS1.LVDAS = 0.


Note 2. Settings of the OFS1 register are not read in boot mode or user boot mode, so turn on the power supply voltage with a ramp rate at normal startup.

SrVCC(MAX)
VCC ramp rate at power-on when LVD0 is not used. If the VCC ramp rate is slower than this, it is out of the guaranteed range (8ms/V)

SrVCC(MAX)
VCC ramp rate at power-on when LVD0 is used. If the VCC ramp rate is slower than this, it is out of the guaranteed range (20ms/V)

SrVCC(MIN)
if VCC ramp rate at power-on is more rapidly than this, it is out of the guaranteed range (0.02ms/V)

dt/dVCC
Allowable rising/falling slope of a voltage change (greater than ±10%). If a voltage change is more rapid than this, it is out of the guaranteed range. (1ms/V)



DC CHARACTERISTICS

Required conditions to guarantee the following specifications

Table 61.8 Permissible Output Currents

Conditions: $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AV_{CC0}$,
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS_USB} = 0$ V,
 $T_a = T_{opr}$

The current value that flows in from external

Average current over MCU driving time.
 (Example) If the values are 1mA, 2mA and 3mA, the average value is 6mA/3 = Average 2mA

The maximum allowable current value that can flow in per pin. If this value is exceeded, reliability cannot be ensured.

Total current value of all MCU output pins

The current value that flows out from MCU

Port driving ability set by Port Capacity Control register (DSCRx). The output impedance is as follows.
 Normal drive > High drive > High speed interface high drive

Item	Symbol	Min	Typ.	Max.	Unit
Permissible output low current (average value per pin)	All output pins*1 Normal drive	—	—	2.0	mA
	All output pins*2 High drive	—	—	3.8	
	All output pins*3 High-speed interface high-drive	—	—	7.5	
Permissible output low current (max. value per pin)	All output pins*1 Normal drive	—	—	4.0	mA
	All output pins*2 High drive	—	—	7.6	
	All output pins*3 High-speed interface high-drive	—	—	15	
Permissible output low current (total)	Total of all output pins	ΣI_{OL}	—	80	mA
Permissible output high current (average value per pin)	All output pins*1 Normal drive	—	—	-2.0	mA
	All output pins*2 High drive	—	—	-3.8	
	All output pins*3 High-speed interface high-drive	—	—	-7.5	
Permissible output high current (max. value per pin)	All output pins*1 Normal drive	—	—	-4.0	mA
	All output pins*2 High drive	—	—	-7.6	
	All output pins*3 High-speed interface high-drive	—	—	-15	
Permissible output high current (total)	Total of all output pins	ΣI_{OH}	—	-80	mA

Caution: To protect the MCU's reliability, the output current values should not exceed the values in Table 61.8.
 Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.
 Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.
 Note 3. This is the value when high-speed interface high-driving ability is set with a pin for which high-speed interface high-driving ability is selectable.

DC CHARACTERISTICS

Table 45.13 Thermal Resistance Value (Reference)


Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 $T_a = T_{opr}$

Item	Package	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Thermal resistance	144-pin LFQFP (PLQP0144KA-B)	θ_{ja}	—	—	32.4	°C/W	JESD51-2 and JESD51-7 compliant
	112-pin LQFP (PLQP0112JA-B)		—	—	33.8		
	100-pin LFQFP (PLQP0100KB-B)		—	—	35.0		
	80-pin LFQFP (PLQP0080KB-B)		—	—	36.3		
	80-pin LQFP (PLQP0080JA-A)		—	—	35.7		
	64-pin LFQFP (PLQP0064KB-C)		—	—	37.9		
	144-pin LFQFP (PLQP0144KA-B)	Ψ_{jt}	—	—	0.6		
	112-pin LQFP (PLQP0112JA-B)		—	—	0.6		
	100-pin LFQFP (PLQP0100KB-B)		—	—	0.8		
	80-pin LFQFP (PLQP0080KB-B)		—	—	0.8		
	80-pin LQFP (PLQP0080JA-A)		—	—	0.8		
	64-pin LFQFP (PLQP0064KB-C)		—	—	0.8		

Thermal resistance according to JEDEC standard. Please refer to below for details.
[<Heat-dissipation Mechanism | Renesas>](#)

$$\theta_{ja} = (T_j - T_a) / P$$

$$\Psi_{jt} = (T_j - T_t) / P$$




Note: The values are reference values when the 4-layer printed circuit board is used. Thermal resistance depends on the number of layers and size of the board. For details, refer to the JEDEC standards.

Ta: Temperature of a place not affected by a heat source

AC CHARACTERISTICS AND OTHERS

PREREQUISITES:

1. About Indication in Figures in AC Characteristics section



2. Notation of clocks in AC Specification section

Depending on the product, there are places where the clock notation is omitted.
For the exact clock name, refer to the Clock section of the hardware manual.

Example : Notation in AC Characteristics section : PCLK, notation in Clock section : PCLKB
Notation in AC Characteristics section : ADCLK, notation in Clock section : PCLKD

RESET TIMING

Required conditions to guarantee the following specifications.

45.4.1 Reset Timing

Table 45.17 Reset Timing
 Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
RES# pulse width	Power-on	t _{RESWP}	2.0	—	—	ms	Figure 45.2
	Deep software standby mode	t _{RESWD}	0.6	—	—	μs	Figure 45.3
	Software standby mode	t _{RESWS}	0.3	—	—		
	Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory	t _{RESWF}	200	—	—		
	Other than above	t _{RESW}	200	—	—	t _{Lyc}	Figure 45.2
Waiting time after release from the RES# pin reset	t _{RESWT}	62	—	63			
Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset)	t _{RESW2}	108	—	116			

This is the reset time required for internal initialization. Be sure to input a reset that is greater than or equal to the value described in this manual. If the reset time is short, the MCU may not be initialized correctly and operation may not be possible.

After the reset pin is turned High, the reset process is required internally. After this time has elapsed, the reset is canceled and the user program is executed.

The starting point of t_{RESWP} is the lower limit of the recommended line-voltage (in this case, 2.7V).




Figure 45.2 Reset Input Timing at Power-On




Figure 45.3 Reset Input Timing

POWER-ON RESET CIRCUIT AND VOLTAGE DETECTION CIRCUIT CHARACTERISTICS

This is used to release the internal-reset state **at the time of power-on (when VCC rises)**. Internal-reset release is released after $t_{det}+t_{POR}$ period has elapsed from VPOR. Increase VCC to the operating voltage before releasing. When LVD0 is used, LVD0 reset is further triggered if the VCC voltage is below the Vdet0 voltage.

Enable or disable can be selected by the voltage that generates the internal reset. When enabled, the voltage can be selected from n level (2 level in this example). The internal-reset release is released after the elapse of $t_{det}+t_{LVD0}$ period from Vdet0. Increase VCC to the operating voltage before releasing. If VCC does not rise up and is below the Vdet0 voltage, LVD0 reset occurs.

These are the voltages that interrupt (You can choose from non-maskable and maskable. In addition, the timing of occurrence can be selected from both ascent and descent.) or cause an internal reset **when VCC rises and falls**. Enabled/Disabled can be selected. The voltage can be selected from n levels (5 levels in this example). When LVD1RN(LVD2RN) = "0", the internal-reset release is released after Vdet1 (2) rising voltage elapses for $t_{det}+t_{LVD1}$ (2) time, and when LVD1RN(LVD2RN) = "1", the internal-reset release is released after t_{LVD1} (2) time elapses for Vdet1 (2) falling voltage. Increase VCC to the operating voltage before releasing.

45.11 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 45.54 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Voltage detection level	Power-on reset (POR)	V _{POR}	2.46	2.58	2.70	V	Figure 45.67
	Voltage detection circuit (LVD0)	V _{det0_1}	4.04	4.22	4.40		Figure 45.68
		V _{det0_2}	2.71	2.83	2.95		
	Voltage detection circuit (LVD1)	V _{det1_0}	4.39	4.57	4.75		Figure 45.69
		V _{det1_1}	4.29	4.47	4.65		
		V _{det1_2}	4.14	4.32	4.50		
		V _{det1_3}	2.81	2.93	3.05		
		V _{det1_4}	2.76	2.88	3.00		
	Voltage detection circuit (LVD2)	V _{det2_0}	4.39	4.57	4.75		Figure 45.70
		V _{det2_1}	4.29	4.47	4.65		
		V _{det2_2}	4.14	4.32	4.50		
		V _{det2_3}	2.81	2.93	3.05		
		V _{det2_4}	2.76	2.88	3.00		
Internal reset time	Power-on reset time	t _{POR}	—	13.7	—	ms	Figure 45.67
	LVD0 reset time	t _{LVD0}	—	0.70	—		Figure 45.68
	LVD1 reset time	t _{LVD1}	—	0.57	—		Figure 45.69
	LVD2 reset time	t _{LVD2}	—	0.57	—		Figure 45.70
Minimum VCC down time	t _{VOFF}	200	—	—	μs	Figure 45.67, Figure 45.68	
Response delay time	t _{det}	—	—	200	μs	Figure 45.67 to Figure 45.70	
LVD operation stabilization time (after LVD is enabled)	T _{d(E-A)}	—	—	20	μs	Figure 45.69, Figure 45.70	
Hysteresis width (LVD1 and LVD2)	V _{LH}	—	80	—	mV		

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{det1}, and V_{det2} for the POR/ LVD.

Required conditions to guarantee the following specifications.

Internal-reset holding period of POR.

Internal-reset holding period of LVDn.

This is the time below the detect voltage (the time from detecting the voltage at VCC drop to detecting the voltage at VCC rise). If the period is not secured, the voltage cannot be detected correctly when VCC rises, and a power-on reset does not occur.

Voltage detection response delay time (delay time until it reacts after voltage detection).

Even if LVD is enabled, it will not function as an LVD immediately. T_{d(E-A)} Be sure to wait for the time before using the product.

Voltage detection has hysteresis. Detecting deviation of TYP:80mV occurs.

SUPPLEMENTARY INFORMATION : POWER-ON RESET CIRCUIT AND VOLTAGE DETECTION CIRCUIT CHARACTERISTICS

■ To enable POR, apply more than VCC^{*1} to RESET pin.
 Note that if a capacitor is inserted to RESET pin to protect against noises, RESET pin rising potential will be slower than VCC rising potential, which means that the pin is judged to be a RESET pin reset, not a power-on reset.

*1 : VCC must comply with the following rising slope (SrVCC).

Example of RX66T case :


Power supply startup without LVD0 : $(0.02\text{ms/V}) \leq \text{SrVCC} \leq (8\text{ms/V})$

Power supply startup with LVD0 : $(0.02\text{ms/V}) \leq \text{SrVCC} \leq (20\text{ms/V})$


■ Dt/dVCC
 Allowable rise/fall gradient for power supply fluctuation (fluctuation exceeding $\pm 10\%$).
 If the power supply suddenly **fluctuates more than 1ms/V**, it will not be covered by the warranty.

*The above is a sample RX66T. There are some products that have no default.


■ Internal-reset operation when POR is applied




■ tVOFF
 In order to reliably generate resetting, the potential must be lowered for more than tVOFF period.
 If the VCC returns prior to tVOFF period, resetting cannot be issued correctly.



■ Internal-reset operation by LVD0, 1, 2
 (LVD1,2 is when LVDnCR0.LVDnRN = "0")



■ Internal-reset operation by LVD1, 2
 (When LVDnCR0.LVDnRN = "1")




* LVD1 and 2 can be reset by setting LVDnCR0.LVDnRN = "1".

Internal reset signal

1) When LVDnCR0.LVDnRN = "0"

2) When LVDnCR0.LVDnRN = "1"



n : 1,2

NOTE : Various values in the statements and tables vary depending on the product. Refer to the electrical characteristics in the hardware manual of each product.

CLOCK TIMING

45.4.2 Clock Timing

Table 45.18 BCLK Pin Output Clock Timing (1)

Conditions: $4.5\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$, $\text{VCC_USB} = 2.7\text{ to }5.5\text{ V}$, $\text{AVCC0} = \text{AVCC1} = \text{AVCC2} = 3.0\text{ to }5.5\text{ V}$,
 $\text{VSS} = \text{VSS_USB} = \text{AVSS0} = \text{AVSS1} = \text{AVSS2} = 0\text{ V}$,
 $T_a = T_{\text{opr}}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BCLK pin output cycle time	t_{Bcyc}	25	—	—	ns	Figure 45.4
BCLK pin output high pulse width	t_{CH}	7.5	—	—		
BCLK pin output low pulse width	t_{CL}	7.5	—	—		
BCLK pin output rising time	t_{Cr}	—	—	5		
BCLK pin output falling time	t_{Cf}	—	—	5		

Table 45.19 BCLK Pin Output Clock Timing (2)

Conditions: $2.7\text{ V} \leq \text{VCC} < 4.5\text{ V}$, $\text{VCC_USB} = 2.7\text{ to }5.5\text{ V}$, $\text{AVCC0} = \text{AVCC1} = \text{AVCC2} = 3.0\text{ to }5.5\text{ V}$,
 $\text{VSS} = \text{VSS_USB} = \text{AVSS0} = \text{AVSS1} = \text{AVSS2} = 0\text{ V}$,
 $T_a = T_{\text{opr}}$


Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BCLK pin output cycle time	t_{Bcyc}	31.25	—	—	ns	Figure 45.4
BCLK pin output high pulse width	t_{CH}	10.625	—	—		
BCLK pin output low pulse width	t_{CL}	10.625	—	—		
BCLK pin output rising time	t_{Cr}	—	—	5		
BCLK pin output falling time	t_{Cf}	—	—	5		

Since the BCLK pin is connected to the other device, please check the specifications of the other device before confirming this characteristic.

Required conditions to guarantee the following specifications. In addition, there are cases where two types are listed for the same terminal output as shown in the two tables on the left. These are different conditions, so please confirm that you have met your usage conditions.

The t_{CH} start and end points are VOH.

The t_{Bcyc} start origin and end points are VCC median ($0.5 \times \text{VCC}$).



The measurement conditions shown in the figure are also Required conditions to guarantee.

Figure 45.4 BCLK Pin Output Timing

CLOCK TIMING

Table 45.21 Main Clock Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Main clock oscillation frequency	f _{MAIN}	8	—	24	MHz	
Main clock oscillator stabilization time (crystal)	t _{MAINOSC}	—	—	—*1	ms	Figure 45.6
Main clock oscillation stabilization wait time (crystal)	t _{MAINOSCWT}	—	—	—*2		

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation stabilization wait time in accord with the formula below.

$$t_{\text{MAINOSCWT}} = [(MSTS[7:0] \text{ bits} \times 32) + 7] / f_{\text{Loco}}$$

Required conditions to guarantee the following specifications.

The clock oscillation stabilization time and clock oscillation stabilization wait time are indicated by the microcontroller. These values are for reference only.

MOSCWTCR.MSTS[7:0] must be higher t_{MAINOSC}. The formulas are described in MOSCWTCR section of the clock-generator.


Please consider the f_{Loco} in terms of specifications on the MAX side. For more information, see MOSCWTCR register section.

This is the time until the oscillation of the resonator stabilizes. This value follows the matching evaluation by the resonator manufacturer.

Time required to further stabilize the internal circuit after the external resonator has stabilized.

This bit stops the main clock oscillator. Setting this bit to "0" starts output of the main clock oscillator.

This bit is the main clock oscillation stabilization flag. After a lapse of t_{MAINOSCWT} time, this flag is set to 1. This flag depends on MOSCWTCR.MSTS[7:0]. When the setting value is correct, it can be used as a flag to indicate that the resonator has stabilized.



Main Clock Oscillation Start Timing

LOCO, IWDT CLOCK TIMING

Table 45.22 LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
LOCO clock cycle time	t _{Lcyc}	3.78	4.16	4.63	μs	
LOCO clock oscillation frequency	f _{ILOCO}	216	240	264	kHz	
LOCO clock oscillation stabilization time	t _{LOCOWT}	—	—	44	μs	Figure 45.7
IWDT-dedicated low-speed clock cycle time	t _{Lcyc}	7.57	8.33	9.26		
IWDT-dedicated low-speed clock oscillation frequency	f _{ILOCO}	108	120	132	kHz	
IWDT-dedicated low-speed clock oscillation stabilization wait time	t _{ILOCOWT}	—	142	190	μs	Figure 45.8

One-cycle period of LOCO.
Calculated from the oscillator frequency of LOCO.
Ex.) TYP : 4.16us = 1/240KHz

Oscillating frequency error of LOCO is shown. Accuracy can be calculated from this value.
Negative side: -10%=(216-240)/240
Positive side: +10%=(264-240)/240

It takes time to stabilize the oscillation after LOCO is oscillated (LOCOCR.LCSTP=0).
Max. 44us is applied under the conditions in this table.

Required conditions to guarantee the following specifications.

One-cycle time (cycle) of IWDT dedicated on-chip oscillator.
Calculated from the oscillator frequency of IWDT dedicated on-chip oscillator.
Ex.) TYP : 8.33us = 1/140KHz

The oscillation frequency error of IWDT dedicated on-chip oscillator is shown. Accuracy can be calculated from this value.
Negative side: -10%=(108-120)/120
Positive side: +10%=(132-120)/120

It takes time for oscillation to stabilize after IWDT dedicated on-chip oscillator is oscillated (ILOCOCR.ILCSTP=0).
Max. 190us is applied under the conditions in this table.




Figure 45.7 LOCO Clock Oscillation Start Timing




Figure 45.8 IWDT-dedicated Low-Speed Clock Oscillation Start Timing

HOCO CLOCK TIMING

HOCO oscillator frequency can be selected from several options. For this device, the oscillator frequency of 16/18/20MHz can be selected. This table also shows the errors at each oscillation frequency.

In addition, note that the measurement conditions have temperature characteristics. The accuracy according to this value is as follows.

Oscillation frequency (MHz)	Error (Ta = -20~105°C)	Error (Ta = -40~-20°C)
16	±2.4375%	±3%
18	±2.44%	±3%
20	±2.4	±3%

It takes time for the operation to stabilize after power is supplied to HOCO. When changing HOCO power supply to OFF→ON, make sure that HOCO oscillates (HOCOCCR.HCSTP=0) after the power supply stabilization period has elapsed. After resetting, the power is supplied (HOCOPCR.HOCOPCNT=0).

Table 45.23 HOCO Clock Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
HOCO clock oscillation frequency	f _{HOCO}	15.61	16	16.39	MHz	-20°C ≤ Ta ≤ 105°C
		17.56	18	18.44		
		19.52	20	20.48		
		15.52	16	16.48		
		17.46	18	18.54		
		19.40	20	20.60		-40°C ≤ Ta < -20°C
HOCO clock oscillation stabilization wait time	t _{HOCOOWT}	—	105	149	μs	Figure 45.9
HOCO clock power supply stabilization time	t _{HOCOOP}	—	—	150		Figure 45.10

Required conditions to guarantee the following specifications.

It takes time to stabilize the oscillation after HOCO is oscillated (HOCOCCR.HCSTP=0). Max. 149us is applied under the conditions in this table.




Figure 45.9 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCCR.HCSTP Bit)




Figure 45.10 High-Speed On-Chip Oscillator Power Supply Control Timing

PLL CLOCK TIMING

The output clock frequency range of the PLL frequency synthesizer. Note that this is not the operation clock. In addition, please note that the input frequency range of the PLL frequency synthesizer is determined by the product^{NOTE}.

NOTE : Refer to the Clock Generation Circuit section in the User's Manual Hardware.

It takes time to stabilize the oscillation after PLL is oscillated (PLLCR2.PLEN=0). Max. 320us is applied under the conditions in this table.

Table 45.24 PLL Clock Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V, $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$

Required conditions to guarantee the following specifications.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
PLL clock oscillation frequency	f_{PLL}	120	—	240	MHz	
PLL clock oscillation stabilization wait time	t_{PLLWT}	—	250	320	μ s	Figure 45.11




Figure 45.11 PLL Clock Oscillation Start Timing

TIMING OF RECOVERY FROM LOW POWER CONSUMPTION MODE

45.4.3 Timing of Recovery from Low Power Consumption Modes

Table 45.25 Timing of Recovery from Low Power Consumption Modes (1)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
T_a = T_{opr}

Required conditions to guarantee the following specifications.

Item	Symbol	Min.	Typ.	Max.		Unit	Test Conditions	
				t _{SBYOCWT} *2	t _{SBYSEQ} *3			
Recovery time after cancellation of software standby mode*1	Crystal resonator connected to main clock oscillator	Main clock oscillator operating	t _{SBYMC}	—	$\frac{\{(MSTS[7:0] \text{ bits} \times 32) + 76\}}{0.216}$	$100 + 7 / f_{ICLK} + 2n / f_{MAIN}$	μs	Figure 45.12
		Main clock oscillator and PLL circuit operating	t _{SBYPC}	—	$\frac{\{(MSTS[7:0] \text{ bits} \times 32) + 138\}}{0.216}$	$100 + 7 / f_{ICLK} + 2n / f_{PLL}$		
	External clock input to main clock oscillator	Main clock oscillator operating	t _{SBYEX}	—	352	$100 + 7 / f_{ICLK} + 2n / f_{EXMAIN}$		
		Main clock oscillator and PLL circuit operating	t _{SBYPE}	—	639	$100 + 7 / f_{ICLK} + 2n / f_{PLL}$		
	High-speed on-chip oscillator operating	High-speed on-chip oscillator operating	t _{SBYHO}	—	454	$100 + 7 / f_{ICLK} + 2n / f_{HOCO}$		
		High-speed on-chip oscillator operating and PLL circuit operating	t _{SBYFH}	—	741	$100 + 7 / f_{ICLK} + 2n / f_{PLL}$		
	Low-speed on-chip oscillator operating*4	t _{SBYLO}	—	—	338	$100 + 7 / f_{ICLK} + 2n / f_{LOCO}$		

Please calculate the recovery time by entering the required parameter values according to your usage conditions.

Note 1. The time for return after release from software standby is determined by the value obtained by adding the oscillation stabilization waiting time (t_{SBYOCWT}) and the time required for operations by the software standby release sequencer (t_{SBYSEQ}).

Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time t_{SBYOCWT} is selected.

Note 3. For n, the greatest value is selected from among the internal clock division settings.

Note 4. This condition applies when f_{ICLK} : f_{CLK} = 1 : 1, 2 : 1, or 4 : 1.

CONTROL SIGNAL TIMING

45.4.4 Control Signal Timing

Table 45.27 Control Signal Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.*1	Typ.	Max.	Unit	Test Conditions*1
NMI pulse width	t_{NMIW}	200	—	—	ns	$2 \times t_{PBcyc} \leq 200$ ns, Figure 45.14
		$2 \times t_{PBcyc}$	—	—		$2 \times t_{PBcyc} > 200$ ns, Figure 45.14
IRQ pulse width	t_{IRQW}	200	—	—		$2 \times t_{PBcyc} \leq 200$ ns, Figure 45.15
		$2 \times t_{PBcyc}$	—	—		$2 \times t_{PBcyc} > 200$ ns, Figure 45.15

Note 1. t_{PBcyc} : PCLKB cycle




Figure 45.14 NMI Interrupt Input Timing




Figure 45.15 IRQ Interrupt Input Timing

Please note that depending on the clock frequency used, the min of the pulse width will change.

Both level detection and edge detection must satisfy this condition.

BUS TIMING

45.4.5 Bus Timing

Required conditions to guarantee the following specifications.
Pay special attention when selecting the output load conditions and drive capability. If the normal drive output is selected for bus driving, the timing may not be long enough and access may not be performed correctly.

Table 45.28 Bus Timing (1)

Conditions: $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $V_{CC_USB} = 2.7\text{ to }5.5\text{ V}$, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0\text{ to }5.5\text{ V}$,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0\text{ V}$, $T_a = T_{opr}$,
 $ICLK = 8\text{ to }160\text{ MHz}$, $PCLKA = 8\text{ to }120\text{ MHz}$, $PCLKB = 8\text{ to }60\text{ MHz}$, $PCLKC = 8\text{ to }160\text{ MHz}$, $BCLK = 8\text{ to }60\text{ MHz}$,
 Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30\text{ pF}$,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Address delay time	t_{AD}	—	—	12.5	ns	Figure 45.16 to Figure 45.21
Byte control delay time	t_{BCD}	—	—	12.5		
CS# delay time	t_{CSD}	—	—	12.5		
ALE delay time	t_{ALEd}	—	—	12.5		
RD# delay time	t_{RSD}	—	—	12.5		
Read data setup time	t_{RDS}	12.5	—	—		
Read data hold time	t_{RDH}	0	—	—		
WR# delay time	t_{WRD}	—	—	12.5		
Write data delay time	t_{WDD}	—	—	12.5		
Write data hold time	t_{WDH}	0	—	—		
WAIT# setup time	t_{WTS}	12.5	—	—	Figure 45.22	
WAIT# hold time	t_{WTH}	0	—	—		

As for this value, it does not become 0 or less.

EXTERNAL BUS READ/WRITE TIMING

In 1-write strobe mode, the WR# signal is always asserted at the write timing, and the corresponding BCn# signal is asserted at the same time. In the byte strobe mode, the BCn# signal is invalid.

In byte strobe mode, the corresponding WRn#(0~3) signal is asserted at the write timing. In 1-write strobe mode, everything except WR0# is invalid.




Figure 45.19 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized)




Figure 45.18 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)

Read timing is the rising edge of BCLK's T_{wed}. (When BCLK terminal = Internal BCLK)

ADDRESS/DATA MULTIPLEX TIMING

A0~A15 is output from the address bus/data bus (A0/D0~A15/D15). After A16, it is output from the address bus of Axx.




Figure 45.16 Address/Data Multiplexed Bus Read Access Timing

NOTE WHEN BCLK PIN IS SET TO 1/2 OF THE INTERNAL BCLK

WAIT cycling is inserted synchronously with the inner BCLK. When BCLK pin output is set to 1/2 of the internal BCLK clock, note that the assertion/negation timing of the control signals may change not only at the rising timing but also at the falling timing of the BCLK pin depending on the number of WAITs set.




Figure 15.15 Example of Normal Access
(when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 3, m = 0, 1)

I/O PORT TIMING

45.4.6.1 I/O Port

Table 45.30 I/O Port Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$,
 $ICLK = 8$ to 160 MHz, $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $PCLKC = 8$ to 160 MHz, $BCLK = 8$ to 60 MHz,
 Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30$ pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
I/O ports	Input data pulse width	t_{PRW}	1.5	—	t_{PBcyc}	Figure 45.23

Note 1. t_{PBcyc} : PCLKB cycle

The reference clock is the peripheral module clock supplied to I/O port. Check in the Clock Generation Circuit chapter. In the following example, it is an PCLKB.





Figure 45.23 I/O Port Input Timing

MTU

The MTIOCnm pin (n=0~4,6,7,9, m=A~D) and the MTIC5m pin (m=U,V,W) and the internal clock of the input capture pin are asynchronous. Therefore, the input capture input pulse width must be at least 1.5 PCLKC wide on a single edge and 2.5 PCLKC on both edges.

Input timing of external clock pins and external clock pins in phase coefficient mode. Note that High width /Low width is specified.

Table 45.32 MTU Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}, ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF, High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
MTU	Input capture input pulse width	Single-edge setting	1.5	—	t _{PCyc}	Figure 45.25
		Both-edge setting	2.5	—		
	Timer clock pulse width	Single-edge setting	1.5	—	t _{PCyc}	Figure 45.26
Both-edge setting	t _{MTCKWH} , t _{MTCKWL}	2.5	—			
Phase counting mode		2.5	—			

Note 1. t_{PCyc}: PCLKC cycle




Figure 45.25 MTU Input Capture Input Timing




Figure 45.26 MTU Clock Input Timing

Required conditions to guarantee the following specifications.
Clock and output load conditions in particular are greatly affected by clock timing.

POE, POEG

Table 45.33 POE Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}, ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF, High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

	Item	Symbol	Min.	Typ.	Max.	Unit*1	Test Conditions	
POE	POEn# input pulse width (n = 0, 4, and 8 to 14)	t _{POEW}	1.5	—	—	t _{PBoyc}	Figure 45.27	
	Output disable time	Transition of the POEn# signal level	t _{POEDI}	—	—	5 PCLKB + 0.24	μs	Figure 45.28 When detecting falling edges (ICSRm.POEnM[3:0] = 0000b (m = 1 to 5, 7 to 9, n = 0, 4, 8 to 14))
		Simultaneous conduction of output pins	t _{POEDO}	—	—	3 PCLKB + 0.2	μs	Figure 45.29
	Detection of comparator outputs	t _{POEDC}	—	—	5 PCLKB + 0.2	μs	Figure 45.30 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C.	
	Register setting	t _{POEDS}	—	—	1 PCLKB + 0.2	μs	Figure 45.31 Time for access to the register is not included.	
	Oscillation stop detection	t _{POEDOS}	—	—	21	μs	Figure 45.32	
POEG	GTETRn input pulse width (n = A to D)	t _{POEGW}	1.5	—	—	t _{PBoyc}	Figure 45.33	
	Output disable time	Input level detection of the GTETRn pin (via flag)	t _{POEGDI}	—	—	3 PCLKB + 0.34	μs	Figure 45.34 When the digital noise filter is not in use (POEGn.NFEN = 0 (n = A to D))
		Detection of the output stopping signal from GPTW (deadtime error, simultaneous high output, or simultaneous low output)	t _{POEGDE}	—	—	0.5	μs	Figure 45.35
	Edge detection signal from a comparator	t _{POEGDC}	—	—	4 PCLKB + 0.5	μs	Figure 45.36 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C.	
	Register setting	t _{POEGDS}	—	—	1 PCLKB + 0.3	μs	Figure 45.37 Time for access to the register is not included.	
	Oscillation stop detection	t _{POEGDOS}	—	—	21	μs	Figure 45.38	
	Input level detection of the GTETRn pin (direct path)	t _{POEGDI}	—	—	2 PCLKB + 1 PCLKC + 0.34	μs	Figure 45.39	
	Level detection signal from a comparator	t _{POEGDDC}	—	—	3 PCLKB + 0.3	μs	Figure 45.40 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C.	

Note 1. t_{PBoyc}: PCLKB cycle

This is a rules for POE3 (Port Output Enable 3) module. The control target pins of POE3 are PWM output pins of MTU3 and PWM output pins of GPTW.

This is a rules for POEG (GPTW Port Output Enable) modules. POEG control target terminal is PWM output terminal of GPTW. Note that MTU3's PWM out terminal is not included.


Required conditions to guarantee the following specifications. Clock and output load conditions, in particular, are greatly affected by timing.

Please note that POE(MTU3/GPTW port output enable and POEG(GPTW port output enable) differ in their specifications. They differ according to the electrical characteristics. Therefore, the timing of reflection is different.

POE, POEG TIMING (TRIGGER PIN INPUT)

External trigger pin input (Specified pulse width)

Trigger terminal input pulse width (POE3: POEn#, POEG:GTETRn) of POE3, POEG module. Both are asynchronous to the internal clocks, so the input-pulse width requires a 1.5PCLKB width at a minimum.




External trigger pin input (Stop time)

In the case of POE3, this is the time from the input of POE# to the time when the output stop of the following target PWM output pins.
 In the case of POEG, this is the time from the input of GTETRn to the time when the output stop of the following target PWM output pins.

- Target PWM Output port
- POE3 : PWM output port of MTU3/GPTW
- POEG : PWM output port of GPTW

The POE3 waveform on the right shows the timing diagram at the time of edge detection. The POEG waveform shows a timing diagram in case of the noise filter is not used and “via flag”/“direct path”.
 In addition, the level detection stops the output of the target PWM output terminal after the sampling count set by ICSRm.POEnM2[3:0] for POE3 or OEGGn.NFCS[1:0] for POEG has been met and the time to stop output as shown in the right figure has elapsed.




POE, POEG TIMING (PWM OUTPUT SHORT-CIRCUIT, OSCILLATION STOPPED)

■ PWM output-short circuit

When the short-circuit of PWM output signal (positive and negative phases are active at the same time) continues for longer than 1PCLK, the following target PWM output pins stop output.


- Target PWM Output port
POE3 : PWM output port of MTU3/GPTW
POEG : PWM output port of GPTW



■ Stop oscillation

This is the time until the target PWM output pins listed below stop outputting when an oscillation stop detection signal is input to the POE3 or POEG module.

- Target PWM Output port
POE3 : PWM output port of MTU3/GPTW
POEG : PWM output port of GPTW



POE, POEG TIMING (COMPARATOR DETECT AND REGISTER SETTINGS)

■ Comparator output detection



This is the time until the target PWM output terminals listed below stop outputting when the COMPn level detection signal is input to the POE3 or POEG module.

- Target PWM Output port
POE3 : PWM output port of MTU3/GPTW
POEG : PWM output port of GPTW

■ Register setting

When output stop is set by software (register), it takes until the following target PWM output pins stop output.

- Stop setting register
POE3 : SPOER register
POEG : POEGGn.SSF bit
- Target PWM Output port
POE3 : PWM output port of MTU3/GPTW
POEG : PWM output port of GPTW



A/D CONVERTER TRIGGER TIMING

Table 45.36 A/D Converter Trigger Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$,
 $ICLK = 8$ to 160 MHz, $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $PCLKC = 8$ to 160 MHz, $BCLK = 8$ to 60 MHz,
 Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30$ pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

	Item	Symbol	Min.	Max.	Unit*1	Test Conditions
A/D converter	A/D converter trigger input pulse width	t_{TRGW}	1.5	—	t_{PBcyc}	Figure 45.44

Note 1. t_{PBcyc} : PCLKB cycle

The timing clock for capturing A/D converter trigger pin level is captured not by the operation clock for A/D but by the operation clock for I/O.
 *For this example, PCLKB is not A/D operation clock but I/O operation clock.

For VIH/VIL, refer to ADTGR# Input Terminal section of the Schmitt Trigger Input Voltage in DC Characteristics. ADTGR# pin has a hysteresis-width.




Figure 45.44 A/D Converter Trigger Input Timing

RSPI

Consider the max. bit rate considering the specifications of the communication-facing IC, such as setting up and holding, and the bus configuration (bus loading).

Required conditions to guarantee the following specifications.

Table 45.41 RSPI Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_A = T_{opr}, ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 80 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF, High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Symbol	Min. ¹⁾	Max. ¹⁾	Unit ¹⁾	Test Conditions		
RSPI RSPCK clock cycle	Master	t _{SPCYC}	2	4096	t _{PACYC}	Figure 45.53	
	Slave		4	—			
RSPCK clock high pulse width	Master	t _{SPCKWH}	(t _{SPCYC} - t _{SPCKR} - t _{SPCKF}) / 2 - 3	—	ns		
	Slave		(t _{SPCYC} - t _{SPCKR} - t _{SPCKF}) / 2	—	ns		
RSPCK clock low pulse width	Master	t _{SPCKWL}	(t _{SPCYC} - t _{SPCKR} - t _{SPCKF}) / 2 - 3	—	ns		
	Slave		(t _{SPCYC} - t _{SPCKR} - t _{SPCKF}) / 2	—	ns		
RSPCK clock rise/fall time	Output	t _{SPCKR}	—	5	ns		
	Input	t _{SPCKF}	—	1	μs		
Data input setup time	Master	t _{SU}	6	—	ns	VCC ≥ 4.5 V Figure 45.54 to Figure 45.59	
			11	—	ns	VCC < 4.5 V Figure 45.59	
	Slave		8.3	—	ns	Figure 45.54 to Figure 45.59	
Data input hold time	Master	PCLKA division ratio set to 1/2	t _{HF}	0	—	ns	
		PCLKA division ratio set to a value other than 1/2	t _H	t _{PACYC}	—		
	Slave		8.3	—	ns		
SSL setup time	Master	t _{LEAD}	1	8	t _{SPCYC}		
	Slave		6	—	t _{PACYC}		
SSL hold time	Master	t _{LAS}	1	8	t _{SPCYC}		
	Slave		6	—	t _{PACYC}		
Data output delay time	Master	t _{OD}	—	6.3	ns	VCC ≥ 4.5 V Figure 45.54 to Figure 45.59	
	Slave		—	28			
	Master		—	11.3	ns	VCC < 4.5 V	
	Slave		—	33			
Data output hold time	Master	t _{OH}	0	—	ns	Figure 45.54 to Figure 45.59	
	Slave		0	—			
Successive transmission delay time	Master	t _{TD}	t _{SPCYC} + 2 × t _{PACYC}	8 × t _{SPCYC} + 2 × t _{PACYC}	ns		
	Slave		6 × t _{PACYC}	—			
MOSI and MISO rise/fall time	Output	t _{dr} , t _{df}	—	5	ns		
	Input		—	1	μs		
SSL rise/fall time	Output	t _{ssLr}	—	5	ns		
	Input	t _{ssLf}	—	1	μs		
Slave access time		t _{SA}	—	2 × t _{PACYC} + 28	ns	VCC ≥ 4.5 V Figure 45.58, Figure 45.59	
			—	2 × t _{PACYC} + 33			
Slave output release time		t _{REL}	—	2 × t _{PACYC} + 28	ns	VCC ≥ 4.5 V	
			—	2 × t _{PACYC} + 33			

Note 1. t_{PACYC}: PCLKA cycle

SIMPLE SPI TIMING

Table 45.40 Simple SPI Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}, ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF, High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Required conditions to guarantee the following specifications.

Consider the max. bit rate by considering the specifications of the communication destination IC, such as setting up and holding, and the bus configuration (bus loading).

	Item	Symbol	Min.	Max.	Unit*1	Test Conditions	
Simple SPI (SCI11)	SCK clock cycle output (master)	t _{SPCyc}	4	65536	t _{PAcyc}	Figure 45.48	
	SCK clock cycle input (slave)		8	—			
	SCK clock high pulse width	t _{SPCKWH}	0.4	0.6	t _{SPCyc}		
	SCK clock low pulse width	t _{SPCKWL}	0.4	0.6	t _{SPCyc}		
	SCK clock rise/fall time	t _{SPCKr} , t _{SPCKf}	—	20	ns		
	Data input setup time	t _{SU}	33.3	—	ns		Figure 45.49 to Figure 45.52
	Data input hold time	t _H	33.3	—	ns		
	SS input setup time	t _{LEAD}	1	—	t _{SPCyc}		Figure 45.51, Figure 45.52
	SS input hold time	t _{LAG}	1	—	t _{SPCyc}		
	Data output delay time	t _{OD}	—	33.3	ns		
	Data output hold time	t _{OH}	-10	—	ns		
	Data rise/fall time	t _{Dr} , t _{Df}	—	16.6	ns		
	SS input rise/fall time	t _{SsLr} , t _{SsLf}	—	16.6	ns		
	Slave access time	t _{SA}	—	7	t _{PAcyc}		
Slave output release time	t _{REL}	—	7	t _{PAcyc}			
Simple SPI (SCI1, SCI5, SCI6, SCI8, SCI9, SCI12)	SCK clock cycle output (master)	t _{SPCyc}	4	65536	t _{PBcyc}	Figure 45.48	
	SCK clock cycle input (slave)		8	—			
	SCK clock high pulse width	t _{SPCKWH}	0.4	0.6	t _{SPCyc}		
	SCK clock low pulse width	t _{SPCKWL}	0.4	0.6	t _{SPCyc}		
	SCK clock rise/fall time	t _{SPCKr} , t _{SPCKf}	—	20	ns		
	Data input setup time	t _{SU}	33.3	—	ns		Figure 45.49 to Figure 45.52
	Data input hold time	t _H	33.3	—	ns		
	SS input setup time	t _{LEAD}	1	—	t _{SPCyc}		Figure 45.51, Figure 45.52
	SS input hold time	t _{LAG}	1	—	t _{SPCyc}		
	Data output delay time	t _{OD}	—	33.3	ns		
	Data output hold time	t _{OH}	-10	—	ns		
	Data rise/fall time	t _{Dr} , t _{Df}	—	16.6	ns		
	SS input rise/fall time	t _{SsLr} , t _{SsLf}	—	16.6	ns		
	Slave access time	t _{SA}	—	7	t _{PBcyc}		
Slave output release time	t _{REL}	—	7	t _{PBcyc}			

Note 1. t_{PAcyc}: PCLKA cycle, t_{PBcyc}: PCLKB cycle

RSPI




Figure 45.53 RSPI Clock Timing

When performing continuous communication, a wait time is required when one frame of data is transmitted.





Figure 45.54 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)

RIIC BUS INTERFACE INPUT/OUTPUT TIMING

The upper/lower limit of t_{SCLH} , t_{SCLL} differs depending on the communication speed of IIC. For more information, please refer to the "IIC Bus Specifications" proposed by NXP.

As the rise time varies depending on the load conditions, observe the actual output waveform after mounting the board and check.



The properties of IIC are based on the "IIC Bus Specification" proposed by NXP.

Figure 45.60 RIIC Bus Interface Input/Output Timing

A/D CONVERSION CHARACTERISTICS

45.6 A/D Conversion Characteristics

Table 45.46 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (1)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, 4.5 V $\leq AV_{CC0} = AV_{CC1} = AV_{CC2} \leq 5.5$ V,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$, $PCLKB = PCLKD = 8$ to 60 MHz*1,
 Source impedance = 1.0 k Ω

Item	Min.	Typ.	Max.	Unit	Test Conditions	
Resolution	12	12	12	Bit		
Analog input capacitance	—	—	30	pF		
Conversion time*2 (Operation at PCLKD = 60 MHz)	AN000 to AN002, AN100 to AN102	Channel-dedicated sample-and-hold circuits in use	Constant sampling enabled	1.00	—	<ul style="list-style-type: none"> • Sampling time: 24 PCLKD • Sampling time of channel-dedicated sample-and-hold circuits: 24 PCLKD • Sampling time: 24 PCLKD • Sampling time: 30 PCLKD • Sampling time: 33 PCLKD • Sampling time: 39 PCLKD
		Constant sampling disabled	1.40	—	—	
	Channel-dedicated sample-and-hold circuits not in use	0.90	—	—		
	AN003 to AN006, AN103 to AN106	0.90	—	—		
	AN007, AN107, AN200 to AN211	0.95	—	—		
AN216 to AN217	1.05	—	—			
Offset error	Channel-dedicated sample-and-hold circuits in use	Channel-dedicated sample-and-hold circuits in use	—	± 1.5	± 6.0	LSB AN000 to AN002, AN100 to AN102 = 0.2 V
		Channel-dedicated sample-and-hold circuits not in use	—	± 1.5	± 5.0	
Full-scale error	Channel-dedicated sample-and-hold circuits in use	Channel-dedicated sample-and-hold circuits in use	—	± 1.5	± 5.5	AN000 to AN002 = $AV_{CC0} - 0.2$ V AN100 to AN102 = $AV_{CC1} - 0.2$ V
		Channel-dedicated sample-and-hold circuits not in use	—	± 1.5	± 4.5	
Quantization error	Channel-dedicated sample-and-hold circuits in use	Channel-dedicated sample-and-hold circuits in use	—	± 0.5	—	
		Channel-dedicated sample-and-hold circuits not in use	—	± 0.5	—	
Absolute accuracy	AN000 to AN002, AN100 to AN102	Channel-dedicated sample-and-hold circuits in use	—	± 3.0	± 6.0	
		Channel-dedicated sample-and-hold circuits not in use	—	± 2.5	± 5.5	
	AN003 to AN007, AN103 to AN107	—	± 2.5	± 5.5		
	AN200 to AN211	—	± 2.5	± 5.5		
DNL differential nonlinearity error	Channel-dedicated sample-and-hold circuits in use	Channel-dedicated sample-and-hold circuits in use	—	± 1.0	± 2.5	
		Channel-dedicated sample-and-hold circuits not in use	—	± 1.0	± 1.5	
INL integral nonlinearity error	Channel-dedicated sample-and-hold circuits in use	Channel-dedicated sample-and-hold circuits in use	—	± 1.5	± 4.0	
		Channel-dedicated sample-and-hold circuits not in use	—	± 1.5	± 2.5	
Holding time of the channel-dedicated sample-and-hold circuit	—	—	20	μ s		
Dynamic range	AN000 to AN002	Channel-dedicated sample-and-hold circuits in use	0.2	—	$AV_{CC0} - 0.2$	
	AN100 to AN102	Channel-dedicated sample-and-hold circuits in use	0.2	—	$AV_{CC1} - 0.2$	

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. When PCLKD was higher than 40 MHz, capacitors with the following values were placed in parallel with the 0.1- μ F capacitors between AV_{CC0} and AV_{SS0} , AV_{CC1} and AV_{SS1} , and AV_{CC2} and AV_{SS2} for measurement of the A/D conversion characteristics.

- Products with 64 Kbytes of RAM: 1000 pF
 - Products with 128 Kbytes of RAM: 0.01 μ F

Note 2. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Required conditions to guarantee the following specifications.

Refer to the next page for the terms of A/D conversion.

When a channel-dedicated sample-and-hold circuit is used
 Indicates the input-range that can guarantee A/D transformation accuracy. In this situation, A/D conversion accuracy is not guaranteed for input-voltages outside the dynamic range.
 When a channel-dedicated sample-and-hold circuit is not used, there is no limitation by dynamic range.

Please also refer to the Hardware Manual "Analog input sampling time and scan conversion time (comparison time)".

There is an upper/lower limit in PCLK of usage conditions. Please note that the settable frequency varies depending on the product.

Complete all channels A/D conversion of the channel-dedicated sample-and-hold circuitry (ANx00~ANx02) by this time.

EXPLANATION OF A/D CONVERTER-CHARACTERISTIC TERMINOLOGY

■ Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of analog input voltage (1-LSB width), that can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and if reference voltage ($V_{REFH0} = 3.072\text{ V}$), then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, 1.5 mV, ... are used as analog input voltages.

If analog input voltage is 6 mV, absolute accuracy = ± 5 LSB means that the actual A/D conversion result is in the range of 003h to 00Dh though an output code, 008h, can be expected from the theoretical A/D conversion characteristics.

■ Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

■ Differential nonlinearity error (DNL)


Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

■ Offset error

Offset error is the difference between a transition point of the ideal first output code and the actual first output code.

■ Full-scale error

Full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.



A/D INTERNAL REFERENCE VOLTAGE CHARACTERISTICS

It is the reference voltage inside the chip, not the reference voltage of A/D converters. Measuring this value can be used to determine if AD module has failed.

This is a total consideration including voltage-fluctuation, temperature-fluctuation, secular change, and variation of individual MCU.

Table 45.48 A/D Internal Reference Voltage Characteristics

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V, $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$, $PCLKB = PCLKD = 8$ to 60 MHz

Item	Min.	Typ.	Max.	Unit	Test Conditions
A/D internal reference voltage	1.20	1.25	1.30	V	

Note: The above specification values apply during normal operations.

Required conditions to guarantee the following specifications.

Can be used to determine if a AD module is faulty or a reference voltage is faulty.

PROGRAMMABLE GAIN AMPLIFIER CHARACTERISTICS

Table 45.49 Programmable Gain Amplifier Characteristics (single-ended input)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input offset voltage	V _{IO}	—	3	8	mV	
Single-ended input voltage range	V _{ISR}	V _{OR} (min)/G	—	V _{OR} (min)/G	V	
Output voltage range	V _{OR}	0.10 × AVCCn	—	0.90 × AVCCn		G = 2.000 to 3.636
		0.15 × AVCCn	—	0.85 × AVCCn		G = 4.000 to 6.667
		0.20 × AVCCn	—	0.80 × AVCCn		G = 8.000 to 20.000
Gain	G	2.000	—	20.000	Linear gain	
Gain error	E _G	—	±0.5	±2.0	%	G = 2.000
		—	±0.5	±2.0		G = 2.500
		—	±0.5	±2.0		G = 3.077
		—	±0.5	±2.0		G = 3.636
		—	±0.6	±2.0		G = 4.000
		—	±0.6	±2.0		G = 4.444
		—	±0.7	±2.0		G = 5.000
		—	±0.7	±3.0		G = 6.667
		—	±0.7	±3.0		G = 8.000
		—	±0.7	±4.0		G = 10.000
		—	±1.1	±4.0		G = 13.333
—	±1.3	±4.0		G = 20.000		
Slew rate	SR	10	—	—	V/μs	
Operation stabilization time	t _{start}	—	—	5	μs	

n = 0 and 1

Table 45.50 Programmable Gain Amplifier Characteristics (pseudo-differential input)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions*1
Input offset voltage	V _{IO}	—	10	20	mV	
Differential input voltage range	V _{IDR}	-0.28 × AVCCn / G	—	0.28 × AVCCn / G	V	
Output voltage range	V _{OR}	0.22 × AVCCn	—	0.78 × AVCCn		
Input voltage range (PGAVSSn)	V _I (PGAVSS)	-0.5	—	0.3		AVCCn < 4.3 V
		-0.5	—	0.6		AVCCn ≥ 4.3 V
Gain error	E _G	—	±0.5	±2.0	%	G = 1.500
		—	±0.5	±2.0		G = 4.000
		—	±0.8	±3.0		G = 7.000
		—	±1.2	±4.0		G = 12.333
Slew rate	SR	10	—	—	V/μs	
Operation stabilization time	t _{start}	—	—	5	μs	

n = 0 and 1

Note 1. When AVCC0 = AVCC1 = AVCC2 ≥ 4.0 V, VOLSR.PGAVLS = 0
When AVCC0 = AVCC1 = AVCC2 < 4.0 V, VOLSR.PGAVLS = 1

Voltages in the range of 0 to min, max ~ AVCC are output. However, you cannot guarantee these values.

This is the time until the operation stabilizes after PGA is enabled in S12ADx.ADPGACR.PxxxCR[3:0].

COMPARATOR CHARACTERISTICS

45.8 Comparator Characteristics

Required conditions to guarantee the following specifications.

Table 45.51 Comparator Characteristics

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V, $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input offset voltage	V_{IO}	—	8	40	mV	
Reference input voltage range	V_{ref}	0	—	AVCC1	V	CMPSEL1.CVRS[3:0] = 0100b, 1000b
		0	—	AVCC2	V	CMPSEL1.CVRS[3:0] = 0001b, 0010b
Response time	$t_{tot(r)}$	—	—	200	ns	VOD = 100 mV
	$t_{tot(f)}$	—	—	200	ns	CMPCTL.CDFS[1:0] = 00b
Waiting time for stabilization following switching of the input	t_{cwait}	300	—	—	—	
Operation stabilization time	t_{cmp}	—	—	1	μs	

This is the waiting time required to stabilize the operation after changing the setting of the comparator using the CMPSELx register.

This is the time it takes for the operation to stabilize after setting CMPCTL.HCMPON=1.

It is an electrical characteristic value at overdrive voltage (VOD) = 100 mV.




Figure 45.66 Comparator Response Time

D/A CONVERSION CHARACTERISTICS

60.7 D/A Conversion Characteristics

Required conditions to guarantee the following specifications.

Table 60.52 D/A Conversion Characteristics

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AVCC0$,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Resolution	—	12	12	12	Bit		
Unbuffered output	Absolute accuracy	—	—	± 6.0	LSB	2-M Ω resistive load 10-bit conversion	
	Differential nonlinearity error	DNL	—	± 1.0	± 2.0	LSB	2-M Ω resistive load
	Output resistance	R_O	—	8.6	—	k Ω	
	Setting time	t_s	—	—	3	μ s	20-pF capacitive load
Buffered output	Load resistance	R_L	5	—	—	k Ω	
	Load capacitance	C_L	—	—	50	pF	
	Output voltage	V_O	0.2	—	$AVCC1 - 0.2$	V	
	Differential nonlinearity error	DNL	—	± 1.0	± 2.0	LSB	
	Integral nonlinearity error	INL	—	± 2.0	± 4.0	LSB	
	Setting time	t_s	—	—	4	μ s	

This is the buffer characteristic when the low-capacitance impedance buffer is enabled.

Some products have no buffer.

If an output without buffer is used and a buffer is connected externally, it must be larger than R_O resistor (for example, 100 times or more). (Refer to the next page.)

0V~0.2V and AVCC1-0.2~AVCC are not guaranteed, although the voltage is output.

In the case of buffered output, DNL and INL characteristics are guaranteed rather than absolute accuracy.

D/A CONVERSION CHARACTERISTICS

60.7 D/A Conversion Characteristics

Table 60.52 D/A Conversion Characteristics


Conditions: $VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 \text{ to } 3.6 \text{ V}$, $2.7 \text{ V} \leq VREFH0 \leq AVCC0$,
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 \text{ V}$,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Resolution	—	12	12	12	Bit		
Unbuffered output	Absolute accuracy	—	—	±6.0	LSB	2-M Ω resistive load 10-bit conversion	
	Differential nonlinearity error	DNL	—	±1.0	±2.0	LSB	2-M Ω resistive load
	Output resistance	R_O	—	8.6	—	k Ω	
	Setting time	t_S	—	—	3	μs	20-pF capacitive load
Buffered output	Load resistance	R_L	5	—	—	k Ω	
	Load capacitance	C_L	—	—	50	pF	
	Output voltage	V_O	0.2	—	$AVCC1 - 0.2$	V	
	Differential nonlinearity error	DNL	—	±1.0	±2.0	LSB	
	Integral nonlinearity error	INL	—	±2.0	±4.0	LSB	
	Setting time	t_S	—	—	4	μs	

Output resistor (R_O) in D/A converters.
 When external buffers are connected, a voltage-drop occurs due to the output-resistance inside D/A converter. The actual V_r are as follows.

$$V_r = \text{Output voltage} \cdot R / (R + R_O)$$

Therefore, in order to bring V_r closer to the output voltage,
 The external resistance (R) must be greater than R_O (e.g., 100 times or more).



TEMPERATURE SENSOR CHARACTERISTICS

The temperature can be calculated using this value. However, this value is only an average value, and there are individual differences.

If you wish to perform more accurate temperature measurement, we recommend that you perform two-point measurement for each chip and calculate the slope individually.

Average value of temperature sensor output potential when ambient temperature is 25°C. The temperature can be calculated using this value. However, this value is only an average value, and there are individual differences.

If you want to make more accurate temperature measurements, we recommend that you make actual measurements for each chip and use that value.

60.8 Temperature Sensor Characteristics

Table 60.53 Temperature Sensor Characteristics

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AVCC0$,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = 0$ V,
 $T_a = T_{opr}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
Relative accuracy	—	±1	—	°C	
Temperature slope	—	4	—	mV/°C	
Output voltage	—	1.21	—	V	$T_a = 25^\circ\text{C}$
Temperature sensor start time	—	—	30	μs	
Sampling time*1	4.15	—	—	μs	

Note 1. Set the S12AD1.ADSSTRT register such that the sampling time of the 12-bit A/D converter satisfies this specification.

This temperature sensor can measure the temperature inside the chip. Since there is a variation between individual values of this temperature sensor, the temperature slope and output potential of this temperature sensor characteristics are average (typical). If you want to measure the temperature with higher accuracy, perform trial measurements of 1 and 2 points of temperature for each individual, and calculate the temperature slope and output potential. For the calculation method, please refer to the How to use the temperature sensor in the Temperature Sensors chapter.

This is the stable waiting time of the output (reference voltage) of the temperature sensor. After starting up the temperature sensor, wait for the temperature sensor startup time before starting the A/D conversion. The temperature sensor activation signal differs for each microcomputer. Check the temperature sensor chapter.

FLASH MEMORY CHARACTERISTICS

45.13 Flash Memory Characteristics

Required conditions to guarantee the following specifications.

Table 45.56 Code Flash Memory Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Temperature range for program/erase: T_a = T_{opr}

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Program time (N _{PEC} ≤ 100 cycles)	256 bytes	t _{P256}	—	0.9	13.2	—	0.4	6	
	8 Kbytes	t _{P8K}	—	29	176	—	13	80	
	32 Kbytes	t _{P32K}	—	116	704	—	52	320	
Program time (N _{PEC} > 100 cycles)	256 bytes	t _{P256}	—	1.1	15.8	—	0.5	7.2	
	8 Kbytes	t _{P8K}	—	35	212	—	16	96	
	32 Kbytes	t _{P32K}	—	140	848	—	64	384	
Erase time (N _{PEC} ≤ 100 cycles)	8 Kbytes	t _{E8K}	—	71	216	—	39	120	
	32 Kbytes	t _{E32K}	—	254	864	—	141	480	
Erase time (N _{PEC} > 100 cycles)	8 Kbytes	t _{E8K}	—	85	260	—	47	144	
	32 Kbytes	t _{E32K}	—	304	1040	—	169	576	
Program/erase cycles*1	N _{PEC}	1000*2	—	—	1000*2	—	—	Cycles	
Program suspend latency	t _{SPD}	—	—	264	—	—	120	μs	
Primary erase suspend latency in suspend priority mode	t _{SESD1}	—	—	216	—	—	120	μs	
Secondary erase suspend latency in suspend priority mode	t _{SESD2}	—	—	1.7	—	—	1.7	ms	
Erase suspend latency in erase priority mode	t _{SEED}	—	—	1.7	—	—	1.7	ms	
Forced stop command	t _{FD}	—	—	32	—	—	20	μs	
Data retention*3, *4	t _{DRP}	20	—	—	20	—	—	Year	T _a ≤ 85°C
		10	—	—	10	—	—	Year	T _a ≤ 105°C

The range of typ/max values depends on individual differences in the product, temperature, number of writes, etc.

The target area of the program/erase count is for each area of the program unit. For example, if the program unit is 4B for a 32 KB area, it is possible to achieve more writes than described as a whole by staggering the areas instead of writing to the same area continuously.

Note 1. Definition of program/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 256-byte program is performed 32 times for different addresses in 8-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.

Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.

Note 4. These values are based on the results of reliability testing.

DATA FLASH CHARACTERISTICS

Table 45.57 Data Flash Memory Characteristics

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 Temperature range for program/erase: $T_a = T_{opr}$

Required conditions to guarantee the following specifications.

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit	Test Conditions	
		Min.	Typ.	Max.	Min.	Typ.	Max.			
Program time	4 bytes	t_{DP4}	—	0.36	3.8	—	0.46	1.7	ms	
Erase time	64 bytes	t_{DE64}	—	3.1	18	—	1.7	10		
Blank check time	4 bytes	t_{DBC4}	—	—	84	—	—	30	μs	
	64 bytes	t_{DBC64}	—	—	280	—	—	100		
	2 Kbytes	t_{DBC2K}	—	—	6160	—	—	2200		
Program/erase cycles*1		N_{DPEC}	100000 *2	—	—	100000 *2	—	—	Cycles	
Program suspend latency		t_{DSPD}	—	—	264	—	—	120	μs	
Primary erase suspend latency in suspend priority mode		t_{DSESD1}	—	—	216	—	—	120		
Secondary erase suspend latency in suspend priority mode		t_{DSESD2}	—	—	300	—	—	300		
Erase suspend latency in erase priority mode		t_{DSEED}	—	—	300	—	—	300		
Forced stop command		t_{FD}	—	—	32	—	—	20		
Data retention*3, *4		t_{DDRP}	20	—	—	20	—	—	Year	$T_a \leq 85^\circ\text{C}$
			10	—	—	10	—	—		$T_a \leq 105^\circ\text{C}$

The range of typ/max values depends on individual differences in the product, temperature, number of writes, etc.

The target area of the program/erase count is for each area of the program unit. For example, if the program unit is 4B for a 32 KB area, it is possible to achieve more writes than described as a whole by staggering the areas instead of writing to the same area continuously.

If the specified number of programs/erases is exceeded, the write/erase time will be longer and read errors will be more likely to occur.

Note 1. Definition of program/erase cycle:

The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 4-byte program is performed 512 times for different addresses in 2-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.

Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.

Note 4. These values are based on the results of reliability testing.

REVISION HISTORY

Revision	Date	Page	Contents
1.00	2022/11	-	1 st version issued.
2.00	2024/07	P6	Updated the description regarding hysteresis width.
		P12 ~ 48	Add the contents for “AC characteristics and others”.
2.01	2026/02	P5	Wording correction (AC specs → specs)
		P15	Deleted text(“when VCC drops”)

