Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



MOS INTEGRATED CIRCUIT

μ PD789046

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD789046 is a μ PD789046 Subseries (small-scale, general-purpose applications) product of the 78K/0S Series.

A flash memory version (μ PD78F9046) that can operate within the same power supply voltage range as the mask ROM version, and various development tools are being developed.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 μ PD789046 Subseries User's Manual: U13600E 78K/0S Series Instructions User's Manual: U11047E

FEATURES

- · Internal ROM: 16 Kbytes
- Internal high-speed RAM: 512 bytes
- Minimum instruction execution time can be changed from high-speed (0.4 μ s: @ 5.0-MHz operation with main system clock) to ultra-low-speed (122 μ s: @ 32.768-kHz operation with subsystem clock)
- I/O ports: 34
- Serial interface: 1 channel

Switchable between 3-wire serial I/O and UART modes

- Timer: 4 channels
 - 16-bit timer counter: 1 channel8-bit timer/event counter: 1 channel
 - Watch timer: 1 channelWatchdog timer: 1 channel
- Vectored interrupt source: 12
- Power supply voltage: VDD = 1.8 to 5.5 V
- Operating ambient temperature: T_A = −40 to +85°C

APPLICATIONS

Cordless phones, etc.

ORDERING INFORMATION

	Part Number	Package	
	μPD789046GB-×××-8ES	44-pin plastic LQFP (10 \times 10)	
*	μPD789046GB-××-8ES-A	44-pin plastic LQFP (10 × 10)	

Remark 1. xxx indicates ROM code suffix.


2. Products with -A at the end of the part number are lead-free products.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

★ 78K/0S SERIES LINEUP

The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.









The major functional differences among the subseries are listed below.

	Function	DOM		Tin	ner		0 64	40 54			V _{DD}	
Subseries N	ame	ROM Capacity	8-bit	16-bit	Watch	WDT	8-bit A/D	10-bit A/D	Serial Interface	I/O	Min. Valu e	Remarks
Small-	μPD789046	16 K	1 ch	1 ch	1 ch	1 ch	_	_	1 ch (UART: 1 ch)	34	1.8 V	-
scale, general- purpose	μPD789026	4 K to 16 K			-							
applications	μPD789014	2 K to 4 K	2 ch	ı						22		
Small- scale, general-	μPD789217A Υ	16 K to 24 K	3 ch	1 ch	1 ch	1 ch	-	8 ch	2 ch UART: 1 ch SMB: 1 ch	31	1.8 V	RC oscillation version, on-chip EEPROM
purpose application s and A/D	μPD789197A Υ											On-chip EEPROM
function	μPD789177								1 ch (UART: 1 ch)			
	μPD789167						8 ch	-				
	μPD789156	8 K to 16	1 ch		-		-	4 ch		20		On-chip
	μPD789146	К					4 ch	-				EEPROM
	μPD789134A	2 K to 8 K					-	4 ch				RC oscillation version
	μPD789124A						4 ch	-				version
	μPD789114A						-	4 ch				-
	μPD789104A						4 ch	-				
Inverter control	μPD789842	8 K to 16 K	3 ch	Note	1 ch	1 ch	8 ch	_	1 ch (UART: 1 ch)	30	4.0 V	-
LCD	μPD789830	24 K	1 ch	1 ch	1 ch	1 ch	-	_	1 ch (UART: 1 ch)	30	2.7 V	_
driving	μPD789417A	12 K to 24 K	3 ch					7 ch		43	1.8 V	
	μPD789407A						7 ch	-		25		
	μPD789457	16 K to 24 K	2 ch				-	4 ch	2 ch (UART: 1 ch)			RC oscillation
	μPD789447						4 ch	-				version
	μPD789437						_	4 ch				-
	μPD789427						4 ch	-				
	μPD789316	8 K to 16 K					_			23		RC oscillation version
	μPD789306											-
ASSP	μPD789800	8 K	2 ch	1 ch	-	1 ch	-	-	2 ch (USB: 1 ch)	31	4.0 V	-
	μPD789840						4 ch		1 ch	29	2.8 V	
	μPD789861	4 K		-			-		_	14	1.8 V	RC oscillation version
	μPD789860											-
IC card	μPD789810	6 K	-	-	-	1 ch	-	-	_	1	2.7 V	On-chip EEPROM

Note 10-bit timer: 1 channel



OVERVIEW OF FUNCTIONS


Ite	em	Function			
Internal memory	ROM	16 Kbytes			
	High-speed RAM	512 bytes			
Minimum instruction	execution time	• 0.4/1.6 μs (@ 5.0-MHz operation with main system clock)			
		• 122 μ s (@ 32.768-kHz operation with subsystem clock)			
General-purpose reg	isters	8 bits × 8 registers			
Instruction set		16-bit operationBit manipulation (set, reset, and test), etc.			
I/O ports		CMOS input/output: 34			
Serial interface		Switchable between 3-wire serial I/O and UART modes: 1 channel			
Timers		 16-bit timer counter: 1 channel 8-bit timer/event counter: 1 channel Watch timer: 1 channel Watchdog timer: 1 channel 			
Timer output		2			
Vectored interrupt	Maskable	Internal: 7, external: 4			
sources Non-maskable		Internal: 1			
Power supply voltage		V _{DD} = 1.8 to 5.5 V			
Operating ambient temperature		$T_A = -40 \text{ to } +85^{\circ}\text{C}$			
Package		44-pin plastic LQFP (10 × 10 mm)			

CONTENTS

	1. PIN CONFIGURATION (Top View)	6
	2. BLOCK DIAGRAM	7
	3. PIN FUNCTIONS	_
	3.1 Port Pins	
	3.2 Non-Port Pins	
	3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	10
	4. MEMORY SPACE	12
	5. PERIPHERAL HARDWARE FUNCTIONS	13
	5.1 Ports	13
	5.2 Clock Generator	13
	5.3 Timers	
	5.4 Serial Interface	16
	6. INTERRUPT FUNCTIONS	17
	7. STANDBY FUNCTIONS	19
	8. RESET FUNCTIONS	19
	9. INSTRUCTION SET OVERVIEW	20
	9.1 Legend	20
	9.2 Operations	22
	10. ELECTRICAL SPECIFICATIONS	27
•	11. CHARACTERISTICS CURVES	38
	12. PACKAGE DRAWING	40
7	13. RECOMMENDED SOLDERING CONDITIONS	41
	APPENDIX A. DEVELOPMENT TOOLS	42
	APPENDIX B. RELATED DOCUMENTS	44

1. PIN CONFIGURATION (Top View)

• 44-pin plastic LQFP (10 × 10)




Caution Connect the IC0 (Internally Connected) pin directly to Vsso or Vss1 pin.

ASCK20:	Asynchronous Serial Input	RxD20:	Receive Data
BZO90:	Buzzer Output	SCK20:	Serial Clock
CPT90:	Capture Trigger Input	SI20:	Serial Input
IC0:	Internally Connected	SO20:	Serial Output
INTP0 to INTP2:	Interrupt from Peripherals	SS20:	Chip Select Input
KR00 to KR07:	Key Return	TI80:	Timer Input
P00 to P07:	Port 0	TO80, TO90:	Timer Output
P10 to P17:	Port 1	TxD20:	Transmit Data
P20 to P27:	Port 2	VDD0, VDD1:	Power Supply
P30, P31:	Port 3	Vsso, Vss1:	Ground
P40 to P47:	Port 4	X1, X2:	Crystal (Main System Clock)
RESET:	Reset	XT1, XT2:	Crystal (Subsystem Clock)



2. BLOCK DIAGRAM





3. PIN FUNCTIONS

3.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	_
P10 to P17	I/O	Port 1 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	-
P20	I/O	Port 2	Input	SCK20/ASCK20
P21		8-bit input/output port Input/output can be specified in 1-bit units.		SO20/TxD20
P22		An on-chip pull-up resistor can be specified by means of software.		SI20/RxD20
P23				SS20
P24				INTP0
P25				INTP1
P26				INTP2/CPT90
P27				TI80/TO80
P30	I/O	Port 3 2-bit input/output port	Input	ТО90
P31		Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.		BZO90
P40 to P47	I/O	Port 4 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	KR00 to KR07



3.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input for which the valid edge (rising edge,	Input	P24
INTP1		falling edge, or both rising and falling edges) can be specified		P25
INTP2				P26/CPT90
KR00 to KR07	Input	Detection of key return signal	Input	P40 to P47
SI20	Input	Serial interface serial data input	Input	P22/RxD20
SO20	Output	Serial interface serial data output	Input	P21/TxD20
SCK20	I/O	Serial interface serial clock input/output	Input	P20/ASCK20
SS20	Input	Serial interface chip select input	Input	P23
ASCK20	Input	Asynchronous serial interface serial clock input	Input	P20/SCK20
RxD20	Input	Asynchronous serial interface serial data input	Input	P22/SI20
TxD20	Output	Asynchronous serial interface serial data output	Input	P21/SO20
TI80	Input	External count clock input to 8-bit timer (TM80)	Input	P27/TO80
TO80	Output	8-bit timer (TM80) output	Input	P27/TI80
TO90	Output	16-bit timer (TM90) output	Input	P30
BZO90	Output	16-bit timer (TM90) buzzer output	Input	P31
CPT90	Input	Capture edge input	Input	P26/INTP2
X1	Input	Connecting crystal resonator for main system clock oscillation	_	_
X2	_		_	_
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	_	_
XT2	_		_	_
V _{DD0}	_	Positive power supply for ports	_	_
V _{DD1}	-	Positive power supply except ports	_	_
Vsso	-	Ground potential for ports	-	-
V _{SS1}	-	Ground potential except ports	-	
RESET	Input	System reset input	Input	-
IC0	-	Internally connected. Connect directly to Vsso or Vss1.	_	_




3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin Input/Output Circuits and Recommended Connection of Unused Pins

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P07	5-H	I/O	Input: Independently connect to VDD0, VDD1, VSS0, or VSS1 via a resistor.
P10 to P17			Output: Leave open.
P20/SCK20/ASCK20	8-C		
P21/SO20/TxD20			
P22/SI20/RxD20			
P23/SS20			
P24/INTP0			
P25/INTP1			
P26/INTP2/CPT90			
P27/TI80/TO80			
P30/TO90	5-H		
P31/BZO90			
P40/KR00 to P47/KR07	8-C		
XT1	_	Input	Connect to Vsso or Vss1.
XT2		-	Leave open.
RESET	2	Input	_
IC	_	-	Connect directly to Vsso or Vss1.

Figure 3-1. Pin Input/Output Circuits



*μ*PD789046

4. MEMORY SPACE

NEC

The μ PD789046 can access 64 Kbytes of memory space. Figure 4-1 shows the memory map.

FFFFH Special function register 256×8 bits FF00H FEFFH Internal high-speed RAM 512×8 bits FD00HFCFFH Data memory space 3 F F F H Reserved 4000H 3 F F F H Program area 0080H Program memory Internal ROM 007FH space CALLT table area $16,384 \times 8$ bits 0040H 003FH Program area 0 0 1 A H 0019H Vector table area 0000H 0000H

Figure 4-1. Memory Map



5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

The μ PD789046 is provided with the following I/O ports and various controls are available.

Table 5-1. Port Functions

Port Name	Pin Name	Function
Port 0	P00 to P07	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 1	P10 to P17	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 2	P20 to P27	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 3	P30, P31	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 4	P40 to P47	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.


5.2 Clock Generator

A system clock generator is incorporated.

The minimum instruction execution time can be changed.

- 0.4 μ s/1.6 μ s (@ 5.0-MHz operation with main system clock)
- 122 μs (@ 32.768-kHz operation with subsystem clock)

Figure 5-1. Clock Generator Block Diagram





5.3 Timers


Four timer channels are incorporated.

16-bit timer counter 90 (TM90): 1 channel
8-bit timer/event counter 80 (TM80): 1 channel
Watch timer (WT): 1 channel
Watchdog timer (WDT): 1 channel

Table 5-2. Operations of Timers

		TM90	TM80	WT	WDT
Operation mode	Interval timer	_	1 channel	1 channel	1 channel
	External event counter	_	1 channel	_	_
Function	Timer output	1 output	1 output	_	_
	Square wave output	_	1 output	_	_
	PWM output	_	1 output	_	_
	Buzzer output	1 output	_	_	_
	Capture	1 input	_	_	_
	Interrupt request	1	1	1	1


Figure 5-2. Block Diagram of 16-Bit Timer Counter 90



Internal bus 8-bit compare register 80 (CR80) Match ► INTTM80 Selector Output control TO80/P27/ 8-bit timer register 80 (TM80) OVF circuit TI80 $fx/2^8$ TI80/P27/ (Clear TO80 Internal bus

Figure 5-3. Block Diagram of 8-Bit Timer/Event Counter 80

Figure 5-4. Watch Timer Block Diagram



Note Bit 0 of watch timer mode control register (WTM)

Prescaler fx fx RUN^{Note} 26 28 210 INTWDT maskable interrupt request Clear Selector Control RESET 7-bit counter circuit INTWDT non-maskable interrupt request

Figure 5-5. Watchdog Timer Block Diagram

Note Bit 7 of watchdog timer mode register (WDTM)



5.4 Serial Interface

One serial interface channel is incorporated.


Serial interface 20 has the following three types of modes.

Operation stop mode:
 Can reduce power consumption

• 3-wire serial I/O mode: Switchable between MSB-first and LSB-first transmission

• Asynchronous serial interface (UART) mode: On-chip dedicated baud rate generator

Figure 5-6. Serial Interface Block Diagram





6. INTERRUPT FUNCTIONS

A total of 12 interrupt sources are provided, divided into the following two types.

Non-maskable: 1Maskable: 11

Table 6-1. Interrupt Sources

Interrupt Type	Note 1 Priority		Interrupt Source	Internal/External	Vector Table		
interrupt Type Priority		Name	Trigger	internal/External	Address	Type Note 2	
Non- maskable	-	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)	
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)	
	1	INTP0	Pin input edge detection	External	0006H	(C)	
	2	INTP1			H8000		
	3	INTP2			000AH		
	4	INTSR20	End of serial interface 20 UART reception	Internal	000CH	(B)	
		INTCSI20	End of serial interface 20 3-wire SIO transfer reception				
	5	INTST20	End of serial interface 20 UART transmission		000EH		
	6	INTWT	Watch timer interrupt		0010H		
	7	INTWTI	Interval timer interrupt		0012H		
	8	INTTM80	Generation of matching signal of 8-bit timer/event counter 80		0014H		
	9	INTTM90	Generation of matching signal of 16-bit timer counter 90		0016H		
	10	INTKR00	Detection of key return signal	External	0018H	(C)	


Notes 1. Priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest order and 10 is the lowest order.

2. Basic configuration types (A) to (C) correspond to (A) to (C) in Figure 6-1.


Data Sheet U13380EJ1V2DS 17

Figure 6-1. Basic Configuration of Interrupt Functions


(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt



INTM0: External interrupt mode register 0 KRM00: Key return mode register 00

IF: Interrupt request flagIE: Interrupt enable flagMK: Interrupt mask flag



7. STANDBY FUNCTIONS

The following two standby functions are available for further reduction of system current consumption.

• HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.

• STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, resulting in extremely small current consumption.

CSS0^{Note 1} = 1 Subsystem clock operation Note 2 Main system clock operation CSS0^{Note 1} = 0 HALT instruction **HALT** instruction Interrupt STOP request instruction Interrupt Interrupt request request STOP mode HALT mode HALT mode (Clock supply to CPU halted, (Clock supply to CPU halted, (Main system clock oscillation maintained) oscillation maintained) oscillation stopped)

Figure 7-1. Standby Functions

Notes 1. Bit 4 of subclock control register (CSS)

2. The current consumption can be reduced by stopping the main system clock. When the CPU is operating on the subsystem clock, set the bit 7 (MCC) of processor clock control register (PCC) to stop the main system clock. The STOP instruction cannot be used.

Caution When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

8. RESET FUNCTIONS

The following two reset methods are available.

- External reset by RESET signal input
- · Internal reset by watchdog timer runaway time detection



9. INSTRUCTION SET OVERVIEW

The instruction set for the μ PD789046 is listed later.

9.1 Legend

9.1.1 Operand formats and descriptions

The description made in the operand field of each instruction conforms to the operand format for the instructions listed below (the details conform with the assembler specification). If more than one operand format is listed for an instruction, one is selected. Uppercase letters, #, !, \$, and a pair of [and] are used to specify keywords, which must be written exactly as they appear. The meanings of these special characters are as follows:

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- [and]: Indirect address specification

Immediate data should be described using appropriate values or labels. The specification of values and labels must be accompanied by #, !, \$, or a pair of [and].

Operand registers, expressed as r or rp in the formats, can be described using both functional names (X, A, C, etc.) and absolute names (R0, R1, R2, and other names listed in Table 9-1).

Table 9-1. Operand Formats and Descriptions

Format	Description
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH: Immediate data or label FE20H to FF1FH: Immediate data or label (even addresses only)
addr16 addr5	0000H to FFFFH: Immediate data or label (only even addresses for 16-bit data transfer instructions) 0040H to 007FH: Immediate data or label (even addresses only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label



9.1.2 Descriptions of operation field

A : A register; 8-bit accumulator

X : X register
B : B register
C : C register
D : D register
E : E register
H : H register
L : L register

AX : AX register pair; 16-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair
PC : Program counter
SP : Stack pointer

PSW: Program status word

CY : Carry flag

AC : Auxiliary carry flag

Z : Zero flag

IE : Interrupt request enable flag

NMIS : Flag to indicate that a non-maskable interrupt is being handled

() : Contents of a memory location indicated by a parenthesized address or register

 X_H, X_L : Higher and lower 8 bits of a 16-bit register

^ : Logical product (AND)∨ : Logical sum (OR)∀ : Exclusive OR— : Inverted data

addr16: 16-bit immediate data or label

jdisp8 : Signed 8-bit data (displacement value)

9.1.3 Descriptions of flag operation field

(blank): No change

0 : To be cleared to 0 1 : To be set to 1

 \times : To be set or cleared according to the result

R : To be restored to the previous value

Data Sheet U13380EJ1V2DS 21



9.2 Operations

Mnemonic	Operand		Byte	Clock	Operation		Flag	j
Milemonic	Орегани		Бую	CIOCK	Operation	Z	AC	CY
MOV	r, #byte		3	6	$r \leftarrow \text{byte}$			
	saddr, #byte		3	6	(saddr) ← byte			
	sfr, #byte		3	6	sfr ← byte			
	A, r	Note 1	2	4	$A \leftarrow r$			
	r, A	Note 1	2	4	$r \leftarrow A$			
	A, saddr		2	4	$A \leftarrow (saddr)$			
	saddr, A		2	4	(saddr) ← A			
	A, sfr		2	4	A ← sfr			
	sfr, A		2	4	sfr ← A			
	A, !addr16		3	8	A ← (addr16)			
	!addr16, A		3	8	(addr16) ← A			
	PSW, #byte		3	6	PSW ← byte	×	×	×
	A, PSW		2	4	$A \leftarrow PSW$			
PSW, A A, [DE]	PSW, A		2	4	PSW ← A	×	×	×
	A, [DE]		1	6	A ← (DE)			
	[DE], A		1	6	(DE) ← A			
	A, [HL]		1	6	$A \leftarrow (HL)$			
	[HL], A		1	6	(HL) ← A			
	A, [HL + byte]		2	6	A ← (HL + byte)			
	[HL + byte], A		2	6	(HL + byte) ← A			
XCH	A, X		1	4	$A \leftrightarrow X$			
	A, r	Note 2	2	6	$A \leftrightarrow r$			
	A, saddr		2	6	$A \leftrightarrow (saddr)$			
	A, sfr		2	6	$A \leftrightarrow (sfr)$			
	A, [DE]		1	8	$A \leftrightarrow (DE)$			
	A, [HL]		1	8	$A \leftrightarrow (HL)$			
	A, [HL + byte]		2	8	$A \leftrightarrow (HL + byte)$			
MOVW	rp, #word		3	6	$rp \leftarrow word$			
	AX, saddrp		2	6	$AX \leftarrow (saddrp)$			
	saddrp, AX		2	8	(saddrp) ← AX			
	AX, rp	Note 3	1	4	$AX \leftarrow rp$			
	rp, AX	Note 3	1	4	$rp \leftarrow AX$			

Notes 1. Except when r = A.

- **2.** Except when r = A or X.
- **3.** Only when rp = BC, DE, or HL.

Remark The instruction clock cycle is based on the CPU clock (fcpu), specified in the processor clock control register (PCC).



Mnomonio	Operand	Duto	Clock	Operation		Flag	
Mnemonic	Operand	Byte	Clock	Operation	Z	AC	CY
XCHW	AX, rp	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte	2	4	A, CY ← A + byte	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r$	×	×	×
	A, saddr	2	4	A, CY ← A + (saddr)	×	×	×
	A, !addr16	3	8	A, CY ← A + (addr16)	×	×	×
	A, [HL]	1	6	A, CY ← A + (HL)	×	×	×
	A, [HL + byte]	2	6	A, CY ← A + (HL + byte)	×	×	×
ADDC	A, #byte	2	4	A, CY ← A + byte + CY	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte + CY	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	×	×	×
	A, saddr	2	4	A, CY ← A + (saddr) + CY	×	×	×
	A, !addr16	3	8	A, CY ← A + (addr16) + CY	×	×	×
	A, [HL]	1	6	$A,CY \leftarrow A + (HL) + CY$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A + (HL + byte) + CY	×	×	×
SUB	A, #byte	2	4	A, CY ← A – byte	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r$	×	×	×
	A, saddr	2	4	A, CY ← A − (saddr)	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16)	×	×	×
	A, [HL]	1	6	A, CY ← A − (HL)	×	×	×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte)	×	×	×
SUBC	A, #byte	2	4	A, CY ← A – byte – CY	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte – CY	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	A, CY ← A − (saddr) − CY	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16) − CY	×	×	×
	A, [HL]	1	6	$A,CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte) − CY	×	×	×
AND	A, #byte	2	4	$A \leftarrow A \land byte$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \land byte$	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \land (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \wedge (HL + byte)$	×		

Note Only when rp = BC, DE, or HL.

Remark The instruction clock cycle is based on the CPU clock (fcPu), specified in the processor clock control register (PCC).

Data Sheet U13380EJ1V2DS



Mnemonic	Operand	Byte	Clock	Operation	F	lag	
Willemonic	Operand	Dyte	CIUCK	Ореганоп	Z	٩C	CY
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∨ byte	×		
	A, r	2	4	$A \leftarrow A \vee r$	×		
	A, saddr	2	4	$A \leftarrow A \vee (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		
XOR	A, #byte	2	4	$A \leftarrow A \ \forall byte$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∨ byte	×		
	A, r	2	4	$A \leftarrow A \forall r$	×		
	A, saddr	2	4	$A \leftarrow A \neq (saddr)$	×		
	A, !addr16	3	8	A ← A → (addr16)	×		
	A, [HL]	1	6	$A \leftarrow A \leftrightarrow (HL)$	×		
	A, [HL + byte]	2	6	A ← A → (HL + byte)	×		
CMP	A, #byte	2	4	A – byte	×	×	×
	saddr, #byte	3	6	(saddr) – byte	×	×	×
	A, r	2	4	A – r	×	×	×
	A, saddr	2	4	A – (saddr)	×	×	×
	A, !addr16	3	8	A – (addr16)	×	×	×
	A, [HL]	1	6	A – (HL)	×	×	×
	A, [HL + byte]	2	6	A – (HL + byte)	×	×	×
ADDW	AX, #word	3	6	$AX, CY \leftarrow AX + word$	×	×	×
SUBW	AX, #word	3	6	$AX, CY \leftarrow AX - word$	×	×	×
CMPW	AX, #word	3	6	AX – word	×	×	×
INC	r	2	4	r ← r + 1	×	×	
	saddr	2	4	(saddr) ← (saddr) + 1	×	×	
DEC	r	2	4	r ← r − 1	×	×	
	saddr	2	4	(saddr) ← (saddr) – 1	×	×	
INCW	rp	1	4	rp ← rp + 1			
DECW	rp	1	4	rp ← rp − 1			
ROR	A, 1	1	2	$(CY,A_7 \leftarrow A_0,A_{m-1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	$(CY,A_0 \leftarrow A_7,A_{m+1} \leftarrow A_m) \times 1$			×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×

Remark The instruction clock cycle is based on the CPU clock (fcpu), specified in the processor clock control register (PCC).



Mnemonic	Onevend	Duto	Clock	Operation		Flag	J
Millemonic	Operand	Byte	Clock	Operation	Z	AC	CY
SET1	saddr. bit	3	6	(saddr. bit) ← 1			
	sfr. bit	3	6	sfr. bit ← 1			
	A. bit	2	4	A. bit ← 1			
	PSW. bit	3	6	PSW. bit ← 1	×	×	×
	[HL]. bit	2	10	(HL). bit ← 1			
CLR1	saddr. bit	3	6	(saddr. bit) ← 0			
	sfr. bit	3	6	sfr. bit ← 0			
	A. bit	2	4	A. bit ← 0			
	PSW. bit	3	6	PSW. bit ← 0	×	×	×
	[HL]. bit	2	10	(HL). bit ← 0			
SET1	CY	1	2	CY ← 1			1
CLR1	CY	1	2	CY ← 0			0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$			×
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, $PC \leftarrow addr16$, $SP \leftarrow SP-2$			
CALLT	[addr5]	1	8	$(SP-1) \leftarrow (PC+1)_H, (SP-2) \leftarrow (PC+1)_L,$ $PC_H \leftarrow (00000000, addr5+1),$ $PC_L \leftarrow (00000000, addr5),$ $SP \leftarrow SP-2$			
RET		1	6	$\begin{aligned} & PC_H \leftarrow (SP+1), PC_L \leftarrow (SP), \\ & SP \leftarrow SP+2 \end{aligned}$			
RETI		1	8	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	R	R
PUSH	PSW	1	2	(SP − 1) ← PSW, SP ← SP − 1			
	rp	1	4	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP-2$			
POP	PSW	1	4	$PSW \leftarrow (SP), SP \leftarrow SP + 1$	R	R	R
	rp	1	6	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$ $SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	SP ← AX			
	AX, SP	2	6	AX ← SP			
BR	!addr16	3	6	PC ← addr16			
	\$addr16	2	6	PC ← PC + 2 + jdisp8			
	AX	1	6	$PCH \leftarrow A, PCL \leftarrow X$			

Remark The instruction clock cycle is based on the CPU clock (fcPU), specified in the processor clock control register (PCC).



Managania	Onesseed	Duta	Clask	Onevation		Flag	J
Mnemonic	Operand	Byte	Clock	Operation	Z	AC	CY
ВС	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1			
BNC	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 0			
BZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 1			
BNZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 0			
ВТ	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1			
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 1			
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 1			
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1			
BF	saddr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr. bit) = 0			
	sfr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr. bit} = 0$			
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 0			
	PSW. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$			
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0			
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$			
	saddr, \$addr16	3	8	$(saddr) \leftarrow (saddr) - 1$, then $PC \leftarrow PC + 3 + jdisp8$ if $(saddr) \neq 0$			
NOP		1	2	No Operation			
El		3	6	IE ← 1 (Enable Interrupt)			
DI		3	6	IE ← 0 (Disable Interrupt)			
HALT		1	2	Set HALT Mode			
STOP		1	2	Set STOP Mode			

Remark The instruction clock cycle is based on the CPU clock (fcpu), specified in the processor clock control register (PCC).



★ 10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
Input voltage	Vı		-0.3 to V _{DD} + 0.3	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3	V
Output current, high	Іон	Per pin	-10	mA
		Total for all pins	-30	mA
Output current, low	loL	Per pin	30	mA
		Total for all pins	160	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Data Sheet U13380EJ1V2DS 27

NEC

Main System Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	ICO X1 X2	Oscillation frequency (fx) Note 1	V _{DD} = oscillation voltage range	1.0		5.0	MHz
	C1+ C2+	Oscillation stabilization Note 2 time	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator	ICO X1 X2	Oscillation frequency (fx) Note 1		1.0		5.0	MHz
	C1= C2=	Oscillation stabilization	V _{DD} = 4.5 to 5.5 V			10	ms
	\ \frac{1}{1} \frac{1} \frac{1}{1} \frac{1}{1} \frac{1}{1} \frac{1}{1} 1	time				30	
External clock	X1 X2	X1 input frequency (fx) Note 1		1.0		5.0	MHz
		X1 input high-/low-level width (t_{XH} , t_{XL})		85		500	ns
	X1 X2	X1 input frequency (fx) Note 1	V _{DD} = 2.7 to 5.5 V	1.0		5.0	MHz
	OPEN	X1 input high-/low-level width (txH, txL)	V _{DD} = 2.7 to 5.5 V	85		500	ns

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release. Use the resonator that stabilizes oscillation within the oscillation wait time.

- Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vsso.
 - . Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.



Subsystem Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	ICOXT1 XT2	Oscillation frequency (fxr) Note 1		32	32.768	35	kHz
	C3 = C4 =	Oscillation stabilization	V _{DD} = 4.5 to 5.5 V		1.2	2	s
	1-1	time				10	
External clock	XT1 XT2	XT1 input frequency (fxτ) Note 1		32		35	kHz
		XT1 input high-/low-level width (txth, txtl)		14.3		15.6	μs

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release. Use the resonator that stabilizes oscillation within the oscillation wait time.

Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- · Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vsso.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.
- The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Data Sheet U13380EJ1V2DS 29



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Output current,	Іон	Per pin				-1	mA
high		Total for all pins				-15	mA
Output current, low	Іоь	Per pin				10	mA
		Total for all pins				80	mA
Input voltage, high	V _{IH1}	P00 to P07, P10 to P17,	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.7V _{DD}		V _{DD}	V
		P30, P31		0.9V _{DD}		V _{DD}	٧
	V_{IH2}	RESET,	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.8V _{DD}		V _{DD}	٧
		P20 to P27, P40 to P47		0.9V _{DD}		V _{DD}	٧
	VIH3	X1, X2	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	V _{DD} - 0.5		V _{DD}	٧
				V _{DD} - 0.1		V _{DD}	٧
	V _{IH4}	XT1, XT2	V _{DD} = 4.5 to 5.5 V	V _{DD} - 0.5		V _{DD}	V
				V _{DD} - 0.1		V _{DD}	V
Input voltage, low	V _{IL1}	P00 to P07, P10 to P17,	V _{DD} = 2.7 to 5.5 V	0		0.3V _{DD}	V
		P30, P31		0		0.1V _{DD}	V
	V _{IL2}	RESET,	V _{DD} = 2.7 to 5.5 V	0		0.2V _{DD}	V
		P20 to P27, P40 to P47		0		0.1V _{DD}	V
	V _{IL3}	X1, X2	V _{DD} = 4.5 to 5.5 V	0		0.4	V
				0		0.1	V
	V _{IL4}	XT1, XT2	V _{DD} = 4.5 to 5.5 V	0		0.4	V
				0		0.1	V
Output voltage,	Vон	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V, loh} = -1$	mA	V _{DD} - 1.0			V
high		Іон = –100 μΑ		V _{DD} - 0.5			V
Output voltage, low	Vol	V _{DD} = 4.5 to 5.5 V, I _{OL} = 10	mA			1.0	V
		IoL = 400 μA				0.5	V
Input leakage current, high	Ішн1	VIN = VDD	Pins other than X1, X2, XT1, XT2			3	μΑ
	ILIH2		X1, X2, XT1, XT2			20	μΑ
Input leakage current, low	Iul1	Vin = 0 V	Pins other than X1, X2, XT1, XT2			-3	μΑ
	ILIL2		X1, X2, XT1, XT2			-20	μΑ
Output leakage current, high	Ісон	Vout = Vdd				3	μΑ
Output leakage current, low	ILOL	Vout = 0 V				-3	μΑ
Software pull-up resistor	R	Vin = 0 V		50	100	200	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Power supply current ^{Note 1}	I _{DD1}	5.0-MHz crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note}}$		1.8	3.2	mA
		(C1 = C2 = 22 pF)	V _{DD} = 3.0 V ±10% ^{Note}		0.45	0.9	mA
l _{DD2}			$V_{DD} = 2.0 \text{ V} \pm 10\%^{\text{Note}}$		0.25	0.45	mA
	I _{DD2}	5.0-MHz crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note}}$		0.8	1.6	mA
		(C1 = C2 = 22 pF)	$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note}}$		0.3	0.6	mA
			$V_{DD} = 2.0 \text{ V} \pm 10\%^{\text{Note}}$		0.15	0.3	mA
	I _{DD3}	32.768-kHz crystal oscillation operating mode ^{Note 2} (C3 = C4 = 22 pF, R = 220 k Ω)	V _{DD} = 5.0 V ±10%		70	160	μΑ
			VDD = 3.0 V ±10%		40	90	μΑ
		(00 - 04 - 22 pr , 11 - 220 ks2)	V _{DD} = 2.0 V ±10%		25	60	μΑ
	I _{DD4}	32.768-kHz crystal oscillation	V _{DD} = 5.0 V ±10%		20	55	μΑ
		HALT mode ^{Note 2} (C3 = C4 = 22 pF, R = 220 k Ω)	VDD = 3.0 V ±10%		5	25	μΑ
		(00 - 04 - 22 pr , 11 - 220 ks2)	V _{DD} = 2.0 V ±10%		2.5	12.5	μΑ
	IDDS STOP mode	STOP mode	V _{DD} = 5.0 V ±10%		0.1	10	μΑ
		VDD = 3.0 V ±10%		0.05	5.0	μΑ	
			T _A = 25°C		0.05	3.0	μΑ
			V _{DD} = 2.0 V ±10%		0.05	3.0	μΑ

Notes 1. The port current (including the current flowing through the on-chip pull-up resistor) is not included.

- 2. When the main system clock is stopped
- 3. High-speed mode operation (when processor clock control register (PCC) is set to 00H)
- 4. Low-speed mode operation (when PCC is set to 02H)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Data Sheet U13380EJ1V2DS




AC Characteristics

(1) Basic operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operating with main system	V _{DD} = 2.7 to 5.5 V	0.4		8	μs
(Minimum instruction execution time)		clock		1.6		8	μs
execution time)		Operating with subsystem clock		114	122	125	μs
TI80 input	f⊤ı	V _{DD} = 2.7 to 5.5 V		0		4	MHz
frequency				0		275	kHz
TI80 input high-	tтін, tтіL	V _{DD} = 2.7 to 5.5 V		0.1			μs
/low-level width				1.8			μs
Interrupt input high- /low-level width	tinth, tintl	INTP0 to INTP2		10			μs
RESET input low-level width	trsL			10			μs

Tcy vs VDD (main system clock)





(2) Serial interface

(a) 3-wire serial I/O mode (SCK20...Internal clock)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	tkcy1	V _{DD} = 2.7 to 5.5 V		800			ns
				3,200			ns
SCK20 high-/low-	tkH1, tkL1	V _{DD} = 2.7 to 5.5 V		tkcy1/2-50			ns
level width				tkcy1/2-150			ns
SI20 setup time	t sıkı	V _{DD} = 2.7 to 5.5 V		150			ns
(to SCK20 ↑)				500			ns
SI20 hold time	tksi1	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK20 ↑)				600			ns
SO20 output delay	tkso1	$R = 1 \text{ k}\Omega$,	V _{DD} = 2.7 to 5.5 V	0		250	ns
time from SCK20 ↓		C = 100 pF ^{Note}		0		1,000	ns

Note R and C are the load resistance and load capacitance of the SO20 output line.

(b) 3-wire serial I/O mode (SCK20...External clock)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK20 cycle time	tkcy2	V _{DD} = 2.7 to 5.5 V		900			ns
				3,500			ns
SCK20 high-/low-level width	tkH2, tkL2	V _{DD} = 2.7 to 5.5 V		400			ns
				1,600			ns
SI20 setup time (to SCK20 1)	tsik2	V _{DD} = 2.7 to 5.5 V		100			ns
				150			ns
SI20 hold time (from SCK20 ↑)	t _{KSI2}	V _{DD} = 2.7 to 5.5 V		400			ns
				600			ns
SO20 output delay time from SCK20 ↓	tkso2	$R = 1 k\Omega$,	V _{DD} = 2.7 to 5.5 V	0		300	ns
		C = 100 pF ^{Note}		0		1,000	ns

Note R and C are the load resistance and load capacitance of the SO20 output line.

(c) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 2.7 to 5.5 V			78,125	bps
					19,531	bps

Data Sheet U13380EJ1V2DS




(d) UART mode (External clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK20 cycle time	tксүз	V _{DD} = 2.7 to 5.5 V	900			ns
			3,500			ns
ASCK20 high-/low-level width	t кнз, t к∟з	V _{DD} = 2.7 to 5.5 V	400			ns
			1,600			ns
Transfer rate		V _{DD} = 2.7 to 5.5 V			39,063	bps
					9,766	bps
ASCK20 rise/fall time	tr, tr				1	μs




AC Timing Test Points (excluding X1 and XT1 inputs)




Clock Timing




TI Timing



Interrupt Input Timing




RESET Input Timing






Serial Transfer Timing

3-wire serial I/O mode:



Remark m = 1, 2

UART mode (external clock input):






Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		1.8		5.5	V
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 ¹⁵ /fx		ms
wait time ^{Note 1}		Release by interrupt request		Note 2		ms


- **Notes 1.** Oscillation stabilization wait time is a time for stopping the CPU operation to prevent the unstable operation when the oscillation is started.
 - 2. Selection of 2¹²/fx, 2¹⁵/fx, and 2¹⁷/fx is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

Remark fx: Main system clock oscillation frequency


Data Retention Timing (STOP mode release by RESET)





Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)




★ 11. CHARACTERISTICS CURVES









lol vs Vol




★ 12. PACKAGE DRAWING

44 PIN PLASTIC QFP (10x10)







NOTE

Each lead centerline is located within 0.16 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	12.0±0.2
В	10.0±0.2
С	10.0±0.2
D	12.0±0.2
F	1.0
G	1.0
Н	$0.37 ^{+0.08}_{-0.07}$
I	0.2
J	0.8 (T.P.)
K	1.0±0.2
L	0.5
М	$0.17^{+0.03}_{-0.06}$
N	0.10
Р	1.4±0.05
Q	0.1±0.05
R	3°+4° -3°
S	1.6 MAX.
U	0.6±0.15

S44GB-80-8ES-1



★ 13. RECOMMENDED SOLDERING CONDITIONS

The μ PD789046 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 13-1. Surface Mounting Type Soldering Conditions

(1) μ PD789046GB-xxx-8ES: 44-pin plastic LQFP (10 × 10)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 sec. Max. (at 210°C or higher), Count: two times or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 sec. Max. (at 200°C or higher), Count: two times or less	VP15-00-2
Wave soldering	Solder bath temperature: 260°C Max., Time: 10 sec. Max., Count: once, Preheating temperature: 120°C Max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 350°C Max., Time: 3 sec. Max. (per pin row)	-

Caution Do not use different soldering methods together (except for partial heating).

(2) μ PD789046GB-xxx-8ES-A: 44-pin plastic LQFP (10 × 10)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Wave soldering	For details, contact an NEC Electronics sales representative.	-
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products that have the part numbers suffixed by "-A" are lead-free products.

Data Sheet U13380EJ1V2DS 41



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the µPD789046.

Language Processing Software

RA78K0S ^{Notes 1, 2, 3} Assembler package common to 78K/0S Series	
CC78K0S ^{Notes 1, 2, 3}	C compiler package common to 78K/0S Series
DF789046 ^{Notes 1, 2, 3}	Device file for µPD789046 Subseries
CC78K0S-L ^{Notes 1, 2, 3}	C compiler library source file common to 78K/0S Series

★ Flash Memory Writing Tools

Flashpro III (Part No. FL-PR3 ^{Note 4} , PG-FP3)	Flash programmer dedicated to on-chip flash memory microcontroller
FA-44GB-8ES ^{Note 4}	Flash memory writing adapter for 44-pin plastic LQFP (GB-8ES type)

- Notes 1. Based on the PC-9800 series (MS-DOS + Windows)
 - 2. Based on the IBM PC/AT and compatibles (Japanese/English Windows)
 - Based on the HP9000 series 700 (HP-UX), SPARCstation (SunOS , Solaris[™]), and NEWS (NEWS-OS)
 - **4.** Products made by NAITO DENSEI MACHIDA MFG. CO., LTD. (+81-44-822-3813). Contact an NEC distributor regarding the purchase of these products.

Remark The RA78K0S and CC78K0S are used in combination with the DF789046.



Debugging Tools

IE-78K0S-NS In-circuit emulator	This in-circuit emulator is used to debug hardware or software when application systems which use the 78K/0S Series are developed. The IE-78K0S-NS supports the integrated debugger (ID78K0S-NS). The IE-78K0S-NS is used in combination with an interface adapter for connection to an AC adapter, emulation probe, or host machine.
IE-70000-MC-PS-B AC adapter	This adapter is used to supply power from a 100 to 240 V AC outlet.
IE-70000-98-IF-C Interface adapter	This adapter is required when a PC-9800 series PC (except notebook type) is used as the host machine for the IE-78K0S-NS (C bus supported).
IE-70000-CD-IF-A PC card/interface	These PC card and interface cable are required when a notebook PC is used as the host machine for the IE-78KOS-NS (PCMCIA socket supported).
IE-70000-PC-IF-C Interface adapter	This adapter is required when an IBM PC/AT [™] or compatible is used as the host machine for the IE-78K0S-NS (ISA bus supported).
IE-70000-PCI-IF Interface adapter	This adapter is required when a PCI bus incorporated personal computer is used as the host machine for the IE-78K0S-NS.
IE-789046-NS-EM1 Emulation board	This board is used to emulate the peripheral hardware specific to the device. The IE-789046-NS-EM1 is used in combination with the in-circuit emulator.
NP-44GB ^{Note 3} NP-44GB-TQ ^{Note 3}	This board is used to connect an in-circuit emulator to the target system. The board is dedicated to the 44-pin plastic LQFP (GB-8ES type).
SM78K0S ^{Notes 1, 2}	System simulator common to 78K/0S Series
ID78K0S-NS ^{Notes 1, 2}	Integrated debugger common to 78K/0S Series
DF789046 ^{Notes 1, 2}	Device file for µPD789046 Subseries

Real-time OS

	_
MX78K0S ^{Notes 1, 2}	OS for 78K/0S Series

Notes 1. Based on the PC-9800 series (MS-DOS + Windows)

- 2. Based on the IBM PC/AT and compatibles (Japanese/English Windows)
- **3.** Products made by NAITO DENSEI MACHIDA MFG. CO., LTD. (+81-44-822-3813). Contact an NEC distributor regarding the purchase of these products.

Remark The SM78K0S is used in combination with the DF789046.



APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document Name	Document No.		
Document Name	Japanese	English	
μPD789046 Data Sheet	U13380J	This manual	
μPD78F9046 Preliminary Product Information	U13546J	U13546E	
μPD789046 Subseries User's Manual	U13600J	U13600E	
78K/0S Series Instructions User's Manual	U11047J	U11047E	

Documents Related to Development Tools (User's Manuals)

Document Name		Document No.	
		Japanese	English
RA78K0S Assembler Package	Operation	U11622J	U11622E
	Assembly Language	U11599J	U11599E
	Structured Assembly Language	U11623J	U11623E
CC78K0S C Compiler	Operation	U11816J	U11816E
	Language	U11817J	U11817E
SM78K0S System Simulator Windows Based	Reference	U11489J	U11489E
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092J	U10092E
ID78K0S-NS Integrated Debugger Windows Based	Reference	U12901J	U12901E
IE-78K0S-NS In-circuit Emulator		U13549J	U13549E
IE-789046-NS-EM1 Emulation Board		To be prepared	To be prepared

Documents Related to Embedded Software (User's Manuals)

Document Name	Document No.		
Document Name	Japanese	English	
78K/0S Series OS MX78K0S	Fundamental	U12938J	U12938E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

*



 \star

Other Related Documents

Document No. **Document Name** Japanese **English** SEMICONDUCTORS SELECTION GUIDE Products & Packages X13769X Semiconductor Device Mounting Technology Manual Note C11531J C11531E Quality Grades on NEC Semiconductor Devices C10983E NEC Semiconductor Device Reliability/Quality Control System C10983J Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) C11892J C11892E Guide to Microcomputer-Related Products by Third Party U11416J

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



NOTES FOR CMOS DEVICES -

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

EEPROM is a trademark of NEC Electronics Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

• Sucursal en España

Madrid, Spain Tel: 091-504 27 87

• Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

Filiale Italiana

Milano, Italy Tel: 02-66 75 41

• Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-2654010

Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd.

Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 6253-8311

J05.6



The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).