# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# MOS INTEGRATED CIRCUIT $\mu$ PD70F3038, 70F3038Y, 70F3040, 70F3040Y

# V850/SV1 32-BIT SINGLE-CHIP MICROCONTROLLERS

#### **DESCRIPTION**

The  $\mu$ PD70F3038,  $\mu$ PD70F3038Y,  $\mu$ PD70F3040, and  $\mu$ PD70F3040Y are products that substitute flash memory for the mask ROM of the  $\mu$ PD703038,  $\mu$ PD703038Y,  $\mu$ PD703039, 703040, and 703041, and  $\mu$ PD703039Y, 703040Y, and 703041Y, respectively. Since the  $\mu$ PD70F3038,  $\mu$ PD70F3038Y,  $\mu$ PD70F3040, and  $\mu$ PD70F3040Y can be read and written while mounted on the board, these products are ideal for evaluation during system development, multipleversion small-scale production or quick product release.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850/SV1 User's Manual Hardware: U14462E V850 Series User's Manual Architecture: U10243E

#### **FEATURES**

- O Pin compatible with  $\mu$ PD703038, 703039, 703040, 703041, 703038Y, 703039Y, 703040Y, and 703041Y
  - For mass production, these can be replaced by a mask ROM version.

μPD70F3038→ μPD703038 μPD70F3038Y→ μPD703038Y μPD70F3040→ μPD703039, 703040, 703041 μPD70F3040Y→ μPD703039Y, 703040Y, 703041Y

#### \* APPLICATIONS

O Camcorders (including DVC)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

# **\* ORDERING INFORMATION**

Package
180-pin plastic FBGA (13 × 13)
176-pin plastic LQFP (fine pitch) ( $24 \times 24$ )
176-pin plastic LQFP (fine pitch) ( $24 \times 24$ )
180-pin plastic FBGA (13 × 13)
180-pin plastic FBGA (13 × 13)
176-pin plastic LQFP (fine pitch) ( $24 \times 24$ )
176-pin plastic LQFP (fine pitch) ( $24 \times 24$ )
180-pin plastic FBGA (13 × 13)
180-pin plastic FBGA (13 $\times$ 13)

**Remark** Products with -A at the end of the part number are lead-free products.

# **DIFFERENCES BETWEEN V850/SV1 PRODUCTS**

		Internal ROM	Internal RAM	I <sup>2</sup> C	V <sub>PP</sub> Pin
*	μPD70F3038	384 KB (flash memory)	16 KB	None	Provided
*	μPD70F3038Y			Provided	
	μPD70F3040	256 KB (flash memory)	16 KB	None	
	μPD70F3040Y			Provided	
*	μPD703038	384 KB (mask ROM)	16 KB	None	None
*	μPD703038Y			Provided	
	μPD703039	256 KB (mask ROM)	8 KB	None	
	μPD703039Y			Provided	
	μPD703040		16 KB	None	
	μPD703040Y			Provided	
	μPD703041	192 KB (mask ROM)	8 KB	None	
	μPD703041Y			Provided	


# PIN CONFIGURATION

176-pin plastic LQFP (fine pitch) (24  $\times$  24)

**μ**PD70F3040GM-UEU


μPD70F3040YGM-UEU

μPD70F3040GM-UEU-A μPD70F3040YGM-UEU-A



★ 180-pin plastic FBGA (13 × 13)

μ PD70F3038F1-EN2 μ PD70F3038YF1-EN2 μ PD70F3040F1-EN2 μ PD70F3040YF1-EN2  $\mu$  PD70F3038F1-EN2-A  $\mu$  PD70F3038YF1-EN2-A  $\mu$  PD70F3040F1-EN2-A  $\mu$  PD70F3040YF1-EN2-A



Pin Number	Name	Pin Number	Name	Pin Number	Name	Pin Number	Name
A1	NC <sup>Note 1</sup>	B1	P13/SI1/RXD0	C1	P15/SCK1/ASCK0	D1	P23/SI3/RXD1
A2	P11/SO0	B2	P12/SCK0/SCL0 <sup>Note 2</sup>	C2	P20/SI2/SDA1 <sup>Note 2</sup>	D2	P21/SO2
А3	P10/SI0/SDA0 <sup>Note 2</sup>	В3	P113	СЗ	P14/SO1/TXD0	D3	P22/SCK2/SCL1 Note 2
A4	P112	B4	P110	C4	P111	D4	P24/SO3/TXD1
A5	CLKOUT	B5	P64/A20	C5	P65/A21	D5	WAIT
A6	P62/A18	В6	P60/A16	C6	P63/A19	D6	P61/A17
A7	P57/AD15	В7	P54/AD12	C7	P56/AD14	D7	P55/AD13
A8	P53/AD11	B8	P50/AD8	C8	P52/AD10	D8	P51/AD9
A9	BVss	B9	P46/AD6	C9	BV <sub>DD</sub>	D9	P47/AD7
A10	P45/AD5	B10	P42/AD2	C10	P44/AD4	D10	P43/AD3
A11	P41/AD1	B11	P94/ASTB	C11	P40/AD0	D11	P96/HLDRQ
A12	Vss	B12	P91/UBEN	C12	P93/DSTB/RD	D12	P90/LBEN/WRL
A13	AVss	B13	AV <sub>DD</sub>	C13	P82/ANI10	D13	P81/ANI9
A14	AVREF	B14	V <sub>DD</sub>	C14	P86/ANI14	D14	P84/ANI12
A15	NC <sup>Note 1</sup>	B15	P87/ANI15	C15	P85/ANI13	D15	P83/ANI11

Notes 1. Leave the NC pin open.

**2.** SCL0, SCL1, SDA0, and SDA1 are valid only for the  $\mu$ PD70F3038Y and 70F3040Y.

Pin Number	Name	Pin Number	Name	Pin Number	Name	Pin Number	Name
E1	P27/TI3/TO3	H12	P144/TI9/INTTI9	M1	V <sub>DD</sub>	P1	P193
E2	P25/SCK3/ASCK1	H13	P143/INTCP93	M2	P186	P2	P195
E3	P26/TI2/TO2	H14	P146	МЗ	P170/KR0	P3	P196
E4	Vss	H15	P141/INTCP91	M4	P174/KR4	P4	P176/KR6
E5	V <sub>DD</sub>	J1	P125/TI7/TO7	M5	P177/KR7	P5	P160/PWM0
E11	P95/HLDAK	J2	P124/TI6/TO6	M6	P163/PWM3	P6	P164/CSYNCIN
E12	P92/R/W/WRH	J3	P126/TI10/TO10	M7	P167/HSOUT1	P7	V <sub>PP</sub> Note 1
E13	P76/ANI6	J4	P127/TI11/TO11	M8	RESET	P8	X2
E14	P77/ANI7	J12	P140/INTCP90	M9	Vss	P9	P100/RTP00
E15	P80/ANI8	J13	P137/TO81	M10	P103/RTP03	P10	P104/RTP04
F1	P30/TI000	J14	P142/INTCP92	M11	P01/INTP0	P11	P107/RTP07
F2	P31/TI001	J15	P135/TCLR8/INTTCLR8	M12	P04/INTP3	P12	P150/RTP10
F3	P32/TI010	K1	P181	M13	P05/INTP4/ADTRG	P13	P152/RTP12
F4	P33/TI011	K2	P180	M14	P03/INTP2	P14	P153/RTP13
F12	P74/ANI4	K3	P182	M15	P06/INTP5/RTPTRG0	P15	P156/RTP16
F13	P72/ANI2	K4	P183	N1	P191	R1	NC <sup>Note 2</sup>
F14	P75/ANI5	K12	P134/TI8/INTTI8	N2	P192	R2	P194
F15	P70/ANI0	K13	P133/INTCP83	N3	P197	R3	P171/KR1
G1	P35/TO1	K14	P136/TO80	N4	P173/KR3	R4	P172/KR2
G2	P34/TO0	K15	P132/INTCP82	N5	P175/KR5	R5	P161/PWM1
G3	P36/TI4/TO4	L1	P185	N6	P162/PWM2	R6	P165/VSOUT
G4	P37/TI5/TO5	L2	P184	N7	P166/HSOUT0	R7	XT1
G12	P73/ANI3	L3	P187	N8	V <sub>DD</sub>	R8	XT2
G13	P147	L4	Vss	N9	X1	R9	P101/RTP01
G14	P71/ANI1	L5	P190	N10	P102/RTP02	R10	P105/RTP05
G15	P145/RTPTRG1	L11	V <sub>DD</sub>	N11	P106/RTP06	R11	Vss
H1	P121/SO4	L12	Vss	N12	V <sub>DD</sub>	R12	P151/RTP11
H2	P120/SI4	L13	P07/INTP6	N13	P157/RTP17	R13	P154/RTP14
Н3	P122/SCK4	L14	P131/INTCP81	N14	P00/NMI	R14	P155/RTP15
H4	P123/CLO	L15	P130/INTCP80	N15	P02/INTP1	R15	NC Note 2

**Notes** 1. Connect this pin to Vss during normal operation mode.

2. Leave the NC pin open.



#### PIN IDENTIFICATION

A16 to A21: Address bus P120 to P127: Port 12 AD0 to AD15: Address/data bus P130 to P137: Port 13 ADTRG: Port 14 AD trigger input P140 to P147: ANI0 to ANI15: Analog input P150 to P157: Port 15 ASCK0, ASCK1: Asynchronous serial clock P160 to P167: Port 16 ASTB: Address strobe P170 to P177: Port 17 AV<sub>DD</sub>: Analog power supply P180 to P187: Port 18 AVREF: Analog reference voltage P190 to P197: Port 19

AVss: Analog ground PWM0 to PWM3: Pulse width modulation

BVDD: Bus interface power supply  $\overline{\text{RD}}$ : Read BVss: Bus interface ground  $\overline{\text{RESET}}$ : Reset

CLKOUT: Clock output RTP00 to RTP07,: Real-time output port

CLO: Clock output (divided) RTP10 to RTP17

CSYNCIN: RTPTRG0, RTPTRG1: RTP trigger input Csync input DSTB: R/W: Data strobe Read/write status HLDAK: Hold acknowledge RXD0, RXD1: Receive data SCK0 to SCK4: HLDRQ: Hold request Serial clock HSOUT0, HSOUT1: Hsync output SCL0, SCL1: Serial clock

INTCP80 to INTCP83,: Interrupt request from peripherals SDA0, SDA1: Serial data INTCP90 to INTCP93, SI0 to SI4: Serial input INTP0 to INTP6, SO0 to SO4: Serial output

INTTCLR8, TCLR8: Timer clear INTTI8, INTTI9 TI000, TI001, TI010,: Timer input

NMI: Non-maskable interrupt request TO81, TO10, TO11

 P00 to P07:
 Port 0
 TXD0, TXD1:
 Transmit data

 P10 to P15:
 Port 1
 UBEN:
 Upper byte enable

 P20 to P27:
 Port 2
 VDD:
 Power supply

P30 to P37: Port 3 VPP: Programming power supply P40 to P47: Port 4 VSOUT: Vsync output P50 to P57: Port 5 Vcc: Ground


 P50 to P57:
 Port 5
 Vss:
 Ground

 P60 to P65:
 Port 6
 WAIT:
 Wait

P70 to P77: Port 7 WRH: Write strobe high level data
P80 to P87: Port 8 WRL: Write strobe low level data
P90 to P96: Port 9 X1, X2: Crystal for main system clock

P100 to P107: Port 10 XT1, XT2: Crystal for subsystem clock P110 to P113: Port 11

#### INTERNAL BLOCK DIAGRAM



# **CONTENTS**

1.	PIN FUNCTIONS	🤅
	1.1 Port Pins	
	1.2 Non-Port Pins	13
	1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins	17
2.	ELECTRICAL SPECIFICATIONS	21
3.	PACKAGE DRAWING	44
4	RECOMMENDED SOI DERING CONDITIONS	46



# 1. PIN FUNCTIONS

# 1.1 Port Pins

Pin Name	I/O	PULL	Function	Alternate Function
P00	I/O	Yes	Port 0	NMI
P01			8-bit I/O port Input/output mode can be specified in 1-bit units.	INTP0
P02			impuroutput mode can be specified in 1-bit units.	INTP1
P03				INTP2
P04				INTP3
P05				INTP4/ADTRG
P06				INTP5/RTPTRG0
P07				INTP6
P10	I/O	Yes	Port 1	SI0/SDA0
P11			6-bit I/O port Input/output mode can be specified in 1-bit units.	S00
P12			impuroutput mode can be specified in 1-bit units.	SCK0/SCL0
P13				SI1/RXD0
P14				SO1/TXD0
P15				SCK1/ASCK0
P20	I/O	Yes	Port 2	SI2/SDA1
P21			8-bit I/O port Input/output mode can be specified in 1-bit units.	SO2
P22			impulvoutput mode can be specified in 1-bit units.	SCK2/SCL1
P23				SI3/RXD1
P24				SO3/TXD1
P25				SCK3/ASCK1
P26				TI2/TO2
P27				TI3/TO3
P30	I/O	Yes	Port 3	T1000
P31			8-bit I/O port Input/output mode can be specified in 1-bit units.	TI001
P32			inputoutput mode can be specified in 1-bit units.	TI010
P33				TI011
P34				TO0
P35				TO1
P36				TI4/TO4
P37				TI5/TO5
P40	I/O	No	Port 4	AD0
P41	ſ		8-bit I/O port Input/output mode can be specified in 1-bit units.	AD1
P42			inpuroutput mode can be specified in 1-bit units.	AD2
P43				AD3
P44				AD4

(2/4)

Pin Name	I/O	PULL	Function	Alternate Function
P45	I/O	No	Port 4	AD5
P46			8-bit I/O port Input/output mode can be specified in 1-bit units.	AD6
P47			impavoutput mode can be specified in 1-bit drifts.	AD7
P50	I/O	No	Port 5	AD8
P51			8-bit I/O port Input/output mode can be specified in 1-bit units.	AD9
P52			imparoutput mode can be specified in 1-bit drifts.	AD10
P53				AD11
P54				AD12
P55				AD13
P56				AD14
P57				AD15
P60	I/O	No	Port 6	A16
P61			6-bit I/O port Input/output mode can be specified in 1-bit units.	A17
P62			imparoutput mode can be specified in 1-bit drifts.	A18
P63				A19
P64				A20
P65				
P70	Input	No	Port 7	ANI0
P71			8-bit input port	ANI1
P72				ANI2
P73				ANI3
P74				ANI4
P75				ANI5
P76				ANI6
P77				ANI7
P80	Input	No	Port 8	ANI8
P81			8-bit input port	ANI9
P82				ANI10
P83				ANI11
P84				ANI12
P85				ANI13
P86				ANI14
P87				ANI15
P90	I/O	No	Port 9	LBEN/WRL
P91			7-bit I/O port Input/output mode can be specified in 1-bit units.	UBEN
P92			input output mode can be specified in 1-bit units.	R/W/WRH
P93				DSTB/RD

Pin Name	I/O	PULL	Function	(3/4) Alternate Function
P94	I/O	No	Port 9	ASTB
P95	- "0	140	7-bit I/O port	HLDAK
P96	-		Input/output mode can be specified in 1-bit units.	HLDRQ
P100	I/O	Yes	Port 10	RTP00
P100	- "0	165	8-bit I/O port	RTP01
P101	1		Input/output mode can be specified in 1-bit units.	
P102				RTP02 RTP03
	+			
P104	+			RTP04
P105	4			RTP05
P106				RTP06
P107				RTP07
P110	I/O	No	Port 11 4-bit I/O port	
P111			Input/output mode can be specified in 1-bit units.	
P112				
P113	<u> </u>			-
P120	I/O	No	Port 12 8-bit I/O port	SI4
P121			Input/output mode can be specified in 1-bit units.	SO4
P122	4			SCK4
P123	4			CLO
P124	4			TI6/TO6
P125	4			ТІ7/ТО7
P126	4			TI10/TO10
P127				TI11/TO11
P130	I/O	No	Port 13 8-bit I/O port	INTCP80
P131	1		Input/output mode can be specified in 1-bit units.	INTCP81
P132				INTCP82
P133				INTCP83
P134	4			TI8/INTTI8
P135	4			TCLR8/INTTCLR8
P136	4			TO80
P137	<u> </u>			TO81
P140	I/O	No	Port 14	INTCP90
P141	_		8-bit I/O port Input/output mode can be specified in 1-bit units.	INTCP91
P142			input output mode sum as specimen in a six units.	INTCP92
P143	_			INTCP93
P144	_			TI9/INTTI9
P145	_			RTPTRG1
P146	_			_
P147				_

(4/4)

Pin Name	I/O	PULL	Function	Alternate Function
P150	I/O	No	Port 15	RTP10
P151	I/O  -  -		8-bit I/O port	RTP11
P152			Input/output mode can be specified in 1-bit units.	RTP12
P153	]			RTP13
P154	]			RTP14
P155	]			RTP15
P156	1			RTP16
P157				RTP17
P160	I/O	No	Port 16	PWM0
P161	]		8-bit I/O port	PWM1
P162			Input/output mode can be specified in 1-bit units.	PWM2
P163	1			PWM3
P164				CSYNCIN
P165				VSOUT
P166				HSOUT0
P167				HSOUT1
P170	I/O	Yes	Port 17	KR0
P171			8-bit I/O port	KR1
P172	1		Input/output mode can be specified in 1-bit units.	KR2
P173	1			KR3
P174	]			KR4
P175	1			KR5
P176	1			KR6
P177	1			KR7
P180	I/O	No	Port 18	-
P181	1		8-bit I/O port	-
P182	1		Input/output mode can be specified in 1-bit units.	-
P183	1			-
P184				_
P185				_
P186				_
P187		<u> </u>		_
P190	I/O	No	Port 19	_
P191			8-bit I/O port	_
P192			Input/output mode can be specified in 1-bit units.	_
P193				_
P194				_
P195				_
P196				_
P197				_

# 1.2 Non-Port Pins

(1/4)

Pin Name	I/O	PULL	Function	Alternate Function
A16 to A21	Output	No	Address bus 16 to 21	P60 to P65
AD0 to AD7	I/O	No	Address/data multiplexed bus 0 to 15	P40 to P47
AD8 to AD15			·	P50 to P57
ADTRG	Input	Yes	A/D converter external trigger input	P05/INTP4
ANI0 to ANI7	Input	No	Analog input to A/D converter	P70 to P77
ANI8 to ANI15	Input	No		P80 to P87
ASCK0	Input	Yes	Baud rate clock input for UART0 and UART1	P15/SCK1
ASCK1			·	P25/SCK3
ASTB	Output	No	External address strobe signal output	P94
AV <sub>DD</sub>	-	-	Positive power supply for A/D converter and ports used for alternate functions	-
AVREF	Input	-	Reference voltage input for A/D converter	_
AVss	-	-	Ground potential for A/D converter and ports used for alternate functions	-
BV <sub>DD</sub>	-	-	Positive power supply for bus interface and ports used for alternate functions	-
BVss	-	-	Ground potential for bus interface and ports used for alternate functions	-
CLKOUT	Output	ı	Internal system clock output	-
CLO	Output	No	CLO output signal	P123
CSYNCIN	Input	No	Csync signal input	P164
DSTB	Output	No	External data strobe signal output	 P93/RD
HLDAK	Output	No	Bus hold acknowledge output	P95
HLDRQ	Input	No	Bus hold request input	P96
HSOUT0	Output	No	Hsync signal output before compensation	P166
HSOUT1			Hsync signal output after compensation	P167
INTCP80 to INTCP83	Input	No	External capture input for CC80 to CC83	P130 to P133
INTCP90 to INTCP93	Input	No	External capture input for CP90 to CP93	P140 to P143
INTP0 to INTP3	Input	Yes	External interrupt request input (analog noise elimination)	P01 to P04
INTP4			External interrupt request input (digital noise elimination)	P05/ADTRG
INTP5				P06/RTPTRG0
INTP6			External interrupt request input (digital noise elimination supporting remote controller)	P07

(2/4)

Pin Name	I/O	PULL	Function	Alternate Function
INTTCLR8	Input	No	External interrupt request input (digital noise elimination)	P135/TCLR8
INTTI8	Input	No		P134/TI8
INTTI9				P144/TI9
KR0 to KR7	Input	Yes	Key return input	P170 to P177
LBEN	Output	No	Lower byte enable signal output for external data bus	P90/WRL
NMI	Input	Yes	Non-maskable interrupt request input	P00
PWM0 to PWM3	Output	No	Output of PWM channels 0 to 3	P160 to P163
RD	Output	No	Bus read strobe signal output	P93/DSTB
RESET	Input	_	System reset input	-
RTP00 to RTP07	Output	Yes	Real-time output port	P100 to P107
RTP10 to RTP17		No		P150 to P157
RTPTRG0	Input	Yes	RTP external trigger input	P06
RTPTRG1		No		P145
R/W	Output	No	External read/write status output	P92/WRH
RXD0	Input	Yes	Serial receive data input for UART0 and UART1	P13/SI1
RXD1				P23/SI3
SCK0	I/O	Yes	Serial clock I/O for CSI0 to CSI3 (3-wire mode)	P12/SCL0
SCK1	170			P15/ASCK0
SCK2				P22/SCL1
SCK3				P25/ASCK1
SCK4		No	Variable-length CSI4 serial clock I/O	P122
SCL0	I/O	Yes	Serial clock I/O for I <sup>2</sup> C0 and I <sup>2</sup> C1	P12/SCK0
SCL1			(µPD70F3038Y, 70F3040Y)	P22/SCK2
SDA0	I/O	Yes	Serial transmit/receive data I/O for I <sup>2</sup> C0 and I <sup>2</sup> C1	P10/SI0
SDA1			(μPD70F3038Y, 70F3040Y)	P20/SI2
SI0	Input	Yes	Serial receive data input for CSI0 to CSI3 (3-wire mode)	P10/SDA0
SI1				P13/RXD0
SI2				P20/SDA1
SI3				P23/RXD1
SI4		No	Variable-length CSI4 serial receive data input	P120
SO0	Output	Yes	Serial transmit data output for CSI0 to CSI3	P11
SO1				P14/TXD0
SO2				P21
SO3				P24/TXD1
SO4		No	Variable-length CSI4 serial transmit data output	P121
TCLR8	Input	No	External clear input for TM8	P135/INTTCLR8

(3/4)

Pin Name	I/O	PULL	Function	Alternate Function
TI000	Input	Yes	External count clock input/external capture trigger input for TM0	P30
TI001			External capture trigger input for TM0	P31
TI010			External count clock input/external capture trigger input for TM1	P32
TI011			External capture trigger input for TM1	P33
TI2			External count clock input for TM2	P26/TO2
TI3			External count clock input for TM3	P27/TO3
TI4			External count clock input for TM4	P36/TO4
TI5			External count clock input for TM5	P37/TO5
TI6		No	External count clock input for TM6	P124/TO6
TI7			External count clock input for TM7	P125/TO7
TI8			External count clock input for TM8	P134/INTTI8
TI9			External count clock input for TM9	P144/INTTI9
TI10			External count clock input for TM10	P126/TO10
TI11			External count clock input for TM11	P127/TO11
TO0	Output	Yes	Pulse signal output for TM0	P34
TO1			Pulse signal output for TM1	P35
TO2			Pulse signal output for TM2	P26/TI2
ТО3			Pulse signal output for TM3	P27/TI3
TO4			Pulse signal output for TM4	P36/TI4
TO5			Pulse signal output for TM5	P37/TI5
TO6		No	Pulse signal output for TM6	P124/TI6
T07			Pulse signal output for TM7	P125/TI7
TO80			Pulse signal output 0 for TM8	P136
TO81			Pulse signal output 1 for TM8	P137
TO10			Pulse signal output for TM10	P126/TI10
TO11			Pulse signal output for TM11	P127/TI11
TXD0	Output	Yes	Serial transmit data output for UART0 and UART1	P14/S01
TXD1				P24/SO3
ÜBEN	Output	No	Higher byte enable signal output for external data bus	P91
V <sub>DD</sub>	-	_	Positive power supply pin	_
V <sub>PP</sub>	_	_	High voltage application pin for program write/verify	_
VSOUT	Output	No	Vsync signal output	P165
Vss	_	_	Ground potential	_
WAIT	Input	_	External WAIT signal input	_
WRH	Output	No	Higher byte write strobe signal output for external data bus	P92/R/W
WRL			Lower byte write strobe signal output for external data bus	P90/LBEN

(4/4)

Pin Name	I/O	PULL	Function	Alternate Function
X1	Input	-	Resonator connection for main system clock	_
X2	1			_
XT1	Input	-	Resonator connection for subsystem clock	-
XT2	ı			_

# 1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins

Table 1-1 shows the I/O circuit type of each pin and the recommended connection of unused pins. For the I/O configuration of each circuit type, refer to Figure 1-1.

Table 1-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (1/2)

Pin	Alternate Function	I/O Circuit Type	I/O Buffer Power Supply	F	Recommended Connection Method
P00	NMI	5-W	V <sub>DD</sub>	Input:	Independently connect to VDD or Vss
P01 to P04	INTP0 to INTP3				via a resistor
P05	INTP4/ADTRG			Output:	Leave open
P06	INTP5/RTPTRG0				
P07	INTP6				
P10	SI0/SDA0	10-F	V <sub>DD</sub>		
P11	S00	10-E			
P12	SCK0/SCL0	10-F			
P13	SI1/RXD0	5-W			
P14	SO1/TXD0	10-E			
P15	SCK1/ASCK0	10-F			
P20	SI2/SDA1	10-F	V <sub>DD</sub>		
P21	SO2	10-E			
P22	SCK2/SCL1	10-F			
P23	SI3/RXD1	5-W			
P24	SO3/TXD1	10-E			
P25	SCK3/ASCK1	10-F			
P26, P27	TI2/TO2, TI3/TO3	5-W			
P30, P31	TI000, TI001	5-W	V <sub>DD</sub>		
P32, P33	TI010, TI011	-			
P34, P35	TO0, TO1	5-A			
P36	TI4/TO4	5-W			
P37	TI5/TO5				
P40 to P47	AD0 to AD7	5	BV <sub>DD</sub>	Input:	Independently connect to BV <sub>DD</sub> or BV <sub>SS</sub>
P50 to P57	AD8 to AD15	5	BV <sub>DD</sub>		via a resistor
P60 to P65	A16 to A21	5	BV <sub>DD</sub>	Output:	Leave open
P70 to P77	ANI0 to ANI7	9	AV <sub>DD</sub>	Connect	to AVss
P80 to P87	ANI8 to ANI15	9	AV <sub>DD</sub>	]	
P90	LBEN/WRL	5	BV <sub>DD</sub>	Input:	Independently connect to BV <sub>DD</sub> or BV <sub>SS</sub>
P91	ÜBEN	1			via a resistor
P92	R/W/WRH	1		Output:	Leave open
P93	DSTB/RD	1			
P94	ASTB	1			
P95	HLDAK	1			
P96	HLDRQ	1			
P100 to P107	RTP00 to RTP07	10-E	V <sub>DD</sub>	Input:	Independently connect to VDD or Vss
P110 to P113	_	5	V <sub>DD</sub>	1	via a resistor
P120	SI4	5-K	V <sub>DD</sub>	Output:	Leave open

Table 1-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (2/2)

Pin	Alternate Function	I/O Circuit Type	I/O Buffer Power Supply	Recommended Connection Method
P121	SO4	10-G	V <sub>DD</sub>	Input: Independently connect to VDD or Vss
P122	SCK4	10-H		via a resistor
P123	CLO	5		Output: Leave open
P124	TI6/TO6	5-K		
P125	TI7/TO7			
P126	TI10/TO10			
P127	TI11/TO11			
P130 to P133	INTCP80 to INTCP83	5-K	V <sub>DD</sub>	
P134	TI8/INTTI8			
P135	TCLR8/INTTCLR8			
P136, P137	TO80, TO81	5		
P140 to P143	INTCP90 to INTCP93	5-K	V <sub>DD</sub>	
P144	TI9/INTTI9			
P145	RTPTRG1			
P146, P147	_	5		
P150 to P157	RTP10 to RTP17	5	V <sub>DD</sub>	
P160 to P163	PWM0 to PWM3	5	V <sub>DD</sub>	
P164	CSYNCIN	5-K		
P165	VSOUT	5		
P166	HSOUT0			
P167	HSOUT1			
P170 to P177	KR0 to KR7	5-K	V <sub>DD</sub>	
P180 to P187	_	5	V <sub>DD</sub>	
P190 to P197	_	5	V <sub>DD</sub>	
CLKOUT	_	4	BV <sub>DD</sub>	Leave open
WAIT	_	1	BV <sub>DD</sub>	Connect to V <sub>DD</sub> via a resistor
RESET	_	2	V <sub>DD</sub>	-
X1	_	_	V <sub>DD</sub>	-
X2	_	_	V <sub>DD</sub>	Leave open
XT1	_	16-A	V <sub>DD</sub>	Connect to Vss
XT2	_	16-A	V <sub>DD</sub>	Leave open
AVREF	1	_	-	Connect to AVss
V <sub>PP</sub>	_	_	-	Connect to Vss
V <sub>DD</sub>	_	_	-	-
Vss	_	-	-	_
AV <sub>DD</sub>	_	-	-	Connect to VDD
AVss	_	-	-	Connect to Vss
BV <sub>DD</sub>	_	-	-	Connect to VDD
BVss	_	_	-	Connect to Vss

Figure 1-1. Pin I/O Circuits (1/2)





Figure 1-1. Pin I/O Circuits (2/2)



#### 2. ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +4.6	V
	V <sub>PP</sub>		-1.5 to +8.5	V
	AV <sub>DD</sub>		-0.5 to +4.6	V
	BV <sub>DD</sub>		-0.5 to +4.6	V
	Vss		-0.5 to +0.5	V
	AVss		-0.5 to +0.5	V
	BVss		-0.5 to +0.5	V
Input voltage	V <sub>I1</sub>	Note 1 (VDD)	-0.5 to V <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
	V <sub>12</sub>	Note 2 (BV <sub>DD</sub> )	-0.5 to BV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Clock input voltage	Vĸ	X1, V <sub>DD</sub> = 2.7 to 3.6 V	-0.5 to V <sub>DD</sub> + 1.0 <sup>Note 4</sup>	V
Analog input voltage	VIAN	Note 3 (AV <sub>DD</sub> )	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Analog reference input voltage	AVREF	AV <sub>REF</sub> pin	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Output current, low	loL	Per pin	4.0	mA
		Total for P00 to P07 and P150 to P157	25	mA
		Total for P100 to P107 and P160 to P167	25	mA
		Total for P170 to P177 and P190 to P197	25	mA
		Total for P124 to P127 and P180 to P187	25	mA
		Total for P30 to P37 and P120 to P123	25	mA
		Total for P12 to P15, P20 to 27, and P110 to P113	25	mA
		Total for P50 to P57, P60 to P65, and CLKOUT	25	mA
		Total for P40 to P47 and P90 to P96	25	mA
		Total for P130 to P137 and P140 to P147	25	mA
Output current, high	<b>І</b> он	Per pin	-4.0	mA
		Total for P00 to P07 and P150 to P157	-25	mA
		Total for P100 to P107 and P160 to P167	-25	mA
		Total for P170 to P177 and P190 to P197	-25	mA
		Total for P124 to P127 and P180 to P187	-25	mA
		Total for P30 to P37 and P120 to P123	-25	mA
		Total for P12 to P15, P20 to 27, and P110 to P113	-25	mA
		Total for P50 to P57, P60 to P65, and CLKOUT	-25	mA
		Total for P40 to P47 and P90 to P96	-25	mA
		Total for P130 to P137 and P140 to P147	-25	mA
Output voltage	V <sub>01</sub>	<b>Note 1</b> , V <sub>DD</sub> = 2.7 to 3.6V	-0.5 to V <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
	V <sub>O2</sub>	<b>Note 2</b> , CLKOUT, BV <sub>DD</sub> = 2.7 to 3.6V	-0.5 to BV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Operating ambient temperature	TA	Normal operation mode	-40 to +85	°C
		Flash programming mode	+10 to +40	°C
Storage temperature	T <sub>stg</sub>		-40 to +125	°C

Notes 1. Ports 0, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 18, and 19 (includes alternate function pins)

- **2.** Ports 4, 5, 6, and 9 (includes alternate function pins)
- 3. Ports 7 and 8 (includes alternate function pins)
- 4. Be sure not to exceed each absolute maximum rating (MAX.).

\*

- Cautions 1. Avoid direct connections among the IC device output (or I/O) pins and between VDD or VCC and GND. However, direct connections among open-drain and open-connector pins are possible, as are direct connections to external circuits that have timing designed to prevent output contention with pins that become high-impedance.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

### Capacitance (TA = 25°C, VDD = AVDD = BVDD = VSS = 0 V = AVSS = BVSS)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Сı	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V			15	pF
Output capacitance	Со				15	pF

#### **★ Operating Conditions**

#### (1) CPU operating frequency


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU operating	<b>f</b> cPU	V <sub>DD</sub> = 2.7 to 3.6 V	0.5		16	MHz
frequency		V <sub>DD</sub> = 3.1 to 3.6 V	0.5		20	MHz

#### (2) Operating frequency for each supply voltage

Operating Frequency	Supply Voltage (VDD = AVDD = BVDD)
4 MHz ≤ fxx ≤ 16 MHz	2.7 to 3.6 V
4 MHz ≤ fxx ≤ 20 MHz	3.1 to 3.6 V
f <sub>XT</sub> = 32.768 kHz (only watch operation)	2.7 to 3.6 V

#### **Recommended Oscillator**

- (1) Main clock oscillator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )
  - (a) Ceramic or crystal resonator connection




Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fxx	V <sub>DD</sub> = 2.7 to 3.6 V	4		16	MHz
		V <sub>DD</sub> = 3.1 to 3.6 V	4		20	MHz
Oscillation stabilization		After reset release		2 <sup>19</sup> /fxx		s
time		After STOP mode release		Note		s

Note Values vary depending on the settings of the oscillation stabilization selection register (OSTS).

Remarks 1. Place the oscillator as close as possible to X1 and X2.

- 2. Do not wire other signal lines within the broken lines.
- **3.** For resonator selection and oscillation constants, customers are advised to either evaluate the oscillation themselves, or apply to the resonator manufacturer for evaluation.
- (b) External clock input




Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fxx	V <sub>DD</sub> = 2.7 to 3.6 V	4		16	MHz
		V <sub>DD</sub> = 3.1 to 3.6 V	4		20	MHz

Cautions 1. Place the high-speed CMOS inverter as close as possible to the X1 pin.

2. Perform sufficient evaluation to determine whether the  $\mu$ PD70F3038, 70F3038Y, 70F3040, or 70F3040Y matches the high-speed inverter.

# (2) Subclock oscillator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fхт	V <sub>DD</sub> = 2.7 to 3.6 V	32	32.768	35	kHz
Oscillation stabilization time				10		s

Remarks 1. Place the oscillator as close as possible to XT1 and XT2.

- **2.** Do not wire other signal lines within the broken lines.
- **3.** For resonator selection and oscillation constants, customers are advised to either evaluate the oscillation themselves, or apply to the resonator manufacturer for evaluation.

#### ★ DC Characteristics

# (1) 16 MHz operation ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ , $V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	Pins in <b>Note 1</b> , WAIT		0.7BV <sub>DD</sub>		BV <sub>DD</sub>	V
	V <sub>IH2</sub>	Pins in Note 2		0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	Pins in <b>Note 3</b> , RESET		0.75V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH4</sub>	Pins in <b>Note 4</b>		0.7AV <sub>DD</sub>		AVDD	V
	V <sub>IH5</sub>	X1		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	Pins in <b>Note 1</b> , WAIT		BVss		0.3BV <sub>DD</sub>	V
	V <sub>IL2</sub>	Pins in Note 2		Vss		0.3V <sub>DD</sub>	V
	V <sub>IL3</sub>	Pins in <b>Note 3</b> , RESET		Vss		0.2V <sub>DD</sub>	V
	V <sub>IL4</sub>	Pins in Note 4		AVss		0.3AV <sub>DD</sub>	V
	V <sub>IL5</sub>	X1		Vss		0.2V <sub>DD</sub>	V
VPP supply current	V <sub>PP1</sub>	During normal operation		0		0.2V <sub>DD</sub>	V
Output voltage, high	V <sub>OH1</sub>	Note 1, CLKOUT	Iон = –3 mA	0.8BV <sub>DD</sub>			V
	V <sub>OH2</sub>	Notes 2, 3	Iон = -1 mA	0.8V <sub>DD</sub>			V
Output voltage, low	V <sub>OL1</sub>	Note 1, CLKOUT				0.4	V
	V <sub>OL2</sub>	<b>Notes 2, 3</b> (excluding P10, P12, P20, P22)				0.4	V
	V <sub>OL3</sub>	P10, P12, P20, P22				0.4	V
Input leakage current, high	ILIH1	$V_I = V_{DD} = AV_{DD} = BV_{DD}$	Other than X1			5	μА
	ILIH2		X1			20	μА
Input leakage current, low	ILIL1	VI = 0 V	Other than X1			<b>-</b> 5	μΑ
	I <sub>LIL2</sub>		X1			-20	μΑ
Output leakage current, high	Ісон	$V_0 = V_{DD} = AV_{DD} = BV_{DD}$				5	μΑ
Output leakage current, low	ILOL	Vo = 0 V				<b>-</b> 5	μΑ
Supply current	I <sub>DD1</sub>	Normal operation (fxx =	16 MHz)		40	58	mA
	I <sub>DD2</sub>	HALT mode (fxx = 16 M	Hz)		19	32	mA
	I <sub>DD3</sub>	IDLE mode (fxx = 16 MH			6	9	mA
	I <sub>DD4</sub>	STOP mode (subclock operation: fxT = 32.768 kHz, watch timer operation			13	115	μΑ
		STOP mode (subclock s	stopped, XT1 = Vss)		5	100	μΑ
Pull-up resistor	R∟	V <sub>IN</sub> = 0V		10	30	100	kΩ

**Notes 1.** Ports 4, 5, 6, and 9 (includes alternate function pins)

- **2.** P11, P14, P21, P24, P34, P35, P100 to P107, P110 to P113, P121, P123, P136, P137, P146, P147, P150 to P157, P160 to P163, P165 to P167, P180 to P187, and P190 to P197 (includes alternate function pins)
- **3.** P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, P120, P122, P124 to P127, P130 to P135, P140 to P145, P164, and P170 to P177 (includes alternate function pins)
- **4.** Ports 7, and 8 (includes alternate function pins)

Caution The TYP. value of VDD is 3.3 V. The current that is consumed at output buffers is not included.



#### (2) 20 MHz operation

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 3.1 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	Pins in <b>Note 1</b> , WAIT		0.7 BV <sub>DD</sub>		BV <sub>DD</sub>	V
	V <sub>IH2</sub>	Pins in Note 2		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	Pins in <b>Note 3</b> , RESET		0.75 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH4</sub>	Pins in Note 4		0.7 AVDD		AVDD	V
	V <sub>IH5</sub>	X1		0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage, low	VIL1	Pins in <b>Note 1</b> , WAIT		BVss		0.3 BV <sub>DD</sub>	V
	V <sub>IL2</sub>	Pins in Note 2		Vss		0.3 V <sub>DD</sub>	V
	V <sub>IL3</sub>	Pins in <b>Note 3</b> , RESET		Vss		0.2 V <sub>DD</sub>	V
	V <sub>IL4</sub>	Pins in Note 4		AVss		0.3 AVDD	V
	V <sub>IL5</sub>	X1		Vss		0.2 V <sub>DD</sub>	V
VPP supply voltage	V <sub>PP1</sub>	Normal operation		0		0.2 V <sub>DD</sub>	V
Output voltage, high	V <sub>OH1</sub>	Note 1, CLKOUT	Iон = -3 mA	0.8 BV <sub>DD</sub>			V
	V <sub>OH2</sub>	Notes 2, 3	Iон = −1 mA	0.8 V <sub>DD</sub>			V
Output voltage, low	V <sub>OL1</sub>	Note 1, CLKOUT	I <sub>OL</sub> = 1.6 mA			0.4	V
	V <sub>OL2</sub>	Notes 2, 3 (excluding	IoL = 1.6 mA			0.4	V
		P10, P12, P20, P22)					
	Vol3	P10, P12, P20, P22	IoL = 3 mA			0.4	V
Input leakage current,	ILIH1	$V_{I} = V_{DD} = AV_{DD} =$	Other than X1			5	μA
high	ILIH2	BVDD	X1			20	μA
Input leakage current, low	ILIL1	V1 = 0 V	Other than X1			-5	μΑ
	ILIL2		X1			-20	μA
Output leakage current,	Ісон	$V_0 = V_{DD} = AV_{DD} = BV_D$	D			5	μΑ
high							
Output leakage current,	ILOL	Vo = 0 V				-5	μA
Supply current	I <sub>DD1</sub>	Normal operation (fxx =	20 MHz)		45	64	mA
	I <sub>DD2</sub>	HALT mode (fxx = 20 M	1Hz)		20	35	mA
	Іррз	IDLE mode (fxx = 20 M	Hz)		6.5	10	mA
	I <sub>DD4</sub>	STOP mode (subclock	STOP mode (subclock operation: $f_{XT}$ =		13	115	μA
		32.768 kHz, watch time	er operation)				
		STOP mode (subclock sto	opped, XT1 = Vss)		5	100	μA
Pull-up resistor	R∟	V <sub>IN</sub> = 0 V		10	30	100	kΩ

**Notes 1.** Ports 4, 5, 6, and 9 (includes alternate function pins)

- **2.** P11, P14, P21, P24, P34, P35, P100 to P107, P110 to P113, P121, P123, P136, P137, P146, P147, P150 to P157, P160 to P163, P165 to P167, P180 to P187, and P190 to P197 (includes alternate function pins)
- **3.** P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, P120, P122, P124 to P127, P130 to P135, P140 to P145, P164, and P170 to P177 (includes alternate function pins)
- **5.** Ports 7 and 8 (includes alternate function pins)

Caution The TYP. value of V<sub>DD</sub> is 3.3 V. The current that is consumed at output buffers is not included.

#### **Data Retention Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50pF)$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V <sub>DDDR</sub>	STOP mode	1.8		3.6	V
Data retention current	IDDDR	V <sub>DDDR</sub> [V], XT1 = V <sub>SS</sub>		5	100	μΑ
Supply voltage rise time	<b>t</b> RVD		200			μs
Supply voltage fall time	<b>t</b> FVD		200			μs
Supply voltage hold time (from STOP mode setting)	<b>t</b> HVD		0			ms
STOP release signal input time	<b>t</b> DREL		0			ms
Data retention high-level input voltage	VIHDR	All input ports	VIHn		V <sub>DDDR</sub>	V
Data retention low-level input voltage	VILDR	All input ports	0		V <sub>ILn</sub>	V

Remark n = 1 to 5

Setting STOP mode **t**FVD **t**RVD 2.7 V --- $V_{DD}$ VDDDR **t**HVD **t**DREL  $V_{\text{IHDR}}$ RESET (input)  $V_{\text{IHDR}}$ STOP release interrupt (NMI, etc.) (when STOP mode is released at falling edge) STOP release interrupt (NMI, etc.) (when STOP mode is released  $V_{\text{ILDR}}$ at rising edge)


Cautions 1. Be sure to shift to and return from STOP mode when  $V_{DD}$  is 2.7 V or higher (when fxx = 16 MHz) and  $V_{DD}$  = 3.1 V or higher (when fxx = 20 MHz).

2.  $V_{DD} = 2.7 \text{ V}$  is the lowest operating voltage (when fxx = 16 MHz) of the V850/SV1.


\*

#### **AC Characteristics**


# AC Test Input Measurement points (VDD, BVDD, AVDD)



# AC Test Output Measurement points (BVDD, VDD)



#### **Load Conditions**



Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

# **Clock Timing**

# (1) 16 MHz operation

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 


Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
X1 input cycle	tcyx	<1>		62.5	250	ns
X1 input high-level width	twxн	<2>		28.2		ns
X1 input low-level width	twxL	<3>		28.2		ns
X1 input rise time	txr	<4>			0.5 (<1>-<2>-<3>)	ns
X1 input fall time	txF	<5>			0.5 (<1>-<2>-<3>)	ns
CLKOUT output cycle	tcyk	<6>		62.5 ns	2 <i>μ</i> s	
CLKOUT high-level width	twкн	<7>		0.4tсүк-10		ns
CLKOUT low-level width	twkl	<8>		0.4tсүк-10		ns
CLKOUT rise time	<b>t</b> kR	<9>			10	ns
CLKOUT fall time	tĸF	<10>			10	ns

#### (2) 20 MHz operation

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 3.1 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 

Parameter	Syı	mbol	Conditions	MIN.	MAX.	Unit
X1 input cycle	tcyx	<1>		50.0	250	ns
X1 input high-level width	twxн	<2>		22.5		ns
X1 input low-level width	twxL	<3>		22.5		ns
X1 input rise time	txr	<4>			0.5 (<1>-<2>-<3>)	ns
X1 input fall time	txF	<5>			0.5 (<1>-<2>-<3>)	ns
CLKOUT output cycle	<b>t</b> cyk	<6>		50 ns	2 <i>μ</i> s	
CLKOUT high-level width	twкн	<7>		0.4tсүк-10		ns
CLKOUT low-level width	twkl	<8>		0.4tсүк-10		ns
CLKOUT rise time	<b>t</b> kr	<9>			10	ns
CLKOUT fall time	tkF	<10>			10	ns


# **Clock Timing**



# Timing of Pins Other Than CLKOUT, P4, P5, P6, and P9 Pins

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	<b>t</b> or	<11>			20	ns
Output fall time	<b>t</b> of	<12>			20	ns



# **Bus Timing (CLKOUT Asynchronous)**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB↓)	<b>t</b> sast	<13>		0.5T – 20		ns
Address hold time (from ASTB↓)	<b>t</b> HSTA	<14>		0.5T – 15		ns
Delay time from <del>DSTB</del> ↓ to address float	<b>t</b> fda	<15>			2	ns
Setup time from address to data input	tsaid	<16>			(2 + n)T – 30	ns
Setup time from DSTB↓ to data input	tsdid	<17>			(1 + n)T – 30	ns
Delay time from ASTB↓ to DSTB↓	<b>t</b> DSTD	<18>		0.5T – 15		ns
Data input hold time (from DSTB↑)	thdid	<19>		0		ns
Address output time from DSTB↑	<b>t</b> dda	<20>		(1 + i)T – 15		ns
Delay time from DSTB↑ to ASTB↑	tddst1	<21>		0.5T – 15		ns
Delay time from DSTB↑ to ASTB↓	tddst2	<22>		(1.5 + i)T – 15		ns
DSTB low-level width	twdl	<23>		(1 + n)T – 15		ns
ASTB high-level width	twsтн	<24>		T – 15		ns
Data output time from <del>DSTB</del> ↓	todod	<25>			15	ns
Data output setup time (to DSTB↑)	tsodd	<26>		(1 + n)T – 20		ns
Data output hold time (from DSTB↑)	thdod	<27>		T – 15		ns
WAIT setup time (to address)	tsawt1	<28>	n ≥ 1		1.5T – 30	ns
	tsawt2	<29>			(1.5 + n)T – 30	ns
WAIT hold time (from address)	thawt1	<30>	n ≥ 1	(0.5 + n)T		ns
	thawt2	<31>		(1.5 + n)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<32>	n ≥ 1		T – 25	ns
	tsstwt2	<33>			(1 + n)T – 25	ns
WAIT hold time (from ASTB↓)	t <sub>HSTWT1</sub>	<34>	n ≥ 1	nT + 5		ns
	t <sub>HSTWT2</sub>	<35>		(1 + n)T + 5		ns
HLDRQ high-level width	twнqн	<36>		T + 10		ns
HLDAK low-level width	twhal	<37>		T – 15		ns
Delay time from HLDAK↑ to bus output	<b>t</b> DHAC	<38>		0		ns
Delay time from HLDRQ↓ to HLDAK↓	tdhqha1	<39>			(2n + 7.5)T + 25	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<40>		0.5T	1.5T + 25	ns

**Remarks 1.** T = 1/fcpu (fcpu: CPU operation clock frequency)

- n: Number of wait clocks inserted in the bus cycle.Sampling timing changes when a programmable wait is inserted.
- 3. i: Number of idle states inserted after the read cycle (0 or 1).
- **4.** The specifications described above are the values for when a clock with a duty ratio of 1:1 is input from X1.

\*

\*

31


# **Bus Timing (CLKOUT Synchronous)**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 


Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<b>t</b> dka	<41>		0	19	ns
Delay time from CLKOUT <sup>↑</sup> to address float	<b>t</b> FKA	<42>		-12	7	ns
Delay time from CLKOUT↓ to ASTB	<b>t</b> DKST	<43>		-12	7	ns
Delay time from CLKOUT↑ to DSTB	<b>t</b> DKD	<44>		-5	14	ns
Data input setup time (to CLKOUT <sup>↑</sup> )	tsidk	<45>		15		ns
Data input hold time (from CLKOUT↑)	<b>t</b> HKID	<46>		5		ns
Delay time from CLKOUT↑ to data output	<b>t</b> DKOD	<47>			19	ns
WAIT setup time (to CLKOUT↓)	<b>t</b> swtk	<48>		15		ns
WAIT hold time (from CLKOUT↓)	tнкwт	<49>		5		ns
HLDRQ setup time (to CLKOUT↓)	tsнqк	<50>		15		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<51>		5		ns
Delay time from CLKOUT↑ to bus float	<b>t</b> DKF	<52>			19	ns
Delay time from CLKOUT↑ to HLDAK	<b>t</b> dkha	<53>			19	ns

**Remark** The specifications described above are the values of when a clock with a duty ratio of 1:1 is input from X1.


# Read Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)



# Write Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)



# **Bus Hold**



# **Reset/Interrupt Timing**


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
RESET high-level width	twrsh	<54>		500		ns
RESET low-level width	twrsl	<55>		500		ns
NMI high-level width	twnih	<56>		500		ns
NMI low-level width	twnil	<57>		500		ns
INTPn high-level width	<b>t</b> with	<58>	n = 0 to 3, analog noise elimination	500		ns
			n = 4, 5, digital noise elimination	3T + 20		ns
			n = 6, digital noise elimination	3Tsmp + 20		ns
INTPn low-level width	<b>t</b> wiTL	<59>	n = 0 to 3, analog noise elimination	500		ns
			n = 4, 5, digital noise elimination	3T + 20		ns
			n = 6, digital noise elimination	3Tsmp + 20		ns


**Remarks 1.** T = 1/fxx

2. Tsmp = Noise elimination sampling clock frequency

# Reset



# Interrupt



# **TIn Input Timing**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TI0n0, TI0n1 (n = 0, 1)	tтшн	<60>		2T <sub>sam</sub> + 20 <sup>Note</sup>		ns
High-level width						
Tln (n = 2 to 7, 10, 11)				3T + 20		ns
High-level width						
TI0n0, TI0n1 (n = 0, 1)	t⊤ı∟	<61>		2T <sub>sam</sub> + 20 <sup>Note</sup>		ns
Low-level width						
Tln (n = 2 to 7, 10, 11)				3T + 20		ns
Low-level width						


Note  $T_{\text{sam}}$  can be selected by setting the PRMn2 to PRMn0 bits of prescaler mode registers n0, n1 (PRMn0, PRMn1) (n = 0, 1).

TM0 (PRM00, PRM01 registers): T<sub>sam</sub> = 2T, 4T, 16T, 64T, 256T, 1/INTWTN period

TM1 (PRM10, PRM11 registers): T<sub>sam</sub> = 2T, 4T, 16T, 32T, 128T, 256T

However, when the TIn0 valid edge is selected as the count clock,  $T_{sam} = 2T$  (n = 0, 1).

# Remark T: I/fxx



# 3-Wire SIO Timing

# (1) Master mode ( $T_A = -40$ to +85°C, $V_{DD} = AV_{DD} = BV_{DD} = 2.7$ to 3.6 V, $V_{SS} = AV_{SS} = BV_{SS} = 0$ V, $C_L = 50$ pF)


Parameter	Symbo	I	Conditions	MIN.	MAX.	Unit
SCKn cycle time	<b>t</b> KCY1	<62>		400		ns
SCKn high-level width	<b>t</b> кн1	<63>		140		ns
SCKn low-level width	t <sub>KL1</sub>	<64>		140		ns
SIn setup time (to SCKn↑)	<b>t</b> sıĸı	<65>		50		ns
SIn hold time (from SCKn↓)	<b>t</b> ksı1	<66>		50		ns
Delay time from SCKn↓ to SOn output	<b>t</b> ks01	<67>			60	ns

**Remark** n = 0 to 3

# (2) Slave mode ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ , $V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}$ , $C_L = 50 \text{ pF}$ )

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKn cycle time	tkcy2	<62>		400		ns
SCKn high-level width	t <sub>KH2</sub>	<63>		180		ns
SCKn low-level width	t <sub>KL2</sub>	<64>		180		ns
SIn setup time (to SCKn↑)	tsık2	<65>		50		ns
SIn hold time (from SCKn↓)	tks12	<66>		50		ns
Delay time from SCKn↓ to SOn output	tkso2	<67>			60	ns

**Remark** n = 0 to 3




# 3-Wire Variable-Length CSI Timing

# (1) Master mode ( $T_A = -40$ to +85°C, $V_{DD} = AV_{DD} = BV_{DD} = 2.7$ to 3.6 V, $V_{SS} = AV_{SS} = BV_{SS} = 0$ V, $C_L = 50$ pF)

Parameter	Symbo	I	Conditions	MIN.	MAX.	Unit
SCK4 cycle time	<b>t</b> KCY1	<68>		400		ns
SCK4 high-level width	<b>t</b> кн1	<69>		140		ns
SCK4 low-level width	t <sub>KL1</sub>	<70>		140		ns
SI4 setup time (to SCK4↑)	tsıĸı	<71>		50		ns
SI4 hold time (from SCK4↑)	tksi1	<72>		50		ns
Delay time from SCK4↓ to SO4 output	t <sub>KSO1</sub>	<73>			60	ns

# (2) Slave mode ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ , $V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}$ , $C_L = 50 \text{ pF}$ )

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCK4 cycle time	tkCY2	<68>		400		ns
SCK4 high-level width	<b>t</b> KH2	<69>		180		ns
SCK4 low-level width	<b>t</b> KL2	<70>		180		ns
SI4 setup time (to SCK4↑)	tsık2	<71>		50		ns
SI4 hold time (from SCK4↑)	tks12	<72>		50		ns
Delay time from SCK4↓ to SO4 output	tkso2	<73>			60	ns




\*

UART Timing (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = BV<sub>DD</sub> = 2.7 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = BV<sub>SS</sub> = 0 V, C<sub>L</sub> = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
ASCKn cycle time	<b>t</b> KCY13	<74>		200		ns
ASCKn high-level width	<b>t</b> кн13	<75>		80		ns
ASCKn low-level width	<b>t</b> KL13	<76>		80		ns

**Remark** n = 0, 1



# $I^2C$ Bus Mode (Only for $\mu$ PD70F3038Y and 70F3040Y)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = AV_{DD} = BV_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = AV_{SS} = BV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$ 


	Parameter	Sym	bol	Standar	d Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCLn clock fre	equency	fclk		0	100	0	400	kHz
Bus free time (between stop	/start conditions)	<b>t</b> BUF	<77>	4.7		1.3		μs
Hold time <sup>Note 1</sup>		thd:sta	<78>	4.0		0.6		μs
SCLn clock lov	w-level width	tow	<79>	4.7		1.3		μs
SCLn clock hig	gh-level width	<b>t</b> HIGH	<80>	4.0		0.6		μs
Setup time of	start/restart conditions	tsu:sta	<81>	4.7		0.6		μs
Data hold	CBUS-compatible master	thd : dat	<82>	5.0				μs
time	I <sup>2</sup> C bus mode			O <sup>Note 2</sup>		O <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup tim	ne	tsu: dat	<83>	250		100 <sup>Note 4</sup>		ns
Rising time of	SDAn and SCLn signals	<b>t</b> R	<84>		1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Falling time of	SDAn and SCLn signals	t⊧	<85>		300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Setup time of	stop condition	<b>t</b> su : sto	<86>	4.0		0.6		μs
Pulse width of input filter	spike suppressed by	tsp	<87>			0	50	ns
Load capacita	nce of bus line	Cb			400		400	pF

- **Notes 1.** The first clock pulse in the start condition is generated after the hold time.
  - 2. The system must internally provide at least 300 ns hold time for the SDAn signal (at V<sub>IHmin.</sub> of the SCLn signal) in order to fill the undefined period that appears at the SCLn falling edge.
  - **3.** If the system does not extend the low-state hold time (tLOW), only the maximum data hold time (tHD: DAT) has to be satisfied.
  - **4.** The high-speed I<sup>2</sup>C bus is available in a standard mode I<sup>2</sup>C bus system. In this case, the following conditions should be satisfied.
    - When the system does not extend the low-state hold time of the SCLn signal tsu:  $\mbox{\scriptsize DAT} \geq 250 \mbox{ ns}$
    - When the system extends the low-state hold time of the SCLn signal
       Send the next data bit to the SDAn line before the SCLn line is released (t<sub>Rmax.</sub> + t<sub>SU: DAT</sub> = 1000 + 250 = 1250 ns: Standard mode I<sup>2</sup>C bus specification).
  - **5.** Cb: Total capacitance of one bus line (Unit: pF)

# **Remarks 1.** n = 0, 1

2. The maximum operating frequency of  $I^2C$  is  $f_{XX}$  = 17 MHz. However, when 16 MHz <  $f_{XX}$  ≤ 17 MHz, use the system with  $V_{DD}$  = 3.1 V to 3.6 V.

# $I^2C$ Bus Mode (Only for $\mu$ PD70F3038Y and 70F3040Y)



# A/D Converter ( $T_A = -40$ to +85°C, $V_{DD} = AV_{DD} = AV_{REF} = 2.7$ to 3.6 V, $AV_{SS} = V_{SS} = 0$ V, $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>					±0.8	%FSR
Conversion time	tconv		5		100	μs
Zero-scale error Note 1					±0.4	%FSR
Full-scale error Note 1					±0.4	%FSR
Integral linearity error Note 2					±4.0	LSB
Differential linearity error Note 2					±4.0	LSB
Analog reference voltage	AVREF	AV <sub>REF</sub> = AV <sub>DD</sub>	2.7		3.6	V
Analog input voltage	VIAN		AVss		AVREF	٧
AVREF current	Alref			360	500	μА
A/D converter supply current	Aldd	During normal operation		1	3	mA
	Aldos	During STOP mode		1	10	μА

**Notes 1.** Excluding quantization error (±0.05%FSR)

**2.** Excluding quantization error (±0.5LSB)

Remark LSB: Least Significant Bit

FSR: Full Scale Range

#### ★ Flash Memory Programming Mode

# Basic Characteristics (TA = 10 to 40 °C, VDD = AVDD = BVDD = 3.0 to 3.6 V, Vss = AVss = BVss = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
VPP supply voltage	V <sub>PP2</sub>	In flash r mode	nemory programming	7.5	7.8	8.1	V
V <sub>DD</sub> supply current	IDD	μPD70F3038, μPD70F3038Y	fxx = 16 MHz, V <sub>DD</sub> = 3.0 to 3.6 V			66	mA
		$V_{PP} = V_{PP2}$	fxx = 20 MHz, V <sub>DD</sub> = 3.1 to 3.6 V			72	mA
		μPD70F3040, μPD70F3040Y	fxx = 16 MHz, V <sub>DD</sub> = 3.0 to 3.6 V			61	mA
		$V_{PP} = V_{PP2}$	fxx = 20 MHz, V <sub>DD</sub> = 3.1 to 3.6 V			67	mA
V <sub>PP</sub> supply voltage	IPP	V <sub>PP</sub> = V <sub>PP2</sub>				200	mA
Step erase time	ter	Note 1			0.2		S
Total erase time per area	tera	Step erase t	ime = 0.2 s, <b>Note 2</b>			20	s/area
Writeback time	twв	Note 3			1		ms
Number of writebacks per writeback command	Сwв	Writeback tii	me = 1 ms, <b>Note 4</b>			300	Times/ Writeback command
Number of erases – writebacks	Секив					16	Time
Step write time	twr	Note 5			20		μs
Total write time per word	twrw	When step write time is set to 20 $\mu$ s		20		200	μs/
		(1 word = 4	(1 word = 4 bytes), <b>Note 6</b>				word
Number of rewrites per area	CERWR	One erase	One erase + one write after erase		20		Times/
		= One rewrit	e, Note 7				area

- **Notes 1.** The recommended set value of the step erase time is 0.2 s.
  - 2. The value does not include the prewrite and erase verify (writeback) time prior to erase.
  - 3. The recommended set value of the writeback time is 1 ms.
  - **4.** Issuing a writeback command performs one writeback. Therefore, subtract the number of times a command is issued from this value to set the number of retries.
  - **5.** The recommended set value of the step write time is 20  $\mu$  s.
  - **6.** The actual write time per word is the total of this value and 20  $\mu$ s. It does not include the internal verify time during and after writing.
  - **7.** When a product is written for the first time, both erase → write and write only is considered as one rewrite.

Example (P: Write, E: Erase)

Product  $\longrightarrow$  P  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P: 3 rewrites


Product  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P: 3 rewrites

- **Remarks 1.** The operation clock range in the flash memory programming mode is the same as that during normal operation.
  - 2. When the PG-FP3 is used, time parameters required for write/erase are automatically set by downloading a parameter file. Unless otherwise specified, do not change the set values.
  - 3. Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH, area 2 = 040000 to 05FFFFH ( $\mu$  PD70F3038, 70F3038Y)

Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH ( $\mu$  PD70F3040, 70F3040Y)

# 3. PACKAGE DRAWING

# 176-PIN PLASTIC LQFP (FINE PITCH) (24x24)




### NOTE


Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	26.0±0.2
В	24.0±0.2
С	24.0±0.2
D	26.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5
М	$0.17^{+0.03}_{-0.07}$
N	0.08
Р	1.4
Q	0.1±0.05
R	3°+4° -3°
S	1.5±0.1
Т	0.25
U	0.60±0.15
-	SAZECM ED LIEU A

S176GM-50-UEU-1

# 180-PIN PLASTIC FBGA (13x13)





ITEM	MILLIMETERS
D	13.00±0.10
Е	13.00±0.10
w	0.2
Α	1.48±0.10
A1	0.35±0.06
A2	1.13
е	0.80
b	0.50±0.05
х	0.08
у	0.10
y1	0.20
ZD	0.90
ZE	0.90
	P180F1-80-EN2

45

#### \* 4. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$  PD70F3038, 70F3038Y, 70F3040, and 70F3040Y should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, consult an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 4-1. Surface Mounting Type Soldering Conditions (1/2)

(a)  $\mu$ PD70F3040GM-UEU: 176-pin plastic LQFP (fine pitch) (24 × 24)  $\mu$ PD70F3040YGM-UEU: 176-pin plastic LQFP (fine pitch) (24 × 24)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

(b)  $\mu$ PD70F3038F1-EN2: 180-pin plastic FBGA (13 × 13)  $\mu$ PD70F3038YF1-EN2: 180-pin plastic FBGA (13 × 13)  $\mu$ PD70F3040F1-EN2: 180-pin plastic FBGA (13 × 13)  $\mu$ PD70F3040YF1-EN2: 180-pin plastic FBGA (13 × 13)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Twice or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-107-2

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 4-1. Surface Mounting Type Soldering Conditions (2/2)

(c)  $\mu$ PD70F3040GM-UEU-A: 176-pin plastic LQFP (fine pitch) (24 × 24)  $\mu$ PD70F3040YGM-UEU-A: 176-pin plastic LQFP (fine pitch) (24 × 24)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

**Remark** Products with -A at the end of the part number are lead-free products.

(d)  $\mu$ PD70F3038F1-EN2-A: 180-pin plastic FBGA (13 × 13)  $\mu$ PD70F3038YF1-EN2-A: 180-pin plastic FBGA (13 × 13)  $\mu$ PD70F3040F1-EN2-A: 180-pin plastic FBGA (13 × 13)  $\mu$ PD70F3040YF1-EN2-A: 180-pin plastic FBGA (13 × 13)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-203-3

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

**Remark** Products with -A at the end of the part number are lead-free products.

#### NOTES FOR CMOS DEVICES —

#### 1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **(6)** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### [GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

# NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

### • Sucursal en España Madrid, Spain

Tel: 091-504 27 87

# Succursale Francaise Vélizy-Villacoublay, France

Tel: 01-30-675800

#### Filiale Italiana

Milano, Italy Tel: 02-66 75 41

#### • Branch The Netherlands

Eindhoven. The Netherlands Tel: 040-2654010

# Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

### United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

# **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-558-3737

# **NEC Electronics Shanghai Ltd.**

Shanghai, P.R. China Tel: 021-5888-5400

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377

#### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore

Tel: 6253-8311

J05.6



**Related document**  $\mu$ PD703038, 703038Y, 703039, 703039Y, 703040, 703040Y, 703041, 703041Y Data Sheet (U13953E)

**Reference document** Electrical Characteristics for Microcomputer (U15170J) Note

**Note** This document number is that of the Japanese version.

The documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

# (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).