

Description

The P9241-G is a highly integrated, magnetic induction, wireless power transmitter that supports Baseline Power Profile (BPP), 7.5W wireless charging for iPhone mode, and 10W wireless charging for Android proprietary modes. The external step down regulator in the front end of P9241-G design enables wide input voltage range of 5V to 19V.

The P9241-G transmitter IC integrates an industry-leading 32-bit ARM® Cortex®-M0 processor, offering a high level of programmability and extremely low standby power consumption. Integrated current sense amplifier, full bridge MOSFET drivers, and bias regulators reduces the component count of the solution and differentiates the P9241-G from the competition.

The P9241-G transmitter generates power through the power coil, detects the presence of a wireless power receiver, decodes the communication packets from the receiver, and adjusts the transmitted power by controlling the voltage based on feedback from the receiver. The device is specially designed to support A11a coil configuration and goes into fixed-frequency operation mode to support 7.5W charging for Apple iPhones. It uses an external oscillator for very accurate 127.7kHz fixed frequency operation.

The P9241-G features two LED outputs with pre-defined user-programmable blinking patterns for end-user indication, which supports a wide range of applications. The transmitter detects if a foreign metal object is placed on the transmitter pad by measuring the power loss between the received power and the transmitted power during the Power Transfer Phase. The I²C serial communication allows the user to read the transmitter's basic information, such as voltage, current, frequency, and fault conditions.

The P9241-G also features a wide range of system protections, such as over-current, over-voltage, under-voltage lockout, and thermal management circuits to safe guard wireless power systems under fault conditions.

The device is available in a lead-free, space-saving 48-VFQFPN package. The product is rated for a -40°C to +85°C operating temperature range.


Typical Applications

- BPP Wireless Charging Pads
- Up to 7.5W charging for iPhones
- Up to 10W Android Fast Charging Pads
- Cradles
- Tablets
- After-Market Automotive Wireless Charging Pads

Features

- Supports 7.5W wireless charging for iOS iPhones
- Supports 10W wireless charging for Android phones
- Fixed frequency operation for iPhones
- Wide input voltage range: 5V to 19V
- WPC-1.2.4 compatible, A11a coil configuration
- EN303417 CE certification compatible
- Feedback control for external input step-down regulator
- Integrated drivers for external power MOSFETs
- Embedded 32-bit ARM® Cortex®-M0 processor (trademark of ARM, Ltd.)
- Voltage and current demodulation scheme for WPC communication
- Integrated current sense amplifier
- Low standby power
- Dedicated remote temperature sensing
- User-programmable power transfer LED indicators
- User-programmable foreign objects detection (FOD)
- Active-LOW enable pin for electrical on/off
- Over-current and over-temperature protection
- Supports I²C interface
- -40 to +85°C ambient operating temperature range
- 48-VFQFPN (6 × 6 mm) RoHS-compliant package

Typical Application Circuit



Contents

1.	Pin Assignments	5
2.	Pin Descriptions	6
3.	Absolute Maximum Ratings	8
4.	Electrical Characteristics	9
5.	Typical Performance Characteristics	11
6.	Block Diagram	16
7.	General Description	17
8.	WPC Mode Characteristics	18
8.1	Selection Phase	18
8.2	Ping Phase (Digital Ping)	18
8.3	Identification and Configuration Phase	19
8.4	Power Transfer Phase	19
9.	Application Information	20
9.1	Internal Power Supply and Internal Bias	20
9.1.1	Integrated Step-Down Regulator	20
9.1.2	Linear Regulators – PREG, LDO33, and LDO18	20
9.2	Enable Pin	20
9.3	Software Under-Voltage Lock-Out (UVLO) Protection	20
9.4	Die Temperature Protection	21
9.5	External Temperature Sensing – TS	21
9.6	Full-Bridge Driver	21
9.7	LC Resonant Circuits	21
9.8	WPC Communication Interface	22
9.8.1	Modulation/Communication	22
9.8.2	Bit Decoding Scheme for ASK	23
9.8.3	ASK Voltage Demodulation – VDEM1 Pin	23
9.8.4	ASK Current Demodulation – IDEMI Pin	24
9.9	General Purpose Input/output – GPIO Pins	24
9.9.1	Input Port Detection and Receiver Support – GPIO_A5, GPIO_A7, and GPIO_B8	24
9.9.2	Foreign Object Detection – GPIO_A3	25
9.9.3	Control of External Power Stage DC/DC Buck Regulator – GPIO_B4 and GPIO_B7	26
9.9.4	Bypass External DC/DC Buck Regulator– GPIO_A4	26
9.9.5	Coil Over-Voltage Control – GPIO_A6	26
9.9.6	External Oscillator– GPIO_B5 and GPIO_B6	26
9.9.7	LED Pattern Selection – GPIO_A3	27
9.9.8	I ² C Communication Interface – GPIO_A0 and GPIO_A1	28
9.9.9	External Memory – GPIO_B0, GPIO_B1, GPIO_B2, and GPIO_B3	29
10.	Register Addresses and Definitions	29

11. Power Dissipation and Thermal Requirements	33
11.1 Typical Application Schematic	33
11.2 Bill of Materials (BOM)	35
12. Package Outline Drawings	38
13. Special Notes: P9241-G 48-VFQFPN Package Assembly	38
14. Marking Diagram	38
15. Ordering Information	38
16. Revision History	39

List of Figures


Figure 1. Pin Assignments	5
Figure 2. Efficiency vs. Output Load: $V_{OUT_RX} = 5V$	11
Figure 3. Full Load Efficiency and Charging Map vs. XY Positions (in mm scale): $V_{in} = 12V$, $V_{out} = 5V$, $Spacer = 2.5mm$	11
Figure 4. Internal Buck Load Regulation	12
Figure 5. Load Regulation vs. Output Load: LDO33	12
Figure 6. Load Regulation vs. Output Load: LDO18	13
Figure 7. Voltage and Current Signal for Demodulation: Ch2 = VSNS, Ch3 = ISNS_IN	13
Figure 8. USB Adaptor Start-up: Ch1 = VBRIDGE, Ch2 = V_{in} , Ch3 = D-, Ch4 = D+	14
Figure 9. 19V Fixed Voltage Adaptor Start-up: Ch1 = VBRIDGE, Ch2 = V_{in} , Ch3 = GPIO_B4, Ch4 = i_{in}	14
Figure 10. Enable and Disable of External Buck Regulator: Ch1 = VBRIDGE, Ch2 = Tx_SW, Ch3 = GPIO_B4	15
Figure 11. Block Diagram	16
Figure 12. WPC Power Transfer Phases Flowchart	18
Figure 13. UVLO Threshold Definition	20
Figure 14. NTC Thermistor Connection to the TS Pin	21
Figure 15. Example of Differential Bi-phase Encoding for FSK	22
Figure 16. Example of Asynchronous Serial Byte Format for FSK	22
Figure 17. Bit Decoding Scheme	23
Figure 18. Byte Decoding Scheme	23
Figure 19. Communication Packet Structure	23
Figure 20. Voltage Mode Envelope Detector	23
Figure 21. Current Mode Envelope Detector	24
Figure 22. I ² C Access Read Protocol and Write Protocol	28
Figure 23. P9241-G Typical Application Schematic V3.8	34

List of Tables

Table 1.	Pin Descriptions.....	6
Table 2.	Absolute Maximum Ratings.....	8
Table 3.	Package Thermal Information	8
Table 4.	ESD Information	8
Table 5.	Electrical Characteristics	9
Table 6.	Input Voltage vs. Receiver Supported	25
Table 7.	Voltage on GPIO_A3 vs. FOD Threshold	26
Table 8.	Resistors for Setting the LED Pattern.....	27
Table 9.	Read Register – Device ID Register.....	29
Table 10.	Read Register – Firmware Revision	29
Table 11.	Read Register – State Register	29
Table 12.	Read Register – Error Code Register.....	30
Table 13.	Read Register – Adaptor Type Register.....	30
Table 14.	Read Register – Potential Power Register	30
Table 15.	Read Register – Input Current.....	30
Table 16.	Read Register – Input Voltage	31
Table 17.	Read Register – Remote Temperature Sensing Voltage	31
Table 18.	Read Register – Operating Frequency.....	31
Table 19.	Read Register – Transmitter Duty Cycle	31
Table 20.	Read Register – Transmitter Power 32 Bit	31
Table 21.	Read Register – Received Power Packet Value 32 Bit	32
Table 22.	Read Register – FOD Threshold 16 Bit.....	32
Table 23.	P9241-G Evaluation Kit V3.8 Bill of Materials.....	35

1. Pin Assignments

Figure 1. Pin Assignments



2. Pin Descriptions

Table 1. Pin Descriptions

Note: See important table notes at the end of the table.

Pins	Name	Type	Function
1	$\overline{\text{EN}}$	Input	Active-LOW enable pin. When connected to logic HIGH, the P9241-G enters the Shut Down Mode, which has a typical current consumption of 25 μ A. When connected to logic LOW, the device is in normal operation.
2	GND	–	Ground connection.
3	PREG	Output	Regulated 5V output used for internal device biasing. Connect a 1 μ F X5R or X7R ceramic capacitor from this pin to ground. This pin MUST NOT be externally loaded.
4	VIN	Input	Input power supply. Connect a 10 μ F X5R or X7R ceramic capacitor from this pin to ground.
5	SW_S	Output	Internal step-down regulator's switch node. Connect one of the terminals of a 4.7 μ H inductor to this pin.
6	GND1	-	Ground connection.
7	LDO33	Output	Regulated 3.3V output used for internal device biasing. Connect a 1 μ F X5R or X7R ceramic capacitor from this pin to ground. This pin MUST NOT be externally loaded.
8	VIN_LDO	Input	Linear regulator input power supply. Connected this pin to the 5V output of the step-down regulator. This pin MUST NOT be externally loaded.
9	LDO18	Output	Regulated 1.8V output used for internal device biasing. Connect a 1 μ F X5R or X7R ceramic capacitor from this pin to ground. This pin MUST NOT be externally loaded.
10	LED1	Output	Open-drain output. Connect an LED to this pin
11	LED2	Output	Open-drain output. Connect an LED to this pin.
12	VDDIO	Input	Input power supply for internal biasing. This pin must be connected to LDO33.
13	GPIO_B5	Input	Crystal input pin. Connect to GND when using external clock.
14	GPIO_B6	Input	Crystal/clock input pin.
15	GPIO_A0	Input	I ² C interface clock input. Connect a 5.1k Ω pull-up resistor to the LDO33 rail.
16	GPIO_A1	I/O	I ² C interface data input and data output. Connect a 5.1k Ω pull-up resistor to the LDO33 rail.
17	GPIO_A2 ^[a]	Input	Not used. Connect to Ground
18	GPIO_A3 ^[a]	Input	Programmable LED pattern selection and power loss FOD threshold pin. Connect the center tap of a resistor divider to this pin. For more information on setting the LED pattern, see LED Pattern Selection – GPIO_A3.
19	GPIO_A4 ^[a]	Output	Logic signal to bypass external buck regulator.
20	GPIO_A5 ^[a]	I/O	Connected to USB D- pin.
21	GPIO_A6 ^[a]	Output	Logic pin for detecting over-voltage for VCOIL in the power transfer.
22	GPIO_A7 ^[a]	I/O	Connected to USB D- pin.
23	GPIO_B7	I/O	PWM control signal for regulating buck converter output voltage.

Pins	Name	Type	Function
24	GPIO_B8	I/O	Connected to USB D+ pin.
25	GPIO_B0	Output	Enable signal for external memory.
26	GPIO_B1	I/O	Clock signal for external memory.
27	GPIO_B2	I/O	Data output signal for external memory.
28	GPIO_B3	I/O	Data input signal for external memory.
29	GPIO_B4	Output	Enable signal for buck converter.
30	GH_BRG2	Output	Gate driver output for the high-side FET of half bridge group 2. Connect this pin to a series 22Ω resistor to the respective bridge FET gate.
31	BST_BRG2	Input	Bootstrap pin for half bridge group 2. Tie an external capacitor from this pin to the SW_BRG2 pin to generate a drive voltage higher than the input voltage.
32	SW_BRG2	Output	Switch node for half bridge group 2.
33	GL_BRG2	Output	Gate driver output for the low-side FET of half bridge group 2. Connect this pin to a series 22Ω resistor to the respective bridge FET gate.
34	GND2	–	Ground connection.
35	GL_BRG1	Output	Gate driver output for the low-side FET of half bridge group 1. Connect this pin to a series 22Ω resistor to the respective bridge FET gate.
36	SW_BRG1	Output	Switch node for half bridge group 1.
37	BST_BRG1	Output	Bootstrap pin for half bridge group 1. Tie an external capacitor from this pin to the SW_BRG1 to generate a drive voltage higher than the input voltage.
38	GH_BRG1	Output	Gate driver output for the high-side FET of half bridge group 1. Connect this pin to a series 22Ω resistor to the respective bridge FET gate.
39	DRV_VIN	Input	Input power supply for the internal gate drivers. Connect a 10μF capacitor from this pin to ground. This pin MUST NOT be externally loaded.
40	VBRG_IN	Input	Bridge voltage input sense pin.
41	GND3	–	Ground connection.
42	TS	Input	Remote temperature sensor for over-temperature shutdown. Connect this pin to the thermistor network.
43	VDEM2	Input	Not used. Leave floating
44	VDEM1	Input	High-pass filter input. Voltage demodulation pin for data packets based on coil voltage variation; transmitted by power receiver.
45	IDEMI	Input	High-pass filter input. Current demodulation pin for data packets based on coil current variation; transmitted by power receiver.
46	ISNS_OUT	Output	Input current sense output.
47	CSN	Input	Low-side input current sense.
48	CSP	Input	High-side input current sense.
–	EP	–	Ground connection.

[a] GPIO_A2 to GPIO_A7 are multi-function pins. With a firmware (FW) change, GPIO_A5 can be set to ADC inputs.

3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to P9241-G. Functional operation of P9241-G at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions for extended periods could affect long-term reliability.

Table 2. Absolute Maximum Ratings

Pins ^[a]	Rating ^[b]	Units
EN, VIN, SW_S, VBRG_IN, SW_BRG1, SW_BRG2, CSP, CSN, BST_BRG1, BST_BRG2, GH_BRG1, GH_BRG2 ^[c]	-0.3 to 28	V
PREG, LDO33, VIN_LDO, LED1, LED2, VDDIO, GL_BRG1, GL_BRG2, VDEM1, VDEM2, IDEMI, ISNS_OUT, DRV_VIN, TS, GPIO_A0, GPIO_A1, GPIO_A2, GPIO_A3, GPIO_A4, GPIO_A5, GPIO_A6, GPIO_A7, GPIO_B0, GPIO_B1, GPIO_B2, GPIO_B3, GPIO_B4, GPIO_B5, GPIO_B6, GPIO_B7, GPIO_B8	-0.3 to 6	V
LDO18	-0.3 to 2	V

- [a] All voltages are referred to ground unless otherwise noted. All GND pins and the exposed pad (EP) are connected internally and must also be connected together.
- [b] During system application operation, pins SW_S, SW_BRG1, SW_BRG2, GH_BRG1, GH_BRG2, GL_BRG1, GL_BRG2 can momentarily go below ground by as much as -6.0V for no longer than 100ns.
- [c] When measuring the GL_BRG1 and GL_BRG2 pins' absolute maximum voltage, the current must be limited to within the “Absolute Peak” and “DC Drive” current specifications.

Table 3. Package Thermal Information

Symbol	Description	VFQFPN Rating	Units
θ_{JA}	Thermal Resistance Junction to Ambient ^{[a][b][c]}	27.2	°C/W
θ_{JC}	Thermal Resistance Junction to Case ^{[b][c]}	18.8	°C/W
θ_{JB}	Thermal Resistance Junction to Board ^{[b][c]}	1.36	°C/W
T_J	Operating Junction Temperature ^{[a][b]}	-40 to +125	°C
T_A	Ambient Operating Temperature ^{[a][b]}	-40 to +85	°C
T_{STG}	Storage Temperature	-55 to +150	°C
T_{LEAD}	Lead Temperature (soldering, 10s)	+300	°C

- [a] The maximum power dissipation is $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$ where $T_{J(MAX)}$ is 125°C. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.
- [b] This thermal rating was calculated on a JEDEC 51-standard 4-layer board with the dimensions 76.2 × 114.3 mm in still air conditions.
- [c] Actual thermal resistance is affected by PCB size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables.

Table 4. ESD Information

Test Model	Pins	Ratings	Units
Human Body Model (HBM)	All pins	±2000	V
Charged-Device Model (CDM)	All pins	±500	V

4. Electrical Characteristics

Table 5. Electrical Characteristics

Note: $V_{IN} = 5V$, $\overline{EN} = LOW$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $25^{\circ}C$.

Symbol	Description	Conditions/Notes	Min	Typical	Max	Units
Input Supplies and UVLO						
V _{IN}	Input Operating Range ^[a]		4.25		19	V
V _{IN_UVLO}	Under-Voltage Lockout	V _{IN} rising		3.4	3.6	V
		V _{IN} falling		3.0		V
I _{IN}	Operating Mode Input Current	Power Transfer Phase, Vin = 12V		10		mA
I _{STD_BY}	Standby Mode Current	Periodic ping		1		mA
I _{SHD}	Shut Down Current			25	80	μA
Enable Pin Threshold (\overline{EN})						
V _{IH}	Input Threshold HIGH		2.5			V
V _{IL}	Input Threshold LOW				0.5	V
I _{EN_LKG}	\overline{EN} Pin Input Leakage Current	V _{EN} = 0V	-1		1	μA
		V _{EN} = 5V		2.5		μA
Step-Down Regulator with C _{OUT} = 33μF; L = 4.7μH ^[b]						
V _{OUT}	Step-Down Output Voltage	Vin > 5.5V		5.1		V
I _{OUT}	Output Current			50		mA
N-Channel MOSFET Drivers						
t _{LS_ON_OFF}	Low-Side Gate Driver Rise and Fall Times	C _{LOAD} = 3nF; 10% to 90%, 90% to 10%		50	150	ns
t _{HS_ON_OFF}	High-Side Gate Driver Rise and Fall Times	C _{LOAD} = 3nF; 10% to 90%, 90% to 10%		150	300	ns
Input Current Sense						
V _{SEN_OFST}	Amplifier Output Offset Voltage	Measured at the ISNS_OUT pin; V _{CSP} = V _{CSN}		0.6		V
I _{SENACC_TYP}	Measured Current Sense Accuracy ^[c]	V _{R_ISEN} = 25mV, I = 1.25A		±3.5		%
Analog to Digital Converter						
N	Resolution			12		Bit
Channel	Number of Channels			10		
V _{IN,FS}	Full Scale Input Voltage			2.4		V

Symbol	Description	Conditions/Notes	Min	Typical	Max	Units
LDO18 ^[b] (C _{OUT} = 1μF, VIN_LDO = 5.5V)						
V _{LDO18}	Output Voltage			1.8		V
ΔV _{OUT} /V _{OUT}	Output Voltage Accuracy		-5		+5	%
I _{OUT18_MAX}	Maximum Output Current			20	25	mA
LDO33 ^[b] (C _{OUT} = 1μF, VIN_LDO = 5.5V)						
V _{LDO33}		C _{OUT} = 1μF, V _{VIN_LDO} = 5.5V	3.15	3.3	3.45	V
ΔV _{OUT} /V _{OUT}	Output Voltage Accuracy		-5		+5	%
I _{OUT18_MAX}	Maximum Output Current			10	25	mA
PREG						
V _{PREG}	5V LDO Regulator			5		V
Thermal Shutdown						
T _{SD}	Thermal Shutdown	Threshold rising		140		°C
		Threshold falling		120		°C
Analog Input Pins Input Current Leakage (TS, VDEM1, VDEM2)						
I _{LKG}	Leakage Current		-1		1	μA
Open-Drain Pins Output Logic Levels (LED1, LED2, GPIO_A0, GPIO_A1)						
V _{OH}	Output Logic HIGH		4			V
V _{OL}	Output Logic LOW	I = 8mA			0.5	V
General Purpose Inputs/Outputs Pins Logic Levels						
V _{IH}	Input Voltage HIGH Level		0.7 * VDDIO			V
V _{IL}	Input Voltage LOW Level				0.3 * VDDIO	V
I _{LKG}	Leakage Current				1	μA
V _{OH}	Output Logic HIGH	I = 8mA, VDDIO = 3.3V	2.4			V
V _{OL}	Output Logic LOW	I = 8mA, VDDIO = 3.3V			0.5	V
I ² C Interface (GPIO_A0, GPIO_A1)						
f _{SCL_SLV}	Clock Frequency	As I ² C slave			400	kHz
C _B	Capacitive Load	For each bus line			100	pF
C _{BIN}	GPIO_A0, GPIO_A1 Input Capacitance			5		pF
I _{LKG}	Input Leakage Current	V = GND and 3.3V	-1		1	μA

[a] The input voltage operating range is dependent upon the type of transmitter power stage (full-bridge, half-bridge) and transmitting coil inductance. WPC specifications should be consulted for appropriate input voltage ranges by end-product type.

[b] Do not externally load. For internal biasing only.

[c] A 20mΩ, 1% or better sense resistor and 10Ω, 1% input filter resistors are required to meet the FOD specification.

The following performance characteristics were taken using a P9221-R, Wireless Power Receiver (RX) at $T_A = +25^\circ\text{C}$, $V_{IN} = 5\text{V to }19\text{V}$, and $EN = \text{LOW}$ unless otherwise noted.

Figure 4. Internal Buck Load Regulation





Figure 5. Load Regulation vs. Output Load: LD033



The following performance characteristics were taken using a P9221-R, Wireless Power Receiver (RX) at $T_A = +25^\circ\text{C}$, $V_{IN} = 5\text{V}$ to 19V , and $EN = \text{LOW}$ unless otherwise noted.

Figure 6. Load Regulation vs. Output Load: LDO18




Figure 7. Voltage and Current Signal for Demodulation: Ch2 = VSNS, Ch3 = ISNS_IN



The following performance characteristics were taken using a P9221-R, Wireless Power Receiver (RX) at $T_A = +25^\circ\text{C}$, $V_{IN} = 5\text{V to } 19\text{V}$, and $EN = \text{LOW}$ unless otherwise noted. Note: See the schematic in Figure 25 for the location of the signals in these figures.

Figure 8. USB Adaptor Start-up: Ch1 = VBRIDGE, Ch2 = V_{in} , Ch3 = D-, Ch4 = D+





Figure 9. 19V Fixed Voltage Adaptor Start-up: Ch1 = VBRIDGE, Ch2 = V_{in} , Ch3 = GPIO_B4, Ch4 = i_{in}




$V_{IN} = 5V$ to $19V$; $\overline{EN} = LOW$. The following performance characteristics were taken using a P9221-R, Wireless Power Receiver (RX) at $T_A = +25^{\circ}C$ unless otherwise noted. Note: See the schematic in Figure 25 for the location of the signals in these figures.

Figure 10. Enable and Disable of External Buck Regulator: Ch1 = VBRIDGE, Ch2 = Tx_SW, Ch3 = GPIO_B4



6. Block Diagram

Figure 11. Block Diagram



7. General Description

A wireless power charging system has a base station with one or more transmitters that make power available via DC-to-AC inverter(s) and transmit the power over a loosely-coupled inductor pair to a receiver in a mobile device. Before each transmitter and receiver pair starts transferring power, a power contract will be agreed upon and created by the RX and TX. The amount of power transferred to the mobile device is controlled by the wireless power receiver via sending communication packets to the transmitter to increase, decrease, or maintain the power level. If a fault is detected, the transmitter and receiver can also stop power transfer to protect the system. The communication packet from receiver to transmitter is purely digital and consists of logic 1s and 0s, which are added on top of the power link that exists between the transmitter (TX) and receiver (RX) coil. Amplitude shift keying (ASK) is used for the communication from receiver to transmitter; while communication from transmitter to receiver is achieved by frequency shift keying (FSK) modulation over the power signal frequency.

When the transmitter is not delivering power, it is in Standby Mode. The transmitter remains in Standby Mode and periodically pings until it detects the presence of a receiver. If a Baseline Power Profile (BPP) or Extended Power Profile (EPP) receiver is present, the transmitter can deliver up to 5W of output power.

The P9241-G has features that ensure a high level of functionality and compliance with the WPC V1.2.4 specification requirements as illustrated in Figure 14, including a power path that efficiently achieves power transfer, a simple and robust communication demodulation circuit, safety and protection circuits, configuration, and status indication circuits.


The P9241-G converges most popular wireless charging protocols including WPC Baseline Power Profile (BPP), up to 7.5W charging for iPhones and Android proprietary fast charging modes. Depending on the type and capability of the power supply, the P9241-G can operate in different modes. A USB adaptor detection circuit is also implemented in P9241-G by firmware. The P9241-G can detect input ports such as USB Standard Downstream Port (SDP), USB Charger Downstream Port (CDP), USB Dedicated Charging Port (DCP), and other AC/DC adaptors. When the connected power supply is limited at 5V, the P9241-G functions as a BPP transmitter and can deliver up to 5W at the Rx output.

The P9241-G supports constant and fixed frequency operation during power transfer. Under such application scenarios, the full-bridge input voltage is adjusted to control the P9241-G transmitted power, while its operating frequency is fixed at 127.7kHz. The accuracy depends on that of the external clock or oscillator. If the IDT's clock IC is used, the accuracy of the operating frequency is guaranteed at 127.7kHz \pm 6Hz. When using the Fixed-Frequency Operation Mode, an external step-down converter is employed in the P9241-G reference design to control the input voltage of the full-bridge inverter. Thus, the output of the step-down buck regulator is connected to the input of the P9241-G full-bridge inverter. A PWM signal from the P9241-G is used to control the output of the buck regulator by adjusting its duty ratio. To respond to an increase or decrease in the power request from receiver, the P9241-G regulates the duty ratio of the PWM signal accordingly.

8. WPC Mode Characteristics

The WPC-1.2.4 baseline power profile (BPP) wireless power specification has a Selection Phase, Ping Phase, Identification and Configuration Phase, and Power Transfer Phase as shown in Figure 14.

Figure 12. WPC Power Transfer Phases Flowchart



8.1 Selection Phase

In the Selection Phase, the power transmitter determines if it will proceed to the Ping Phase after detecting the placement of an object. In this phase, the power transmitter typically monitors the interface surface for the placement and removal of objects using a measurement signal. This measurement signal is low level in order to not wake up a power receiver if it is positioned on the interface surface.

8.2 Ping Phase (Digital Ping)

In the Ping Phase, the power transmitter will start transmitting a power signal and will also detect the response from a possible power receiver. This response ensures that the power transmitter is linking to a power receiver rather than to some unknown object. When a WPC-compatible power receiver is placed on a WPC-compatible charging pad, it responds to the power signal by rectifying the power signal. When the receiver's internal bias voltage is greater than a specific threshold level, then the receiver is initiated, enabling the WPC communication protocol. If the power transmitter correctly receives a signal strength packet, the power transmitter proceeds to the Identification and Configuration Phase, maintaining the power signal output to the receiver.

8.3 Identification and Configuration Phase

This protocol extends the digital ping in order to enable the power receiver to communicate the relevant information in the Identification and Configuration Phase. The Identification and Configuration Phase is part of the WPC protocol so that the power transmitter and power receiver establish an initial default power transfer contract.

In the Configuration Phase, the power transmitter and receiver exchange information for a default power transfer contract as follows:

- The power transmitter receives the configuration packet.
- If the power transmitter does not acknowledge the request (does not transmit FSK modulation), power receiver will assume a BPP transmitter is present.

8.4 Power Transfer Phase

In this phase, the power transmitter and power receiver control the power transfer by means of the following packets:

- Control Error Packets (CEP)
- Received Power Packet (RPP, FOD-related)
- End Power Transfer (EPT) Packet

Once a power contract is established, the transmitter initiates the Power Transfer Phase. The receiver's control and communication circuit sends control error packets to the transmitter to adjust the rectifier voltage to the level required to maximize the efficiency of the linear regulator, and to send to the transmitter the actual received power packet for foreign-object detection (FOD) to guarantee safe, efficient power transfer.

In the event of an EPT issued by the receiving device, the receiver will send an EPT packet to the transmitter and the transmitter can terminate the existing power transfer.

9. Application Information

9.1 Internal Power Supply and Internal Bias

The P9241-G has integrated internal buck regulators and internal LDOs to provide internal power.

9.1.1 Integrated Step-Down Regulator

To provide a power supply for the P9241-G internal circuitry as well as to reduce the power loss from a wide input voltage range, a step-down buck regulator is integrated. It is internally compensated for the convenience of design. It takes the power from the input voltage to the P9241-G and regulates the DC voltage to 5V for use as an internal VCC_5V supply.

The internal step-down regulator supplies the power to the integrated MOSFET driver circuits, the internal LDO18, and the LDO33 linear regulators. It must not be used to power any external load.

9.1.2 Linear Regulators – PREG, LDO33, and LDO18

The P9241-G has three low-dropout (LDO) regulators. The 5V pre-regulator (PREG) provides voltage for the internal bias. The PREG requires a 1 μ F ceramic bypass capacitor connected from the PREG pin to GND. This capacitor must be placed very close to the PREG pin. The PREG voltage regulator must not be externally loaded.

The LDO33 and LDO18 are used to bias the internal analog and digital circuit. The regulator's input voltage is supplied through the VIN_LDO pin. Both regulators require a 1 μ F ceramic capacitor from the pin to GND. Both the LDO18 and LDO33 regulators must not be externally loaded.


9.2 Enable Pin

The P9241-G device can be disabled by applying a logic HIGH to the $\overline{\text{EN}}$ pin. When the voltage on the $\overline{\text{EN}}$ pin is pulled HIGH, operation is suspended and the P9241-G is placed into the low-current Shut-Down Mode. If $\overline{\text{EN}}$ is pulled LOW, the P9241-G is enabled and active. The rising and falling threshold for the $\overline{\text{EN}}$ is specified in Table 5.

9.3 Software Under-Voltage Lock-Out (UVLO) Protection

The P9241-G has software UVLO features that protect the adaptor input port from being overloaded. For different adaptor voltages that are established, different UVLO levels are implemented. To guarantee proper functionality, the voltage on the VIN pin must be above the UVLO threshold. If the input voltage stays below the UVLO threshold, the P9241-G shuts down the system. If a software UVLO is triggered more than three times in a row, then the P9241-G will shut down, as an identified fault condition.

Figure 13. UVLO Threshold Definition



9.4 Die Temperature Protection


The P9241-G integrates die thermal shutdown circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions. This circuitry will shut down or reset the P9241-G if the die temperature exceeds the threshold to prevent damage resulting from excessive thermal stress. An internal temperature protection block is enabled in the P9241-G that monitors the temperature inside the chip.

If the die temperature exceeds 140°C, the P9241-G shuts down and resumes when the internal temperature drops below 120°C.

9.5 External Temperature Sensing – TS

The P9241-G has a remote temperature sensor input, TS, which can be used to monitor an external temperature by using a thermistor. The built-in comparator's reference voltage is 0.6V with a 0.8V recovery voltage. Figure 16 shows the temperature sensor circuits. Specific values for the thermistor and associated components are shown in Figure 25. Specific thermistor characteristics are included in the thermistor manufacturer's datasheet.

Figure 14. NTC Thermistor Connection to the TS Pin



To disable the thermistor, connect the TS pin to the LDO33 pin. Do not leave the TS pin floating.

9.6 Full-Bridge Driver

The transmitter switching frequency and duty cycle are controlled by the two groups of half-bridge drivers with bootstrap diodes that have been integrated into the P9241-G. Each driver can drive a half bridge of two N-channel MOSFETs. The dead-time of each half-bridge can be set in the firmware to guarantee zero voltage switching as well as no risk of shoot-through. Each half-bridge driver can be controlled separately in the firmware, and thus the phase-shifted full-bridge or half-bridge can be enabled through the firmware.

The internal buck regulator provides 5V to both groups of half bridge driver circuits through the DRV_VIN pin. Applying any extra load on the internal buck regulator output is not recommended, since any extra load will compromise its loading capability and noise might be coupled into the half-bridge drivers.

9.7 LC Resonant Circuits

The LC resonant tank comprises a primary resonant coil (L_P) and series resonant capacitance (C_P). The LC resonant tank provides a resonant frequency at which it offers the minimum series resistance across the LC tank. The full-bridge or half-bridge inverter circuit drives the LC tank and operates above the LC resonant frequency to guarantee zero voltage switching at the transmitter side. The WPC-based transmitter is not specified to operate at the resonant frequency at any time.

The P9241-G is designed to support various Baseline Power Profile (BPP) coil configurations using half-bridge and full-bridge inverter topologies to drive the primary coil (L_P) and series resonant capacitors (C_P). Depending on the WPC coil configuration and specification, the coil inductance and series capacitance value can vary in a wide range. The transmitter coil specification must comply with the WPC definition. The WPC specification defines the transmitter coil self-inductance value, DC resistance (DCR), form factor, size, and number of turns. For the BPP coil configurations, A11 and A5 are supported by the P9241-G. For each WPC-specified transmitter coil configuration, the required resonant capacitance is also defined. High-voltage-rated, multi-layer ceramic capacitors that feature stable AC and DC characteristics (such as the C0G type) and stable temperature characteristics are highly recommended for this application.

9.8 WPC Communication Interface


9.8.1 Modulation/Communication

The WPC specification uses two-way communication for power transfer: receiver-to-transmitter and transmitter-to receiver.

Receiver-to-transmitter communication is completed by modulating the load applied to the receiver's coil; the communication is purely digital and logic 1s and 0s are modulated onto the power transfer signal waveform. Modulation is done with amplitude-shift keying (ASK) modulation with a bit-rate of 2Kbps. To the transmitter, this appears as an impedance change, which results in measurable variations of the transmitter's coil. The power transmitter demodulates this variation of the coil voltage to receive the packets.


Transmitter-to-receiver communication is accomplished by frequency-shift keying (FSK) modulation over the power signal frequency. The power transmitter P9241-G can modulate FSK data onto the power transfer signal frequency and use it in order to establish the handshaking protocol with the power receiver.

Figure 15. Example of Differential Bi-phase Encoding for FSK



Each byte will comply with the start, data, parity, and stop asynchronous serial format structure shown in Figure 18:


Figure 16. Example of Asynchronous Serial Byte Format for FSK



9.8.2 Bit Decoding Scheme for ASK


As required by the WPC specification, the P9241-G uses a differential bi-phase coding scheme to demodulate the data bits from the power transfer signal. A frequency of 2kHz is used for this purpose. A logic ONE bit is coded using two narrow transitions; a logic ZERO bit is encoded using one wider transition as shown in Figure 19.

Figure 17. Bit Decoding Scheme



Each byte in the communication packet comprises 11 bits in an asynchronous serial format, as shown in Figure 20.

Figure 18. Byte Decoding Scheme



Each byte has a start bit, 8 data bits, a parity bit, and a single stop bit.

Each ASK communication packet has the following structure as shown in Figure 21.

Figure 19. Communication Packet Structure




9.8.3 ASK Voltage Demodulation – VDEM1 Pin

In order to improve WPC ASK communication reliability under all loading conditions, the P9241-G has integrated two demodulation schemes: one based on input current information and the other based on coil voltage information. During the ASK communication initiated by the receiver, the envelope of the transmitter coil voltage reflects the ASK communication packet. The communication packet can be received by tracking the envelope of the coil voltage.

The voltage mode envelope detector is implemented using a combination of an RC-based filter as displayed in Figure 22. This simple implementation achieves the envelope detector function by combining a low-pass filter as well as a DC rejection filter.

Figure 20. Voltage Mode Envelope Detector




The filtered signal from the transmitter coil voltage will be processed by the P9241-G internal ASK decoder circuit, which includes an operational amplifier to automatically condition the filtered signals, and then a digital packet decoder to translate the signal into communication packets.

9.8.4 ASK Current Demodulation – IDEMI Pin

The ASK current demodulation scheme receives input current information from the current sense resistor, which carries the coil current modulation information on top of the averaged input current as shown in Figure 23. Similar to voltage demodulation circuits, an external discrete low-pass filter and DC filter between the ISNS_OUT and IDEMI pins provide additional filtering.

The packet decoder block is shared between the voltage and current detectors. The packet decoder selects either voltage information or current information from the filtered signals, depending upon which produces the better demodulated signal.

Figure 21. Current Mode Envelope Detector



9.9 General Purpose Input/output – GPIO Pins

The P9241-G has 11 GPIOs, some of which can be repurposed in the firmware to perform functions such as setting and changing the LED patterns, etc.

9.9.1 Input Port Detection and Receiver Support – GPIO_A5, GPIO_A7, and GPIO_B8

The P9241-G supports input voltages in a wide range, such as a 5V, 9V, 12V, and 16V to 19V fixed DC power supply. Depending on the reference design and WPC coil configuration selection, the P9241-G can support a variety of receivers based on the input voltage as shown in Table 6.

When an AC/DC adaptor is connected to the P9241-G, it will detect if this is a USB port, based on the D+ and D- signals. In the case that a USB port is detected, the P9241-G will identify the type of USB port by executing the USB Battery Charging (BC 1.2) protocol on the D+ and D- signals. The P9241-G can adjust the input voltage to the highest level possible that enables as many receiver types as possible, as shown in Table 6. The GPIO_A5 and GPIO_A7 pins are used for D- detection and communication; GPIO_B8 is used for D+ detection and communication.

If the AC/DC adaptor is connected through a DC barrel jack or a fixed DC voltage, the P9241-G will set up the operation mode and support the corresponding receivers listed in Table 6.

When the DC source is 5V fixed, the P9241-G operates in the BPP mode only and supports up to 5W. In this operation mode, the P9241-G disables the external power-stage buck regulator and enables an external MOSFET to bypass the buck regulator.

Table 6. Input Voltage vs. Receiver Supported

Input Voltage/Current Rating	Receiver Supported
5V/2A	BPP (Bypass External Buck Regulator)
9V/1.67A	BPP 5W
	Up to 8W charging for Android Phones
	Up to 7.5W charging for iOS iPhones
12V/2A	BPP 5W
	Up to 10W charging for Android Phones.
	Samsung AFC
	Up to 7.5W charging for iOS iPhones
16V to 19V/1.8A	BPP 5W
	Up to 10W charging for Android Phones.
	Samsung AFC
	Up to 7.5W charging for iOS iPhones

9.9.2 Foreign Object Detection – GPIO_A3

When metallic objects, such as coins, keys, and paperclips, are exposed to alternating magnetic fields, the eddy current flowing through such objects will cause a power loss and the metallic object will exhibit a temperature increase. The amount of heat generated is a function of the strength and frequency of the magnetic field, as well as the characteristics of the object, such as resistivity, size, and shape. In a WPC-based wireless power system, the heat generated by the eddy current manifests itself as a power loss reducing the overall system efficiency. If appropriate actions are not taken, the heating could lead to unsafe conditions.

9.9.2.1 Power Difference in the Power Transfer Phase – GPIO_A3

The foreign object detection is achieved during the Power Transfer Phase. The power loss is calculated between the reported received power and the transmitted power, which is constantly measured and compared with the WPC-specified thresholds. In normal power transfers, the power difference between received power and transmitted power (power loss) is constantly lower than the pre-set threshold. However, if a foreign object has been placed on its surface and is able to be coupled with the magnetic flux, this can generate additional power loss, which can become significantly large. If the loss is higher than the threshold set by the WPC specification, the power loss FOD protection mechanism will be triggered and the transmitter will shut down the whole system to avoid overheating and a potentially unsafe situation.

The power loss can be different based on the component selection, PCB layout, and end-product casing. Therefore, it must be adjusted according to each design. The P9241-G has a set of default power-loss FOD thresholds loaded in the firmware. It can be modified based on the voltage across GPIO_A3 as shown in Table 7.

Note: GPIO_A3 is a multi-function pin, which is also used to set the LED pattern (for LED pattern settings, see LED Pattern Selection – GPIO_A3).

Table 7. Voltage on GPIO_A3 vs. FOD Threshold

Note: Do not set the GPIO_A3 voltage close to the endpoints of the selected range.

Voltage on GPIO_A3 (V)	Power Difference FOD Threshold
$0V \leq V_{GPIO_A3} < 0.7V$	Default values
$0.7V < V_{GPIO_A3} < 1.4V$	2 × default values
$1.4V < V_{GPIO_A3} < 2.1V$	3 × default values
$2.1V < V_{GPIO_A3} < 2.4V$	4 × default values

9.9.3 Control of External Power Stage DC/DC Buck Regulator – GPIO_B4 and GPIO_B7

To regulate the receiver output voltage, as well as to regulate the system's delivered power, the transmitter adjusts the DC/AC inverter switching frequency, duty cycle, or DC/AC inverter input voltage. For the WPC coil configurations that operate at a fixed frequency and require adjusting the inverter bridge input voltage, the P9241-G supports these coil configurations by employing an external front-end DC/DC stage. The external DC/DC is part of the power stage, which connects between the input voltage and the DC/AC inverter.

For Apple 7.5W charging mode, the P9241-G supports fixed and precise switching frequency at 127.7kHz, and thus its bridge input voltage must be adjusted. Another stage of the external buck regulator is added to regulate the input voltage of the full bridge LC circuits. GPIO_B4 is used to enable/disable this external DC/DC buck regulator. GPIO_B7 generates a PWM signal that is applied on top of the feedback pin of the buck regulator through a low-pass filter to fine-tune the output voltage of the buck regulator. The resolution of the buck regulator output depends on the buck IC's internal reference voltage, output voltage range, buck regulator compensation design, and resolution of the PWM signal from GPIO_B7.

9.9.4 Bypass External DC/DC Buck Regulator– GPIO_A4

When the input voltage is 5V only, the P9241-G operates in BPP mode to support legacy adaptors, as shown in Table 6. However, enabling the external power stage buck regulator at this time compromises the efficiency, thermal performance, and maximum power that can be delivered to the receiver. Under such an application scenario, the P9241-G will disable the external power stage buck regulator and enable another power path for the input voltage (5V) to be directly applied to the DC/AC inverter. GPIO_A4 is used to bypass the external power stage buck regulator. In this mode, the P9241-G operates in a mode for a fixed input voltage with variable frequency. The operating frequency range depends on the WPC coil configuration specification.

9.9.5 Coil Over-Voltage Control – GPIO_A6

The voltage across the transmitter coil can be excessive as the bridge input and frequency changes. Some unprotected receivers might risk being damaged or malfunction if placed on top of the transmitter coil immediately after another receiver is removed. When the voltage across the transmitter coil is too high, the P9241-G will open an additional switch via GPIO_A6 and cause a reduction in the coil voltage.

9.9.6 External Oscillator– GPIO_B5 and GPIO_B6

To guarantee that the operating frequency is precisely at 127.7kHz within a tolerance of ± 50 ppm under different temperature conditions, the P9241-G requires an external oscillator to provide accurate frequency operation. The PLL and crystal driver circuits inside the P9241-G guarantee that the internal clock for the ARM Cortex-M0 core is synchronized with the external oscillator frequency.

GPIO_B6 is used as the external oscillator frequency synchronization input. Either a clock IC or another oscillator can be used to generate 6.16791MHz. GPIO_B5 must be connected to GND and cannot be used for other applications if GPIO_B6 is used as the external frequency synchronization pin.

9.9.7 LED Pattern Selection – GPIO_A3

The P9241-G uses two LED outputs to indicate the power transfer status, faults, and operating modes depending on the voltage level on the GPIO_A3 pin. The GPIO_A3 pin also programs the power difference FOD thresholds (see Power Difference in the Power Transfer Phase – GPIO_A3). The LEDs are connected to the LED1 and LED2 pins as shown in the typical application schematic in Figure 25. The LED pattern can be selected using the external resistor divider based on Table 8.

Table 8. Resistors for Setting the LED Pattern

Note: Do not set the GPIO_A3 voltage close to the endpoints of the selected range.


Option	Voltage on GPIO_A3 Pin	LED1/LED2 Pin	Status			
			Standby	Transfer	Complete	Fault
1	$0V \leq V_{GPIO_A3} < 0.1V$; $0.7V < V_{GPIO_A3} < 0.8V$; $1.4V < V_{GPIO_A3} < 1.5V$; $2.1V < V_{GPIO_A3} < 2.4V$	LED2	Off	On	Off	Off
		LED1	Off	Off	Off	Blink 4Hz
2	$0.1V < V_{GPIO_A3} < 0.2V$; $0.8V < V_{GPIO_A3} < 0.9V$; $1.5V < V_{GPIO_A3} < 1.6V$	LED2	On	On	Off	Off
		LED1	On	Off	Off	Blink 4Hz
3	$0.2V < V_{GPIO_A3} < 0.3V$; $0.9V < V_{GPIO_A3} < 1.0V$; $1.6V < V_{GPIO_A3} < 1.7V$	LED2	Off	Blink 1Hz	On	Blink 4Hz
		LED1	Off	Off	Off	Off
4	$0.3V < V_{GPIO_A3} < 0.4V$; $1.0V < V_{GPIO_A3} < 1.1V$; $1.7V < V_{GPIO_A3} < 1.8V$	LED2	Off	On	Off	Blink 4Hz
		LED1	Off	Off	Off	Off
5	$0.4V < V_{GPIO_A3} < 0.5V$; $1.1V < V_{GPIO_A3} < 1.2V$; $1.8V < V_{GPIO_A3} < 1.9V$	LED2	On	Blink 1Hz	On	Off
		LED1	On	Off	Off	Blink 4Hz
6	$0.5V < V_{GPIO_A3} < 0.6V$; $1.2V < V_{GPIO_A3} < 1.3V$; $1.9V < V_{GPIO_A3} < 2.0V$	LED2	Off	Off	On	Off
		LED1	Off	On	Off	Blink 4Hz
7	$0.6V < V_{GPIO_A3} < 0.7V$; $1.3V < V_{GPIO_A3} < 1.4V$; $2.0V < V_{GPIO_A3} < 2.1V$	LED2	Off	Blink 1Hz	On	Off
		LED1	Off	Off	Off	Blink 4Hz

9.9.8 I²C Communication Interface – GPIO_A0 and GPIO_A1



The P9241-G supports the standard I²C interface. The default I²C slave address is 61_{HEX}. GPIO_A0 serves as the I²C clock line, and GPIO_A1 serves as the I²C data line. Figure 24 shows the READ and WRITE protocol structure that the external I²C master must use to communicate with the P9241-G.

Figure 22. I²C Access Read Protocol and Write Protocol

Read Protocol



Write Protocol



9.9.9 External Memory – GPIO_B0, GPIO_B1, GPIO_B2, and GPIO_B3

The P9241-G requires an external flash memory in which the firmware must be programmed during the development stage. The P9241-G accesses external flash memory using the SPI interface to upload the firmware into the internal SRAM. The Winbond W25X20CLUXIG is the recommended external flash memory.

The GPIO_B0, GPIO_B1, GPIO_B2, and GPIO_B3 pins are used for the external flash memory read and write.

10. Register Addresses and Definitions

The tables in this section provide a comprehensive list of address locations, field names, available operations (R or RW), default values, and functional descriptions of all internally accessible registers in the P9241-G. The default I²C slave address is 61_{HEX}. The address of each register is 16 bits. Note that some values require multiple registers and therefore span multiple addresses. For example, the address of the device ID high byte is 0001_{HEX} and the low byte address is 0000_{HEX}.

Table 9. Read Register – Device ID Register

Address and Bit	Register Field Name	R/W	Default	Function and Description
0000 _{HEX}	Device_ID [7:0]	R	42 _{HEX}	Device ID low byte
0001 _{HEX}	Device_ID [15:8]	R	92 _{HEX}	Device ID high byte

Table 10. Read Register – Firmware Revision

Address and Bit	Register Field Name	R/W	Default	Function and Description
00004 _{HEX}	FW_Major_Rev [7:0]	R	18 _{HEX}	Major firmware revision low byte
00005 _{HEX}	FW_Major_Rev [15:8]	R	00 _{HEX}	Major firmware revision high byte
00006 _{HEX}	FW_Rev [7:0]	R	01 _{HEX}	Project code firmware version
00007 _{HEX}	FW_Rev [15:8]	R	00 _{HEX}	Customer code firmware version

Table 11. Read Register – State Register

Address and Bits	Register Field Name	R/W	Default	Function and Description
0707 _{HEX}	System State	R	-	0 _{DEC} = Detection Phase 1 _{DEC} = Selection Phase 2 _{DEC} = Ping Phase 3 _{DEC} = ID Phase 5 _{DEC} = Configuration Phase 6 _{DEC} = Not Used 7 _{DEC} = Not Used 8 _{DEC} = Power Transfer Phase 9 _{DEC} = Renegotiation Phase 10 _{DEC} = Remove Power

Table 12. Read Register – Error Code Register

Address and Bits	Register Field Name	R/W	Default	Function and Description
0614 _{HEX}	System Error [7:0]	R	00 _{HEX}	Bit 0 = <i>End Power Transfer</i> command from receiver Bit 6 = Signal strength Bit 7 = WPC packager timeout
0615 _{HEX}	System Error [15:8]	R	00 _{HEX}	Bit 0 = Control Error Packet timeout Bit 1 = Received Power Packet timeout Bit 2 = Over-current protection during the Digital Ping Phase Bit 3 = Over-voltage Bit 4 = Under-voltage Bit 5 = FOD in power transfer Bit 6 = Over-temperature
0616 _{HEX}	System Error [23:16]	R	00 _{HEX}	Bit 1 = Over-current Bit 5 = Buck error Bit 6 = Not Used

Table 13. Read Register – Adaptor Type Register

Address and Bits	Register Field Name	R/W	Default	Function and Description
070E _{HEX}	Adaptor Type	R	-	0 _{DEC} = None 1 _{DEC} = USB SDP 2 _{DEC} = USB DCP 3 _{DEC} = USB CDP 4 _{DEC} = QC 2.0 5 _{DEC} = Other QC 12 _{DEC} = Adaptor detect error

Table 14. Read Register – Potential Power Register

Address and Bits	Register Field Name	R/W	Default	Function and Description
083E _{HEX}	Potential_Power	R	–	Transmitter potential power in W.

Table 15. Read Register – Input Current

Address and Bits	Register Field Name	R/W	Default	Function and Description
0664 _{HEX}	Bridge_input_current [7:0]	R	–	LSB of input current value in mA.
0665 _{HEX}	Bridge_input_current [15:8]	R	–	MSB of input current value in mA.

Table 16. Read Register – Input Voltage

Address and Bits	Register Field Name	R/W	Default	Function and Description
0668 _{HEX}	Input_voltage [7:0]	R	–	LSB of coil voltage value in mV.
0669 _{HEX}	Input_voltage [15:8]	R	–	MSB of coil voltage value in mV.

Table 17. Read Register – Remote Temperature Sensing Voltage

Address and Bits	Register Field Name	R/W	Default	Function and Description
06A4 _{HEX}	Thermistor pin voltage [7:0]	R	–	LSB of thermistor voltage value.
06A5 _{HEX}	Thermistor pin voltage [15:8]	R	–	MSB of thermistor voltage value.

Table 18. Read Register – Operating Frequency

$$f_{OP} = \frac{61.6791\text{MHz}}{FRE_CNT[15:0] + 2}$$

Address and Bits	Register Field Name	R/W	Default	Function and Description
0632 _{HEX}	FRE_CNT [7:0]	R	–	LSB of operating frequency count.
0633 _{HEX}	FRQ_CNT [15:8]	R	–	MSB of operating frequency count.

Table 19. Read Register – Transmitter Duty Cycle

$$D = \frac{FRE_CNT[7:0]}{511}$$

Address and Bits	Register Field Name	R/W	Default	Function and Description
05CF _{HEX}	Transmitter_Duty	R	–	Transmitter duty cycle.

Table 20. Read Register – Transmitter Power 32 Bit

Address and Bits	Register Field Name	R/W	Default	Function and Description
0880 _{HEX}	Tx_Power [7:0]	R	–	LSB of transmitter power, low byte in mW
0881 _{HEX}	Tx_Power [15:8]	R	–	MSB of transmitter power, low byte in mW
0882 _{HEX}	Tx_Power [23:16]	R	–	LSB of transmitter power, high byte in mW
0883 _{HEX}	Tx_Power [31:24]	R	–	MSB of transmitter power, high byte in mW

Table 21. Read Register – Received Power Packet Value 32 Bit

Address and Bits	Register Field Name	R/W	Default	Function and Description
0884 _{HEX}	RPP_Value [7:0]	R	–	LSB of received power value, low byte in mW
0885 _{HEX}	RPP_Value [15:8]	R	–	MSB of received power value, low byte in mW
0886 _{HEX}	RPP_Value [23:16]	R	–	LSB of received power value, high byte in mW
0887 _{HEX}	RPP_Value [31:24]	R	–	MSB of received power value, high byte in mW

Table 22. Read Register – FOD Threshold 16 Bit

Address and Bits	Register Field Name	R/W	Default	Function and Description
088C _{HEX}	FOD_TH [7:0]	R	–	LSB of current FOD threshold, low byte in mW
088D _{HEX}	FOD_TH [15:8]	R	–	MSB of current FOD threshold, low byte in mW

11. Power Dissipation and Thermal Requirements

The P9241-G is offered in a 48-VFQFPN package that has a maximum power dissipation capability of approximately 1.47W. The maximum power dissipation of the package is determined by the number of thermal vias between the package and the printed circuit board (PCB), and is defined by the die's specified maximum operating junction temperature, $T_{J(MAX)}$ of 125°C. The junction temperature rises when the heat generated by the device's power dissipation flow is impeded by the package-to-PCB thermal resistance.

The VFQFPN package offers a typical thermal resistance, junction to ambient (θ_{JA}), of 27.2°C/W when the PCB layout design is optimized as described in the *P9241-G Layout Guide*. The techniques noted in the PCB layout section must be followed when designing the PCB layout. Take into consideration possible proximity to other heat-generating devices when placing the P9241-G and the bridge FET packages in a given application design. The ambient temperature around the power IC will also affect the thermal limits of an application. The main factors influencing θ_{JA} (in the order of decreasing influence) are PCB characteristics, the size of the thermal pad attached to the die/package (VFQFPN), the thermal vias, and the final system hardware construction. Board designers should keep in mind that the package thermal metric θ_{JA} is impacted by the characteristics of the PCB. Changing the design or configuration of the PCB changes the overall thermal resistivity and the board's heat-sinking efficiency.

Three basic approaches for enhancing thermal performance include:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow into the system

First, the maximum power dissipation for a given situation should be calculated using Equation 1:

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{AMB})}{\theta_{JA}} \quad \text{Equation 1}$$

Where: $P_{D(MAX)}$ = Maximum power dissipation

θ_{JA} = Package thermal resistance (°C/W)

$T_{J(MAX)}$ = Maximum device junction temperature (°C)

T_{AMB} = Ambient temperature (°C)

The maximum recommended operating junction temperature ($T_{J(MAX)}$) for the P9241-G is 125°C. The thermal resistance of the 48-VFQFPN package is optimally $\theta_{JA} = 27.2^\circ\text{C/W}$. Operation is specified to a maximum steady-state ambient temperature (T_{AMB}) of 85°C. Therefore, the maximum recommended power dissipation is given by Equation 2.

$$P_{D(MAX)} = \frac{(125^\circ\text{C} - 85^\circ\text{C})}{27.2^\circ\text{C/W}} \cong 1.47\text{W} \quad \text{Equation 2}$$

All the previously mentioned thermal resistances are the values found when the P9241-G is mounted on a standard board of the dimensions and characteristics specified by the JEDEC 51 standard.

11.1 Typical Application Schematic

The typical application schematic provides a basic guideline for understanding and building a functional medium-power wireless power transmitter type MP-A11 as described in the WPC specifications. Other components not shown in the typical application schematic may be needed in order to comply with other requirements, such as EMC/EMI or thermal specifications.



11.2 Bill of Materials (BOM)

Table 23. P9241-G Evaluation Kit V1.2 Bill of Materials

Item	Qty.	Reference	Part	Description	Part Number	PCB Footprint
1	1	C1	0.1uF	CAP CER 0.1UF 25V X7R 0603	885012206071	603
2	9	C2, C7, C31, C32, C35, C42, C45, C55, C56	10uF	CAP CER 10UF 25V 20% X5R 0603	C1608X5R1E106M 080AC	603
3	18	C3, C5, C8, C9, C11, C12, C15, C16, C30, C33, C34, C38, C46, C57, C66, C67, C68, C75	0.1uF	CAP CER 0.1UF 25V 10% X7R 0402	CC0402KRX7R8BB 104	402
4	7	C4, C6, C10, C22, C23, C24, C25	22uF	CAP CER 22UF 25V X5R 0805	GRM21BR61E226 ME44	805
5	2	C18, C69	22nF	CAP CER 0.022UF 100V X7R 0603 CAP	C1608X7R2A223M 080AA	603
6	1	C19	5.6nF	CAP CER 5600PF 100V X7R 0603	06031C562JAT2A	603
7	1	C20	680p	CAP CER 680PF 50V X7R 0402	CL05B681KB5NNN C	402
8	1	C21	22nF	CAP CER 0.022UF 25V X7R 0402	GRM155R71E223J A61D	402
9	1	C28	56pF	CAP CER 56PF 50V NP0 0402	CL05C560JB5NNN C	402
10	1	C29	680pF	CAP CER 680PF 50V X7R 0402	CL05B681KB5NNN C	402
11	4	C37, C43, C50, C53	1uF	CAP CER 1UF 25V 20% X5R 0402	CGB2A1X5R1E105 M033BC	402
12	2	C39, C59	22nF	CAP CER 0.022UF 50V X7R 0603	GCM188R71H223K A37D	603
13	1	C52	400nF	CAP CER 400nF 100V Film	CBB21-404J-100V	CBB21
14	2	C60, C61	18pF	CAP CER 18PF 50V C0G/NPO 0402	CC0402JRNPO9BN 180	402
15	1	D1	DDZ22ASF-7DICT	18.63~19.59V 300mW Zener	DDZ22ASF-7DICT- ND	DDZ22ASF
16	1	D2	BAV21W	DIODE GEN PURP 80V 125MA DFN	BAV21W	sod123
17	2	D5, D6	SMF20A-E3-08	TVS DIODE 20V 32.4V DO219AB	SMF20A-E3-08	SMF20A
18	1	J1	AC_Adapter	CONN POWER JACK 2.5X5.5MM HI CUR	PJ-002AH	CONN_POWER_JAC K5_5MM

Item	Qty.	Reference	Part	Description	Part Number	PCB Footprint
19	1	J2	USB Type C	USB Type C connector	12401610E4#2ACT-ND	USB-C12401610E4
20	1	J3	SIP con	4 Positions Header, Unshrouded Connector 0.100" (2.54mm) Through Hole Gold or Gold, GXT7961104-6404-AR	sip-4	sip-4
21	1	J4	68000-105HLF	BERGSTIK II .100" SR STRAIGHT	68000-105HLF	sip5
22	1	J11	5P	CON 005 F RA OTH PC NLK SRW 800 MINIUSB	90080004	usb_micro_ab
23	1	LED1	LED	LED RED CLEAR 0603 SMD	150060RS75000	0603_diode
24	1	LED2	LED	LED GREEN CLEAR 0603 SMD	150060GS75000	0603_diode
25	1	L3	10uH	29mOhm, 3.6A inductor	SWPA8040S100MT	5x5-10x10
26	1	L4	4.7uH	FIXED IND 4.7UH 620MA 500 MOHM	CIG10W4R7MNC	L0603
27	1	Q1	SIA453EDJ-T1_GE3	MOSFET P-CH 30V 24A PPAK SC-70-6	SIA453EDJ-T1-GE3	sc70_6ld_fet
28	1	Q2	Si3417	P-Channel 30 V , 35mOhm, 15nC MOSFET	Si3417DV-T1-GE3	SOT-23-6
29	1	Q4	2N7002	N-Channel 60-V (D-S) MOSFET	2N7002KT1G	SOT23_3
30	4	Q5, Q6, Q7, Q8	DMG7702SFG-7	MOSFET N-CH 30V 12A PWRDI3333	DMG7430LFG-7	powerdi3333_8ld_fet
31	1	Q10	MMBT4403/SOT	TRANS PNP 40V 0.6A SOT23-3	MMBT4403-7-F	SOT-23
32	3	R1,R2,R9	0	RES SMD 0.0 OHM JUMPER 1/4W 1206	RC1206JR-070RL	1206
33	1	R3	150	RES SMD 150 OHM 1% 1/10W 0603	RC0603FR-07150RL	603
34	2	R4,R8	100k	RES SMD 100K OHM 1% 1/10W 0402	RC0402FR-07100KL	402
35	10	R5, R19, R28, R58, R59, R60, R61, R62, R85, R95	10k	RES SMD 10K OHM 1% 1/10W 0402	RC0402FR-0710KL	402
36	1	R6	91K	RES SMD 91K OHM 1% 1/16W 0402	RC0402FR-0791KL	402
37	1	R7	10	RES SMD 100OHM 1% 1/10W 0402	RC0402FR-0710RL	402
38	1	R11	150K	RES SMD 150K OHM 1% 1/16W 0402	RC0402FR-07150KL	402

Item	Qty.	Reference	Part	Description	Part Number	PCB Footprint
39	2	R12, R15	30k	RES SMD 30K OHM 1% 1/10W 0402	RC0402FR-0730KL	402
40	1	R13	18K	RES 18K OHM 1% 1/10W 0402	MCS04020C1802F E000	402
41	1	R14	3.3K	RES SMD 3.3K OHM 1% 1/16W 0402	RC0402FR-073K3P	402
42	3	R16, R50, R52	5.1k	RES SMD 5.1K OHM 5% 1/16W 0402	RC0402JR-075K1L	402
43	1	R20	2.4K	RES SMD 2.4K OHM 1% 1/10W 0603	RC0603FR-072K4L	603
44	2	R22, R25	10	RES SMD 10 OHM 1% 1/10W 0402	ERJ-2RKF10R0X	402
45	1	R23	200K	RES SMD 200K OHM 1% 1/10W 0603	RC1608F204CS	603
46	1	R26	0.02	RES SMD 0.02 OHM 1% 1/3W 0805	UCR10EVHFSR020	805
47	4	R35, R40, R44, R47	22	RES SMD 22 OHM 5% 1/10W 0402	ERJ-2GEJ220X	402
48	5	R36, R42, R45, R48, R57	100K	RES SMD 100K OHM 5% 1/10W 0402	ERJ-2GEJ104X	402
49	2	R41, R43	1K	RES SMD 1K OHM 5% 1/16W 0402	RC0402JR-071KL	402
50	1	R46	680	RES SMD 680 OHM 5% 1/16W 0402	RC0402JR-07680RL	402
51	14	R18, R21, R39, R49, R67, R68, R69, R73, R76, R77, R80, R88, R90, R97	0	RES SMD 0 OHM JUMPER 1/16W 0402	RC0402JR-070RL	402
52	1	R84	1M	RES SMD 1M OHM 5% 1/16W 0402	RC0402JR-071ML	402
53	1	U1	MP2229	Buck Converter Chip, QFN-14 (3X3)	MP2229GQ	MP_2229
54	1	U3	P9241-G	Medium Power Transmitter	P9241-G	socketqfn_48_6x6_0p4
55	1	U7	W25X40CLUXIG	IC FLASH 4M SPI 104MHZ 8USON	W25X40CLUXIG	uson_2x3_8LD
56	1	Y1	8MHz	CRYSTAL 8MHZ 18PF SMD	ECS-80-18-30B-AGN-TR	ECX-53B

12. Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.


<https://www.idt.com/document/psc/48-vfqfpn-package-outline-drawing-60-x-60-x-090-mm-body-epad-42-x-42-mm-040mm-pitch-ndg48p2>

13. Special Notes: P9241-G 48-VFQFPN Package Assembly

Unopened dry packaged parts have a one-year shelf life.

The HIC indicator card for newly-opened dry packaged parts should be checked. If there is any moisture content, the parts must be baked for a minimum of 8 hours at 125°C within 24 hours prior to the assembly reflow process.

14. Marking Diagram



1. Line 1: Company name and part number.
2. Line 2: -G is part of the part number, which is followed by the package code.
3. Line 3: "YYWW" is the last two digits of the year and two digits for the week that the part was assembled. # is the device step. "\$" denotes the mark code.

15. Ordering Information

Orderable Part Number	Description and Package	MSL Rating	Carrier Type	Ambient Temperature
P9241-GNDGI	P9241-G Wireless Power Transmitter for 5W, 7.5W, and 10W Applications, 48-VFQFPN (6 × 6 mm) package	MSL3	Tray	-40°C to +85°C
P9241-GNDGI8	P9241-G Wireless Power Transmitter for 5W, 7.5W, and 10W Applications, 48-VFQFPN (6 × 6 mm) package	MSL3	Tape and Reel	-40°C to +85°C

16. Revision History

Revision Date	Description of Change
March 8, 2019	Updated the Ordering Information.
December 20, 2018	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.