DATA SHEET

The MPC941 is a 1:27 low voltage clock distribution chip. The device features the capability to select either a differential LVPECL or an LVCMOS compatible input. The 27 outputs are LVCMOS compatible and feature the drive strength to drive 50 Ω series or parallel terminated transmission lines. With output-to-output skews of 250 ps, the MPC941 is ideal as a clock distribution chip for the most demanding of synchronous systems. For a similar product with a smaller number of outputs, please consult the MPC940 data sheet.

- LVPECL or LVCMOS Clock Input
- 250 ps Maximum Output-to-Output Skew
- Drives Up to 54 Independent Clock Lines
- Maximum Output Frequency of 250 MHz
- · High Impedance Output Enable
- Extended Temperature Range: -40°C to +85°C
- 48-Lead LQFP Packaging, Pb-free
- 3.3 V or 2.5 V V_{CC} Supply Voltage

LOW VOLTAGE 3.3 V/2.5 V 1:27 CLOCK DISTRIBUTION CHIP



AE SUFFIX 48-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 932-03

With a low output impedance, in both the HIGH and LOW logic states, the output buffers of the MPC941 are ideal for driving series terminated transmission lines. More specifically, each of the 27 MPC941 outputs can drive two series


terminated 50 Ω transmission lines. With this capability, the MPC941 has an effective fanout of 1:54. With this level of fanout, the MPC941 provides enough copies of low skew clocks for most high performance synchronous systems.

The differential LVPECL inputs of the MPC941 allow the device to interface directly with an LVPECL fanout buffer like the MC100EP111 to build very wide clock fanout trees or to couple to a high frequency clock source. The LVCMOS input provides a more standard interface for applications requiring only a single clock distribution chip at relatively low frequencies. In addition, the two clock sources can be used as a test clock interface as well as the primary system clock. A logic HIGH on the LVCMOS_CLK_Sel pin will select the LVCMOS level clock input.


The MPC941 is fully 3.3 V and 2.5 V compatible. The 48-lead LQFP package was chosen to optimize performance, board space and cost of the device. The 48-lead LQFP has a 7x7 mm body size.



LOGIC DIAGRAM



Pinout: 48-Lead TQFP (Top View)



FUNCTION TABLE

LVCMOS_CLK_SEL	Input
0	PECL_CLK
1	LVCMOS_CLK

Table 1. Pin Configuration

Pin	I/O	Туре	Function
PECL_CLK, PECL_CLK	Input	LVPECL	LVPECL differential reference clock inputs
LVCMOS_CLK	Input	LVCMOS	Alternative reference clock input
LVCMOS_CLK_SEL	Input	LVCMOS	Input reference clock select
ŌĒ	Input	LVCMOS	Output tristate control
GND		Supply	Negative voltage supply output bank (GND)
V _{CC}		Supply	Positive voltage supply
Q0-Q26	Output	LVCMOS	Clock outputs



Table 2. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit
V _{CC}	Supply Voltage	-0.3	3.6	V
V _{IN}	DC Input Voltage	-0.3	V _{CC} +0.3	V
V _{OUT}	DC Output Voltage	-0.3	V _{CC} +0.3	V
I _{IN}	DC Input Current		±20	mA
I _{OUT}	DC Output Current		±50	mA
T _S	Storage Temperature	-40	125	°C

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated
conditions is not implied.

Table 3. DC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = -40 to +85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition	
V _{IH}	Input High Voltage LVCMOS_CLK				V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage	LVCMOS_CLK	-0.3		0.8	V	LVCMOS
I _{IN}	Input Current				±120 ⁽¹⁾	μА	
V_{PP}	Peak-to-Peak Input Voltage	PECL_CLK, PECL_CLK	500			mV	LVPECL
V_{CMR}	Common Mode Range	1.2		V _{CC} -0.8	V	LVPECL	
V _{OH}	Output High Voltage		2.4			V	$I_{OH} = -24 \text{ mA}^{(2)}$
V _{OL}	Output Low Voltage				0.55 0.40	V V	I _{OL} = 24 mA ⁽²⁾ I _{OL} = 12 mA
I _{OZ}	Output Tristate Leakage Current				100	μА	
Z _{OUT}	Output Impedance			14 – 17		Ω	
C _{PD}	Power Dissipation Capacitance			7-8	10	pF	Per Output
C _{IN}	Input Capacitance			4.0		pF	
I _{CCQ}	Maximum Quiescent Supply Current				5	mA	All V _{CC} Pins
V _{TT}	Output Termination Voltage			V _{CC} ÷ 2		V	

^{1.} Input pull-up / pull-down resistors influence input current.

^{2.} The MPC941 is capable of driving $50~\Omega$ transmission lines on the incident edge. Each output drives one $50~\Omega$ parallel terminated transmission line to a termination voltage of $~V_{TT}$. Alternatively, the device drives up to two $50~\Omega$ series terminated transmission lines.



Table 4. AC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = -40 to +85°C)⁽¹⁾

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{MAX}	Maximum Output Frequency	0		250 ⁽²⁾	MHz	
t _r , t _f	LVCMOS_CLK Input Rise/Fall Time			1.0 ⁽³⁾	ns	0.8 to 2.0 V
t _{PLH} t _{PHL}	Propagation Delay PECL_CLK to any Q LVCMOS_CLK to any Q	1.2 0.9	1.8 1.5	2.6 2.3	ns ns	
t _{PLZ, HZ}	Output Disable Time				ns	
t _{PZL, LZ}	Output Enable Time				ns	
t _{sk(O)}	Output-to-Output Skew PECL_CLK to any Q LVCMOS_CLK to any Q		125 125	250 250	ps	
t _{sk(PP)}	Device-to-Device Skew PECL_CLK to any Q LVCMOS_CLK to any Q			1000 1000	ps ps	For a given T_A and V_{CC} , any Q
t _{sk(PP)}	Device-to-Device Skew PECL_CLK to any Q LVCMOS_CLK to any Q			1400 1400	ps ps	For any T _A , V _{CC} and Q
DC_Q	Output Duty Cycle PECL_CLK to any Q LVCMOS_CLK to any Q	45 45	50 50	60 55	% %	DC _{REF} = 50% DC _{REF} = 50%
t _r , t _f	Output Rise/Fall Time	0.2		1.0	ns	0.55 to 2.4 V

^{1.} AC characteristics apply for parallel output termination of 50 Ω to $V_{TT.}$

Table 5. DC Characteristics (V_{CC} = 2.5 V \pm 5%, T_A = -40 to +85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition	
V _{IH}	Input High Voltage	1.7		V _{CC} + 0.3	V	LVCMOS	
V_{IL}	Input Low Voltage	LVCMOS_CLK	-0.3		0.7	V	LVCMOS
I _{IN}	Input Current				±120 ⁽¹⁾	μΑ	
V _{PP}	Peak-to-Peak Input Voltage	PECL_CLK, PECL_CLK	500			mV	LVPECL
V _{CMR}	Common Mode Range	PECL_CLK, PECL_CLK	1.1		V _{CC} - 0.7	V	LVPECL
V _{OH}	Output High Voltage		1.8			V	$I_{OH} = -15 \text{ mA}^{(2)}$
V _{OL}	Output Low Voltage				0.6	V	$I_{OL} = 15 \text{ mA}^{(2)}$
I _{OZ}	Output Tristate Leakage Current				100	μΑ	
Z _{OUT}	Output Impedance			18 – 20		Ω	
C _{PD}	Power Dissipation Capacitance			7 – 8	10	pF	Per Output
C _{IN}	Input Capacitance			4.0		pF	
I _{CCQ}	Maximum Quiescent Supply Current			5	mA	All V _{CC} Pins	
V _{TT}	Output Termination Voltage			V _{CC} ÷ 2		V	

^{1.} Input pull-up / pull-down resistors influence input current.

^{2.} AC characteristics are guaranteed up to fmax. Please refer to applications section for information on power consumption versus operating frequency and thermal management.

^{3.} Fast input signal transition times are required to maintain part-to-part skew specification. If part-to-part skew is not critical to the application, signal transition times smaller than 3 ns can be applied to the MPC941.

^{2.} The MPC941 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.



Table 6. AC Characteristics $(V_{CC} = 2.5 \text{ V} \pm 5\%, T_A = -40 \text{ to } +85^{\circ}\text{C})^{\text{(1)}}$

Symbol	Charac	Min	Тур	Max	Unit	Condition	
f_{MAX}	Maximum Output Frequenc	0		250 ⁽²⁾	MHz		
t _r , t _f	LVCMOS_CLK Input Rise/F	Fall Time			1.0 ⁽³⁾	ns	0.7 to 1.7 V
t _{PLH} t _{PHL}	Propagation Delay	PECL_CLK to any Q LVCMOS_CLK to any Q	1.3 1.0	2.1 1.8	2.9 2.6	ns ns	
t _{PLZ, HZ}	Output Disable Time					ns	
t _{PZL, LZ}	Output Enable Time					ns	
t _{sk(O)}	Output-to-Output Skew	PECL_CLK to any Q LVCMOS_CLK to any Q		125 125	250 250	ps	
t _{sk(PP)}	Device-to-Device Skew	PECL_CLK to any Q LVCMOS_CLK to any Q			1200 1200	ps ps	For a given T_A and V_{CC} , any Q
t _{sk(PP)}	Device-to-Device Skew	PECL_CLK to any Q LVCMOS_CLK to any Q			1600 1600	ps ps	For any T _A , V _{CC} and Q
DC_Q	Output Duty Cycle	PECL_CLK to any Q LVCMOS_CLK to any Q	45 45	50 50	60 55	% %	DC _{REF} = 50% DC _{REF} = 50%
t _r , t _f	Output Rise/Fall Time		0.2		1.0	ns	0.6 to 1.6 V

^{1.} AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.

^{2.} AC characteristics are guaranteed up to f_{MAX}. Please refer to the applications section for information on power consumption versus operating frequency and thermal management.

^{3.} Fast input signal transition times are required to maintain part-to-part skew specification. If part-to-part skew is not critical to the application, signal transition times smaller than 3 ns can be applied to the MPC941.



APPLICATIONS INFORMATION

Driving Transmission Lines

The MPC941 clock driver was designed to drive high-speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than $20~\Omega$, the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Freescale application note AN1091 in the Timing Solutions data book (DL207/D).

In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{\rm CC}/2$. This technique draws a fairly high level of DC current, and thus, only a single terminated line can be driven by each output of the MPC941 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 1 illustrates an output driving a single series terminated line vs two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC941 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 1. Single versus Dual Transmission Lines

The waveform plots of Figure 2 show the simulation results of an output driving a single line vs two lines. In both cases, the drive capability of the MPC941 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC941. The output waveform in Figure 2 shows a step in the waveform. This step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedance does not match the parallel combination of

the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{split} V_L &= V_S \, (\, Z_O \, / \, (R_S + R_O + Z_O)) \\ Z_O &= 50 \, \Omega \, || \, 50 \, \Omega \\ R_S &= 36 \, \Omega \, || \, 36 \, \Omega \\ R_O &= 14 \, \Omega \\ V_L &= 3.0 \, (25 \, / \, (18 + 14 + 25) = 3.0 \, (25 \, / \, 57) \\ &= 1.31 \, V \end{split}$$

At the load end, the voltage will double, due to the near unity reflection coefficient, to 2.5 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case, 4.0 ns).




Figure 2. Single versus Dual Waveforms

Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 3 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 3. Optimized Dual Line Termination



Power Consumption of the MPC941 and Thermal Management

The MPC941 AC specification is guaranteed for the entire operating frequency range up to 250 MHz. The MPC941 power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperture, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC941 die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability, please refer to the Freescale application note AN1545. According the AN1545, the long-term device reliability is a function of the die junction temperature:

Table 7. Die Junction Temperature and MTBF

Junction Temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC941 needs to be controlled, and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC941 is represented in equation 1.

Where I_{CCQ} is the static current consumption of the MPC941, C_{PD} is the power dissipation capacitance per output. (M) ΣC_L represents the external capacitive output load, and N is the number of active outputs (N is always 27 in case of the MPC941). The MPC941 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore, ΣC_L is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or thevenin termination. $V_{OL},\,I_{OL},\,V_{OH}$ and I_{OH} are a function of the output termination technique, and DC_Q is the clock signal duty cyle. If transmission lines are used, ΣC_L is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature T_J as a function of the power consumption.

Where R_{thja} is the thermal impedance of the package (junction to ambient), and T_A is the ambient temperature, according to Table 7, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the MPC941 in a series terminated transmission line system.

 $T_{J,MAX}$ should be selected according to the MTBF system requirements, and Table 7, R_{thja} can be derived from Table 8. The R_{thja} represent data based on 1S2P boards. Using 2S2P boards will result in a lower thermal impedance than indicated below.

Table 8. Thermal Package Impedance of the 48ld LQFP

Convection, LFPM	R _{thja} (1P2S board), K/W
Still air	78
100 lfpm	68
200 lfpm	59
300 lfpm	56
400 lfpm	54
500 lfpm	53

If the calculated maximum frequency is below 250 MHz, it becomes the upper clock speed limit for the given application conditions. The following eight derating charts describe the safe frequency operation range for the MPC941. The charts were calculated for a maximum tolerable die junction temperature of 110°C (120°C), corresponding to a estimated MTBF of 9.1 years (4 years), a supply voltage of either 3.3 V or 2.5 V, and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection, a decision on the maximum operating frequency can be made.

$$\begin{split} P_{TOT} &= \left[\ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left(\ N \cdot C_{PD} + \sum_{M} C_L \right) \ \right] \cdot V_{CC} \end{split}$$
 Equation 1
$$P_{TOT} &= V_{CC} \cdot \left[\ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left(\ N \cdot C_{PD} + \sum_{M} C_L \right) \ \right] + \sum_{P} \left[\ DC_Q \cdot I_{OH} \cdot \left(V_{CC} - V_{OH} \right) + \left(1 - DC_Q \right) \cdot I_{OL} \cdot V_{OL} \right] \end{split}$$
 Equation 2
$$T_J = T_A + P_{TOT} \cdot R_{thja}$$
 Equation 3
$$f_{CLOCK,MAX} = \frac{1}{C_{PD} \cdot N \cdot V_{CC}^2} \cdot \left[\frac{T_{j,MAX} - T_A}{R_{thja}} - \left(I_{CCQ} \cdot V_{CC} \right) \right]$$
 Equation 4






Figure 4. Maximum MPC941 frequency, $V_{CC} = 3.3 \text{ V}$, MTBF 9.1 years, driving series terminated transmission lines




Figure 6. Maximum MPC941 frequency, V_{CC} = 3.3 V, MTBF 4 years, driving series terminated transmission lines




Figure 5. Maximum MPC941 frequency, $V_{CC} = 3.3 \text{ V}$, MTBF 9.1 years, 4 pF load per line




Figure 7. Maximum MPC941 frequency, V_{CC} = 3.3 V, MTBF 4 years, 4 pF load per line






Figure 8. Maximum MPC941 frequency, $V_{CC} = 2.5 \text{ V}$, MTBF 9.1 years, driving series terminated transmission lines




Figure 10. Maximum MPC941 frequency, V_{CC} = 2.5 V, MTBF 4 years, driving series terminated transmission lines




Figure 9. Maximum MPC941 frequency, V_{CC} = 2.5 V, MTBF 9.1 years, 4 pF load per line




Figure 11. Maximum MPC941 frequency, V_{CC} = 2.5 V, MTBF 4 years, 4 pF load per line






Figure 12. LVCMOS_CLK MPC941 AC Test Reference for V_{CC} = 3.3 V and V_{CC} = 2.5 V




Figure 13. PECL_CLK MPC941 AC Test Reference for V_{CC} = 3.3 V and V_{CC} = 2.5 V





Figure 14. LVPECL Propagation Delay (t_{PD})
Test Reference



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 16. Output Duty Cycle (DC)




Figure 18. Output Transition Time Test Reference





Figure 15. LVCMOS Propagation Delay (t_{PD})
Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any two similar delay path within a single device

Figure 17. Output-to-Output Skew t_{SK(O)}





Figure 19. Input Transition Time Test Reference



PACKAGE DIMENSIONS



CASE 932-03 ISSUE F 48-LEAD LQFP PACKAGE



Revision History Sheet

Rev	Table	Page	Description of Change	Date
9		1	NRND – Not Recommend for New Designs	1/7/13
10		1	Removed NRND and updated the format of the data sheet	3/18/15



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.