The MC100ES6130 is a 2.5 GHz differential PECL 1:4 fanout buffer. The ES6130 offers a wide operating range of 2.5 V and 3.3 V and also features a 2:1 input MUX which is ideal for redundant clock switchover applications. This device also includes a synchronous enable pin that forces the outputs into a fixed logic state. Enable or disable state is initiated only after the outputs are in a LOW state to eliminate the possibility of a runt clock pulse.

Features

- 2 GHz maximum output frequency
- 25 ps maximum output-to-output skew
- 150 ps part-to-part skew
- 350 ps typical propagation delay
- 2:1 differential MUX input
- 2.5 / 3.3 V operating range
- LVPECL and HSTL input compatible
- 16-lead TSSOP package
- Temperature range -40°C to +85°C
- 16-lead Pb-free package available




Figure 1. 16-Lead Pinout (Top View) and Logic Diagram



DT SUFFIX 16-LEAD TSSOP PACKAGE CASE 948F-01



EJ SUFFIX 16-LEAD TSSOP PACKAGE Pb-FREE PACKAGE CASE 948F-01

ORDERING INFORMATION								
Device	Package							
MC100ES6130DT	TSSOP-16							
MC100ES6130DTR2	TSSOP-16							
MC100ES6130EJ	TSSOP-16 (Pb-Free)							
MC100ES6130EJR2	TSSOP-16 (Pb-Free)							



Table 1. Pin Description

Number	Name	Description
1, 2, 3, 4, 5, 6, 7, 8	Q0 to Q3 Q0 to Q3	LVPECL differential outputs: Terminate with 50Ω to V_{CC} – 2 V. For single-ended applications, terminate the unused output with 50Ω to V_{CC} – 2 V.
9	V _{EE}	Negative power supply: For LVPECL applications, connect to GND.
10	IN_SEL	LVPECL compatible 2:1 mux input signal select: When IN_SEL is LOW, the IN0 input pair is selected. When IN_SEL is HIGH, the IN1 input pair is selected. Includes a 75 k Ω pulldown. Default state is LOW and IN0 is selected.
11, 12, 13, 14	IN0, <u>IN0</u> IN1, IN1	LVPECL, HSTL clock or data inputs. Internal 75 k Ω pulldown resistors on IN0 and IN1. Internal 75 k Ω pullup and 75 k Ω pulldown resistors on IN0, IN1. IN0, IN1 default condition is V _{CC} /2 when left floating. IN0, IN1 default condition is LOW when left floating.
15	ĒN	LVPECL compatible synchronous enable: When $\overline{\text{EN}}$ goes HIGH, Q_{OUT} will go LOW and $\overline{Q}_{\text{OUT}}$ will go HIGH on the next LOW input clock transition. Includes a 75 k Ω pulldown. Default state is LOW when left floating. The internal latch is clocked on the falling edge of the input (IN0, IN1).
16	V _{CC}	Positive power supply: Bypass with 0.1 μF//0.01 μF low ESR capacitors.

Table 2. Truth Table⁽¹⁾

IN0	IN1	IN_SEL	EN	Q
L	Х	L	L	L
Н	Х	L	L	Н
Х	L	Н	L	L
Х	Н	Н	L	Н
Z	Х	L	Н	L
X	Z	Н	Н	L

^{1.} Z = HIGH to LOW Transition

X = Don't Care

Table 3. General Specifications

Characteris	Value			
Internal Input Pulldown Resistor	ternal Input Pulldown Resistor 75 k Ω			
Internal Input Pullup Resistor	75 kΩ			
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2000 V > 200 V > 1500 V		
θ _{JA} Thermal Resistance (Junction-to-Ambient)	0 LFPM, 16 TSSOP 500 LFPM, 16 TSSOP	138°C/W 108°C/W		

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test



Table 4. Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Conditions	Rating	Units
V _{SUPPLY}	Power Supply Voltage	Difference between V _{CC} & V _{EE}	3.9	V
V _{IN}	Input Voltage	$V_{CC} - V_{EE} \le 3.6 \text{ V}$	V _{CC} + 0.3 V _{EE} - 0.3	V V
l _{out}	Output Current	Continuous Surge	50 100	mA mA
T_A	Operating Temperature Range		-40 to +85	°C
T _{STG}	Storage Temperature Range		-65 to +150	°C

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.

Table 5. DC Characteristics (V_{CC} = 0 V, V_{EE} = -2.5 V ±5% or V_{CC} = 2.5 V ±5%, V_{EE} = 0 V)

Symbol	Characteristic		-40°C			Unit		
Syllibol	Characteristic	Min	Тур	Max	Min	Тур	Max	Oilit
I _{EE}	Power Supply Current		45	70		45	70	mA
V _{OH}	Output HIGH Voltage ⁽¹⁾	V _{CC} – 1250	V _{CC} – 990	V _{CC} – 800	V _{CC} – 1200	V _{CC} – 960	V _{CC} – 750	mV
V _{OL}	Output LOW Voltage ⁽¹⁾	V _{CC} – 2000	V _{CC} – 1550	V _{CC} – 1150	V _{CC} – 1925	V _{CC} – 1630	V _{CC} – 1200	mV
V _{outPP}	Output Peak-to-Peak Voltage	200			200			mV
V _{IH}	Input HIGH Voltage	V _{CC} – 1165		V _{CC} – 880	V _{CC} – 1165		V _{CC} – 880	mV
V _{IL}	Input LOW Voltage	V _{CC} – 1810		V _{CC} – 1475	V _{CC} – 1810		V _{CC} – 1475	mV
V _{PP}	Differential Input Voltage ⁽²⁾	0.12		1.3	0.12		1.3	V
V _{CMR}	Differential Cross Point Voltage ⁽³⁾	V _{EE} + 0.2		V _{CC} – 1.0	V _{EE} + 0.2		V _{CC} – 1.0	V
I _{IN}	Input Current			±150			±150	μА

^{1.} Output termination voltage V_{TT} = 0 V for V_{CC} = 2.5 V operation is supported but the power consumption of the device will increase.

Table 6. DC Characteristics ($V_{CC} = 0 \text{ V}$, $V_{EE} = -3.8 \text{ to } 3.135 \text{ V}$ or $V_{CC} = 3.135 \text{ to } 3.8 \text{ V}$, $V_{EE} = 0 \text{ V}$)

Chavastavistis	-40°C			0°C to 85°C			
Characteristic	Min	Тур	Max	Min	Тур	Max	Unit
Power Supply Current		48	70		48	70	mA
Output HIGH Voltage ⁽¹⁾	V _{CC} – 1150	V _{CC} – 1020	V _{CC} – 800	V _{CC} – 1200	V _{CC} – 970	V _{CC} – 750	mV
Output LOW Voltage ⁽¹⁾	V _{CC} - 1950	V _{CC} – 1620	V _{CC} – 1250	V _{CC} – 2000	V _{CC} – 1680	V _{CC} – 1300	mV
Output Peak-to-Peak Voltage	200			200			mV
Input HIGH Voltage	V _{CC} – 1165		V _{CC} – 880	V _{CC} – 1165		V _{CC} – 880	mV
Input LOW Voltage	V _{CC} – 1810		V _{CC} – 1475	V _{CC} – 1810		V _{CC} – 1475	mV
Differential Input Voltage ⁽²⁾	0.12		1.3	0.12		1.3	V
Differential Cross Point Voltage ⁽³⁾	V _{EE} + 0.2		V _{CC} - 1.1	V _{EE} + 0.2		V _{CC} – 1.1	V
Input Current			±150			±150	μΑ
	Output HIGH Voltage ⁽¹⁾ Output LOW Voltage ⁽¹⁾ Output Peak-to-Peak Voltage Input HIGH Voltage Input LOW Voltage Differential Input Voltage ⁽²⁾ Differential Cross Point Voltage ⁽³⁾	$\begin{tabular}{lll} \bf Min \\ Power Supply Current \\ Output HIGH Voltage^{(1)} & V_{CC}-1150 \\ Output LOW Voltage^{(1)} & V_{CC}-1950 \\ Output Peak-to-Peak Voltage & 200 \\ Input HIGH Voltage & V_{CC}-1165 \\ Input LOW Voltage & V_{CC}-1810 \\ Differential Input Voltage^{(2)} & 0.12 \\ Differential Cross Point Voltage^{(3)} & V_{EE}+0.2 \\ \end{tabular}$				Characteristic Min Typ Max Min Typ Power Supply Current 48 70 48 Output HIGH Voltage ⁽¹⁾ V _{CC} − 1150 V _{CC} − 1020 V _{CC} − 800 V _{CC} − 1200 V _{CC} − 970 Output LOW Voltage ⁽¹⁾ V _{CC} − 1950 V _{CC} − 1620 V _{CC} − 1250 V _{CC} − 2000 V _{CC} − 1680 Output Peak-to-Peak Voltage 200 200 200 200 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100	Characteristic Min Typ Max Min Typ Max Power Supply Current 48 70 48 70 Output HIGH Voltage ⁽¹⁾ V _{CC} − 1150 V _{CC} − 1020 V _{CC} − 800 V _{CC} − 1200 V _{CC} − 970 V _{CC} − 750 Output LOW Voltage ⁽¹⁾ V _{CC} − 1950 V _{CC} − 1620 V _{CC} − 1250 V _{CC} − 2000 V _{CC} − 1680 V _{CC} − 1300 Output Peak-to-Peak Voltage 200 200 200 Input HIGH Voltage V _{CC} − 1165 V _{CC} − 880 V _{CC} − 1165 V _{CC} − 880 Input LOW Voltage V _{CC} − 1810 V _{CC} − 1475 V _{CC} − 1810 V _{CC} − 1475 Differential Input Voltage ⁽²⁾ 0.12 1.3 0.12 1.3 Differential Cross Point Voltage ⁽³⁾ V _{EE} + 0.2 V _{CC} − 1.1 V _{EE} + 0.2 V _{CC} − 1.1

^{1.} Output termination voltage V_{TT} = 0 V for V_{CC} = 2.5 V operation is supported but the power consumption of the device will increase.

^{2.} V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.

^{3.} V_{CMR} (DC) is the cross point of the differential input signal. Functional operation is obtained when the cross point is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.

^{3.} V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.



Table 7. AC Characteristics ($V_{CC} = 0 \text{ V}$, $V_{EE} = -3.8 \text{ V}$ to -2.375 V; $V_{CC} = 2.375 \text{ to } 3.8 \text{ V}$, $V_{EE} = 0 \text{ V}$)(1)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
Symbol	Gilal acteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Onit
f _{max}	Maximum Frequency	2			2			2			GHz
t _{PLH /}	Propagation Delay to Output Differential CLK to Q, Q	300	340	450	300	350	450	300	350	475	ps
t _{SKEW}	Skew ⁽²⁾ output-to-output part-to-part		15	25 125		15	25 150		15	25 150	ps ps
t _{JITTER}	Cycle-to-Cycle Jitter RMS (1σ)			1			1			1	ps
V _{PP}	Minimum Input Swing	200		1200	200		1200	200		1200	mV
V _{CMR}	Differential Cross Point Voltage	V _{EE} + 0.2		V _{CC} – 1.2	V _{EE} + 0.2		V _{CC} – 1.2	V _{EE} + 0.2		V _{CC} – 1.2	V
t _r / t _f	Output Rise/Fall Times (20% – 80% @ 50 MHz)	70		225	70		250	70		275	ps

- 1. Measured using a 750 mV source, 50% Duty Cycle clock source. All loading with 50 ohms to V_{CC} 2.0 V.
- 2. Skew is measured between outputs under identical transitions.





Figure 2. Typical Termination for Output Driver and Device Evaluation



PACKAGE DIMENSIONS




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE		
TITLE:		DOCUMENT NO]: 98ASH70247A	REV: B		
16 LD TSSOP, PITCH 0.6	5MM	CASE NUMBER: 948F-01 19 MAY 2005				
,		STANDARD: JE	DEC			


PAGE 1 OF 3

CASE 948F-01 ISSUE B 16-LEAD TSSOP PACKAGE



PACKAGE DIMENSIONS





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	IT TO SCALE	
TITLE:		DOCUMENT NO]: 98ASH70247A	RE√: B
16 LD TSSOP, PITCH 0.	65MM	CASE NUMBER	2: 948F-01	19 MAY 2005
	0.0111111	STANDARD: JE	DEC	

PAGE 2 OF 3

CASE 948F-01 ISSUE B 16-LEAD TSSOP PACKAGE



PACKAGE DIMENSIONS

NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.

DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

<u>√</u> 7 DI	MENSIONS	ARE	ТО	BE	DETERMINED	ΑТ	DATUM	PLANE	-W-
---------------	----------	-----	----	----	------------	----	-------	-------	-----

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NE	TO SCALE
TITLE:		DOCUMENT NO): 98ASH70247A	REV: B
16 LD TSSOP, PITCH 0.6	5MM	CASE NUMBER	2: 948F-01	19 MAY 2005
10 22 10001; 111011 0.0	0141141	STANDARD: JE	DEC	

CASE 948F-01 ISSUE B 16-LEAD TSSOP PACKAGE PAGE 3 OF 3



Revision History Sheet

Rev	Table	Page	Description of Change	Date
4		1	Product Discontinuance Notice – Last Time Buy Expires on (12/7/2013)	12/19/12



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.