

# ISL91211A, ISL91211B

Triple/Quad Output PMIC with SPI/I $^2$ C Interface

FN8922 Rev.3.01 Mar 5, 2020

The <u>ISL91211A</u> is a 4-phase, three output programmable Power Management IC (PMIC) and the <u>ISL91211B</u> is a 4-phase, four output programmable PMIC. They are optimized with highly efficient synchronous buck converters capable of multiphase and single-phase operations that can deliver up to 5A per phase continuous output current. It features four buck controllers and has the capability to reconfigure its power stages to these controllers. This flexibility allows seamless design-in for a wide range of applications that require high output power and small solution size.

ISL91211A and ISL91211B integrate low ON-resistance MOSFETs and programmable PWM frequency, allowing the use of very small external inductors and capacitors. They feature automatic Diode Emulation and Pulse Skipping modes under light-load conditions to further improve efficiency and maximize battery life. The ISL91211A and ISL91211B deliver a highly robust power solution by featuring a controller based on the Renesas proprietary R5 Technology that provides tight output accuracy and load regulation, ultra-fast transient response, seamless DCM/CCM transitions, and requires no external compensation.

In addition to the standard interrupt, chip enable, and watchdog reset functions, ISL91211A and ISL91211B also feature four MPIOs and three GPIOs capable of supporting SPI, I<sup>2</sup>C communication protocol, and various other pin mode functions.

#### **Applications**

- Smartphones, AR/VR Glasses, Drones
- Optical Transceiver Modules
- Artificial Intelligence (AI) Processors
- Client/Enterprise/Data Center SSD, NAS




Figure 1. Simplified Block Diagram

#### **Features**

- Triple output 2+1+1 phases (ISL91211A) or quad output single phase (ISL91211B)
- 2.5V to 5.5V supply voltage
- 5A per phase output current capability
- Small solution size (for four phase design)
- High efficiency (94.7% for 3.8V<sub>IN</sub>/1.8V<sub>OUT</sub>)
- Low IO in low power mode
- Proprietary control scheme reduces output capacitor and supports fast load transient (such as 50A/µs per phase)
- ±0.7% system accuracy, remote voltage sensing
- Programmable PWM frequency from 2MHz to 6MHz
- I<sup>2</sup>C programmable output from 0.3V to 2V
- Independent Dynamic Voltage Scaling (DVS) for each output
- Soft-start and fault detection (UV, OV, OC, OT), short-circuit protection
- 2.551mmx3.67mm 54 ball WLCSP with 0.4mm pin pitch

#### **Related Literature**

For a full list of related documents, visit our website:

- ISL91211A, ISL91211B device pages
- UG111, "ISL91211AII-EV1Z Evaluation Board User Guide"
- UG116, "ISL91211BII-EV1Z Evaluation Board User Guide"




Figure 2. Efficiency vs Load Current

# **Contents**

1.	Overview	4
1.1	Typical Application Diagrams	4
1.2	Block Diagram	5
1.3	Ordering Information	6
1.4	Pin Configuration	7
1.5	Pin Descriptions	8
1.6	I/O Pin Configuration	9
2.	Specifications	0
2.1	Absolute Maximum Ratings	0
2.2	Thermal Information	
2.3	Recommended Operating Conditions	
2.4	Analog Specifications	
3.	Output Configurations	3
	•	
4.	Typical Operating Performance	J
5.	Applications Information	1
5.1	Inductor Selection	
5.2	Output Capacitor Selection	1
5.3	Input Capacitor Selection	2
5.4	Dynamic Voltage Scaling (DVS)	2
5.5	Configuring DVS Speed	
5.6	Output Voltage Setting	
5.7	Power Sequencing	
5.8	Watchdog Time (WDOG_RST Pin)	
5.9	Interrupt Pin	8
6.	Protection Features (FAULTS)	9
6.1	Over-Temperature Protection	9
6.2	Overcurrent Protection Mode	9
6.3	Overvoltage (OV)/Undervoltage (UV) Protection	9
7.	Serial Communication Interface	0
7.1	The SPI Interface	0
7.2	The I <sup>2</sup> C Interface	3
8.	Board Layout Recommendations	7
8.1	PCB Layout Summary	8
8.2	PCB Design for WLCSP Recommendations	
	•	



#### ISL91211A, ISL91211B

9.	Register Address Map	40
10.	Register Description by Address	4′
11.	Revision History	58
12	Package Outline Drawing	56

#### 1. Overview

# 1.1 Typical Application Diagrams




Figure 3. 2 Phase + 1 Phase + 1 Phase




Figure 4. 1 Phase + 1 Phase + 1 Phase

# 1.2 Block Diagram




Figure 5. Block Diagram

# 1.3 Ordering Information

Part Number ( <u>Notes 1</u> , <u>3</u> , <u>4</u> )	Part Marking	Temp Range (°C) Tape and Reel (Units) (Note 2)		Package (RoHS Compliant)	Pkg. Dwg #	
ISL91211AIIZ-T	211A	-40 to +85 3k		2.551mmx3.670mm, 54 Ball WLCSP	W6x9.54	
ISL91211BIIZ-T	211B	-40 to +85	3k	2.551mmx3.670mm, 54 Ball WLCSP	W6x9.54	
ISL91211AII-EV1Z Evaluation Board					•	
ISL91211BII-EV1Z	Evaluation B	aluation Board				

#### Notes:

- 1. For additional part options contact your local sales office.
- 2. See TB347 for details about reel specifications.
- 3. These Pb-free WLCSP packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu e6 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free WLCSP packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
- 4. For Moisture Sensitivity Level (MSL), see the <u>ISL91211A</u>, <u>ISL91211B</u> device pages. For more information about MSL, see <u>TB363</u>.

Table 1. Key Differences Between Family of Parts


Part Number	Pin Configuration	Pitch	Output Configuration	Load per Phase
ISL91302B	54 Ball 6x9 WLCSP	0.4mm	Single Output (4 + 0 Phase)	5A
	54 Ball 6x9 WLCSP	0.4mm	Dual Output (3 + 1 Phase)	5A
	54 Ball 6x9 WLCSP	0.4mm	Dual Output (2 + 2 Phase)	5A
ISL91301A	42 Ball 6x7 WLCSP	0.4mm	Triple Output (2+1+1 Phase)	4A
ISL91301B	42 Ball 6x7 WLCSP	0.4mm	Quad Output (1+1+1+1 Phase)	4A
ISL91211A	54 Ball 6x9 WLCSP	0.4mm	Triple Output (2+1+1 Phase)	5A
ISL91211B	54 Ball 6x9 WLCSP	0.4mm	Quad Output (1+1+1+1 Phase)	5A
ISL91212A	35 Ball 5x7 WLCSP	0.5mm	Triple Output (2+1+1 Phase)	5A
ISL91212B	35 Ball 5x7 WLCSP	0.5mm	Quad Output (1+1+1+1 Phase)	5A



# 1.4 Pin Configuration

54 Ball 6x9 WLCSP Top View

JEDEC Standard: Balls Down, A1 Top Left Corner



# 1.5 Pin Descriptions

Pin Location	Pin Name	Туре	Description
A1, B1	PVIN_A	Input	Power supply for Power Stage A.
A2, B2, C2	PH_A	Output	Switching node for Power Stage A.
A3, B3, C3	PGND_A	Input	Ground connection for Power Stage A.
A4, B4, C4	PGND_B	Input	Ground connection for Power Stage B.
A5, B5, C5	PH_B	Output	Switching node for Power Stage B.
A6, B6	PVIN_B	Input	Power supply for Power Stage B.
C1	GPIO0	Input	GPIO0. See <u>Table 2 on page 9</u> . This pin is $I^2C$ clock for pinmodes 0x0, 0x2, 0x4 through 0x7 and 0xC.
C6	WDOG_RST	Input	Digital input, resets bucks to default output voltage.
D1	EN	Input	Master chip enable input, NMOS logic threshold.
D2	GPIO1	Input/Output	GPIO1. See <u>Table 2 on page 9</u> . This pin is I <sup>2</sup> C data for pinmodes 0x0, 0x2, 0x4 through 0x7 and 0xC.
D3	INT	Output	Interrupt line.
D4	GPIO2	Input	GPIO2. See <u>Table 2 on page 9</u> .
D5	GND	Input	Analog chip ground.
D6	RTN1	Input	Remote ground sense for Buck1.
E1	VOUT4	Input	Buck4 output voltage sense for ISL91211B. NOTE: Short to ground for ISL91211A.
E2	RTN3	Input	Remote ground sense for Buck3.
E3	VOUT3	Input	Output voltage sense for Buck3.
E4	VOUT2	Input	Output voltage sense for Buck2.
E5	RTN2	Input	Remote ground sense for Buck2.
E6	VOUT1	Input	Remote output voltage sense for Buck1.
F1	RTN4	Input	Buck4 output voltage sense for ISL91211B. NOTE: Short to ground for ISL91211A.
F2	AVIN_FILT	Output	Filtered analog supply voltage, 2.5V to 5.5V. Place a decoupling capacitor close to the IC.
F3	VIO	Input	I/O supply voltage for digital communications. Nominally connected to 1.8V supply.
F4	MPIO0	Input/Output	Multipurpose I/O, see <u>Table 2 on page 9</u> . Can be NC if not used.
F5	MPIO1	Input/Output	Multipurpose I/O, see <u>Table 2 on page 9</u> . Can be NC if not used. Must be pulled up to VIO if using I <sup>2</sup> C.
F6	MPIO2	Input/Output	Multipurpose I/O, see <u>Table 2 on page 9</u> . Can be NC if not used.
G1	AVIN	Input	Analog supply voltage, 2.5V to 5.5V.
G2, H2, J2	PH_C	Output	Switching node for Power Stage C.
G3, H3, J3	PGND_C	Input	Ground connection for Power Stage C.
G4, H4, J4	PGND_D	Input	Ground connection for Power Stage D.
G5, H5, J5	PH_D	Output	Switching node for Power Stage D.
G6	MPIO3	Input/Output	Multipurpose I/O, see Table 2 on page 9. Can be NC if not used.
H1, J1	PVIN_C	Input	Power supply connection for Power Stage C.
H6, J6	PVIN_D	Input	Power supply connection for Power Stage D.

# 1.6 I/O Pin Configuration

The ISL91211 features three "General Purpose" I/O pins for I<sup>2</sup>C and other functions along with four "Multipurpose" I/O pins. These pins can perform different functions depending on the "IO\_PINMODE" setting. The default factory setting for IO\_PINMODE is 0x0. For features that require "IO\_PINMODE" to be different than the default value, contact Renesas for factory OTP programming.

Table 2. I/O Pin Mode

IO_PINMODE	MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1	GPIO2	Description
0x0	SCK	SS_B	MOSI	MISO	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C/SPI both available
0x1	SCK	SS_B	MOSI	MISO	EN_A	EN_B	EN_C	SPI mode with hardware enables for Bucks 1-3
0x2	PGOOD1	PGOOD2	PGOOD3	PGOOD4	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C with Individual PGOODs for Bucks1-4
0x3	SCK	SS_B	MOSI	MISO	DVS_A	DVS_B	DVS_C	SPI with hardware DVS pins
0x4	DVS_PIN1	DVS_PIN0	PGOOD1	PGOOD2	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C with Global DVS mode with PGOOD1 and PGOOD2
0x5	BUCK1_DVS0	BUCK1_DVS1	BUCK2_ DVS0	BUCK2_ DVS1	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C with full pin controlled DVS for BUCK1/BUCK2
0x6	BUCK1_DVS0	BUCK1_DVS1	BUCK2_ DVS0	BUCK3_ DVS0	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C with full DVS for Buck 1, 1-pin DVS for BUCK2/BUCK3
0x7	BUCK1_DVS0	BUCK2_DVS0	BUCK3_ DVS0	BUCK4_ DVS0	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C with 1-pin DVS for each buck
0xC	MPIO_DATA [0]	MPIO_DATA [1]	MPIO_ DATA [2]	MPIO_ DATA [3]	I2C_CLK	I2C_SDA	N/A	I <sup>2</sup> C with 4 parallel controllable data lines.

NOTE: Pinmodes 0x8 through 0xB and 0xD through 0xF are reserved.

**Table 3. Pin Mode Description** 

Name	Definition
SCK	SPI clock
SS_B	$SPI/I^2C$ selector. Low = $SPI$ , High = $I^2C$ .
MOSI	SPI master out, slave in
MISO	SPI master in, slave out
I2C_CLK	I <sup>2</sup> C clock
I2C_SDA	I <sup>2</sup> C data
PGOOD1, PGOOD2, PGOOD3, PGOOD4	Four power-good out pins (one per buck)
EN_A, EN_B, EN_C	Three buck enable input pins. A single buck enable pin can enable/disable up to four bucks. A buck's enable/disable can be controlled from only one enable pin (EN_A, EN_B, or EN_C).
DVS_A, DVS_B, DVS_C	Three DVS input pins. A single DVS pin can control the DVS voltage for up to four bucks. A buck's DVS voltage can be controlled from only one DVS pin (DVS_A, DVS_B, or DVS_C).
DVS_PIN1, DVS_PIN0	DVS look-up table to allow two pins to control up to four bucks.

# 2. Specifications

### 2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
PVIN and AVIN Pins to PGND	-0.3	6	V
VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x00)	-0.3	+2.0	V
VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x01)	-0.3	+2.4	V
VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x02)	-0.3	+3.0	V
PH to PGND	-0.3	0.3 + PVIN	V
VIO, EN Pins to GND	-0.3	0.3 + AVIN	V
RTN, GND to PGND	-0.3	0.3	V
INT, MPIO, GPIO Pins to GND	-0.3	+0.3 + VIO	V
ESD Rating (Note 5)	,	Value	Unit
Human Body Model (Tested per JESD22-A114E) 2		2	kV
Charged Device Model (Tested per JESD22-C101)		750	
Latch-Up (Tested per JESD-78B; Class 2, Level A)		100	mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Note

5. ESD ratings apply to external pins only.

#### 2.2 Thermal Information

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
54 Ball 6x9 WLCSP Package (Notes 6, 7)	42	0.5

Notes

<sup>7.</sup> For  $\theta_{\mbox{\scriptsize JC}},$  the case temperature location is taken at the package top center.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature		+150	°C
Maximum Storage Temperature Range	-65	+150	°C
Pb-Free Reflow Profile		See <u>TB493</u>	

# 2.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Junction Temperature	-40	+125	°C
Supply Voltage			
(AVIN to GND)	2.5	5.5	V
(PVIN to GND)	2.5	5.5	V
VIO Voltage (VIO to PGND)	1.7	AVIN	V
INT, MPIO, GPIO Pins to GND	0	VIO	V



θ<sub>JA</sub> is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See <u>TB379</u>.

# 2.4 Analog Specifications

 $AVIN/PVIN = 3.7V, V_{OUT} = 1V, L = 220nH, Frequency = 4MHz, V_{IO} = 1.8V, T_{A} = +25^{\circ}C. \label{eq:entropy} \begin{subarray}{l} Boldface limits apply across the operating temperature range, -40^{\circ}C to +85^{\circ}C. \end{subarray}$ 

Parameter	Symbol	Test Conditions	Min ( <u>Note 8</u> )	Тур	Max ( <u>Note 8</u> )	Unit
Input Supply	•					
Supply Voltage	AVIN		2.5		5.5	V
Supply Voltage	PVIN		2.5		5.5	V
AVIN Supply Current	IQ	EN = 0V		0.1	1	μA
AVIN + PVINx Supply Current	1	EN = 0V		<1	6	μA
AVIN + PVINx Supply Current	1	All BUCK's EN[0] = 0x0		17		μΑ
EN = AVIN = PVINx = 3.7V		BUCK1_EN[0] = 0x1, all other BUCK's EN[0] = 0x0, not switching DCM operation		82		μA
		BUCK2, 3 or 4_EN[0] = 0x1, all other BUCK's EN[0] = 0x0, not switching DCM operation		62		μА
		BUCK1_EN[0] = 0x1, all other BUCK's EN[0] = 0x0, not switching, forced CCM operation		1.2		mA
		BUCK2, 3 or 4_EN[0] = 0x1, all other BUCK's EN[0] = 0x0, not switching, forced CCM operation		1		mA
AVIN UVLO Rising Threshold	VUVLOR		2.50	2.58	2.65	V
AVIN UVLO Falling Threshold	VUVLOF		2.29	2.34	2.39	V
Buck Regulation						
Buck Output Voltage Range	V <sub>OUT</sub>	BUCKx_VOUTFBDIV[1:0] = 0x00	0.300		1.2	V
(Each Output)		BUCKx_VOUTFBDIV[1:0] = 0x01	0.375		1.5	V
		BUCKx_VOUTFBDIV[1:0] = 0x02	0.500		2.0	V
Output Voltage Step Size	V <sub>STEP</sub>	10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x00		1.2		mV
		10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x01		1.5		mV
		10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x02		2.0		mV
Output Voltage Accuracy (Note 9)	V <sub>ACC</sub>	CCM, V <sub>OUT</sub> > 0.6V	-0.3		0.3	%
		CCM, V <sub>OUT</sub> > 0.6V T <sub>A</sub> = -10°C to +85°C	-0.7		0.7	%
		CCM, V <sub>OUT</sub> < 0.6V	-4		4	mV
		CCM, V <sub>OUT</sub> < 0.6V T <sub>A</sub> = -10°C to +85°C	-5.5		5.5	mV
Current Matching	I <sub>MATCH</sub>	I <sub>OUT</sub> = 5A per phase in ISL91211A		10		%
Dynamic Response						
Boot-Up Time V <sub>BT</sub>		Delay time from when PVIN, AVIN, and EN are asserted to Buck1 PWM switching. This time includes internal reference startup, OTP load, and Buck controller calibration time.		1.4		ms
Dynamic Voltage Scaling (Output Slew Rate)	V <sub>DVS</sub>	2.5V < V <sub>IN</sub> < 5.5V 3mV/µs	-15		15	%



 $AVIN/PVIN = 3.7V, \ V_{OUT} = 1V, \ L = 220nH, \ Frequency = 4MHz, \ V_{IO} = 1.8V, \ T_A = +25^{\circ}C. \ \textbf{Boldface limits apply across the operating temperature range, -40^{\circ}C to +85^{\circ}C. \ \textbf{(Continued)}$ 


Parameter	Symbol	Test Conditions	Min ( <u>Note 8</u> )	Тур	Max ( <u>Note 8</u> )	Unit
Frequency	•				•	
Switching Frequency (CCM)	f <sub>sw</sub>			4		MHz
CCM Frequency Tolerance	f <sub>sw_TOL</sub>		-15		15	%
Power Stage			•			
Buck Output Current (Each Phase)		2.5V < V <sub>IN</sub> < 5.5V			5	Α
High-Side Switch ON-Resistance	HS r <sub>DS(ON)</sub>			23		mΩ
Low-Side Switch ON-Resistance	LS r <sub>DS(ON)</sub>			9		mΩ
MPIO/GPIO		-			l .	
MPIO/GPIO Operating Conditions						
Allowable Range of Supply for Operation	VIO		1.7	1.8	AV <sub>IN</sub>	V
Chip Enable Logic Threshold Leve	ı					
Low-Level Input Voltage Range	V <sub>IL</sub>				0.5	V
High-Level Input Voltage	V <sub>IH</sub>		1.35			V
MPIO/GPIO Logic Threshold Level	s	-			l .	
Low-Level Input Voltage Range	V <sub>IL</sub>				0.25 * V <sub>IO</sub>	V
High-Level Input Voltage	V <sub>IH</sub>		0.75 * V <sub>IO</sub>			V
Hysteresis On Input	V <sub>HYS</sub>		0.1 * V <sub>IO</sub>			V
Low-Level Output	V <sub>OL</sub>	1mA			0.4	V
High-Level Output	V <sub>OH</sub>	1mA	V <sub>IO</sub> - 0.4			V
Serial Interfaces	•					
I <sup>2</sup> C Frequency Capability	f <sub>I2C</sub>				3.4	MHz
SPI Frequency Capability	f <sub>SPI</sub>			26		MHz
Protection	1	-			l .	
HSD Current Limit	I <sub>LIMIT</sub>	2.5V < V <sub>IN</sub> < 5.5V ISL91211A Phase D, OC = 12A	-10		10	%
		2.5V < V <sub>IN</sub> < 5.5V ISL91211A Phase A, B, OC = 8A	-10		10	%
		2.5V < V <sub>IN</sub> < 5.5V ISL91211B Phase A, B, C, D, OC = 8A	-10		10	%
Output UVP Threshold Accuracy	V <sub>UVP</sub>	Thresholds: -250mV	-35		35	mV
Output OVP Threshold Accuracy	V <sub>OVP</sub>	Thresholds: +250mV	-35		35	mV
Thermal Shutdown Threshold	T <sub>SPS</sub>	2.5V < V <sub>IN</sub> < 5.5V	143		162	°C
		Hysteresis		55		°C

- 8. Parameters with MIN and/or MAX limits established by test, characterization, and/or design. 9.  $V_{OUT}$  feedback divider ratio equals 1 (BUCKx\_VOUTFBDIV[1:0] = 0x00).



# 3. Output Configurations

**Table 4. Output Configurations** 



**Power Stage** Output Configuration Assignment Diagram 1-phase: Controller #1 ISL91211B Configuration 1-phase + 1-phase + (VOUT1) 1-phase + • Ph1: PH\_D 1-phase 1-phase: Controller #2 (VOUT2) • Ph1: PH\_B 1-phase: Controller #3 (VOUT3) • Ph1: PH\_A PH1 1-phase: Controller #4 (VOUT4) • Ph1: PH\_C PVIN\_A PGND\_A PGND\_B PH\_B PGND\_B PGND\_A рн\_в ) PGND\_B PH\_B PGND\_A GPIO2 VOUT1 RTN3 VOUT2 RTM2 AVIN\_ FILT RTN4 РНС PGND\_D PH1 PH1 VOUT1 VOUT4 RTN1 RTN4

Table 4. Output Configurations (Continued)

# 4. Typical Operating Performance

Unless otherwise noted, operating conditions are:  $V_{IN}$  = 3.8V,  $V_{OUT}$  = 1V,  $V_{IO}$  and Enable = 1.8V,  $T_A$  = +25°C,  $f_{SW}$  = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1:  $C_{OUT}$  = 2x22 $\mu$ F + 2x4.3 $\mu$ F, SW2-3:  $C_{OUT}$  = 1x22 $\mu$ F + 4x4.3 $\mu$ F.




Figure 6. Dual-Phase Efficiency (V<sub>OUT</sub> = 0.9V), Continuous Load Sweep (0.1A to 10A)




Figure 7. Dual-Phase Efficiency (V<sub>OUT</sub> = 1V), Continuous Load Sweep (0.1A to 10A)




Figure 8. Dual-Phase Efficiency (V<sub>OUT</sub> = 1.2V), Continuous Load Sweep (0.1A to 10A)




Figure 9. Single-Phase Efficiency (V<sub>OUT</sub> = 0.8V), Continuous Load Sweep (0.01A to 5A)




Figure 10. Single-Phase Efficiency (V<sub>OUT</sub> = 1V), Continuous Load Sweep (0.01A to 5A)

Unless otherwise noted, operating conditions are:  $V_{IN} = 3.8V$ ,  $V_{OUT} = 1V$ ,  $V_{IO}$  and Enable = 1.8V,  $T_A = +25^{\circ}C$ ,  $f_{SW} = 4MHz$ , 2+1+1 configuration, L = 220nH per phase, SW1:  $C_{OUT} = 2x22\mu F + 2x4.3\mu F + 4x1\mu F$ , SW2-3:  $C_{OUT} = 1x22\mu F + 4x4.3\mu F$ . (Continued)




Figure 11. 2 Phase Efficiency V<sub>IN</sub> = 3.3V




Figure 12. 2 Phase Efficiency V<sub>IN</sub> = 3.8V




Figure 13. 2 Phase Efficiency V<sub>IN</sub> = 5.0V




Figure 14. Single Phase Efficiency V<sub>IN</sub> = 3.3V




Figure 15. Single Phase Efficiency V<sub>IN</sub> = 3.8V






Figure 16. Single Phase Efficiency V<sub>IN</sub> = 5.0V

Unless otherwise noted, operating conditions are:  $V_{IN}$  = 3.8V,  $V_{OUT}$  = 1V,  $V_{IO}$  and Enable = 1.8V,  $T_A$  = +25°C,  $f_{SW}$  = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1:  $C_{OUT}$  = 2x22 $\mu$ F + 2x4.3 $\mu$ F + 4x1 $\mu$ F, SW2-3:  $C_{OUT}$  = 1x22 $\mu$ F + 4x4.3 $\mu$ F. (Continued)



220nH Inductor (Cyntec) 3x22µF Capacitor (0603 6.3V Murata) 6x4.7µF Capacitor (0603 10V)

Figure 17. Dual-Phase Load Transient (10A/200ns)



1x22µF Capacitor (0603 6.3V Murata) 6x4.3µF Capacitor (Low ESL)

Figure 18. Single-Phase Transient (5A/200ns)




Figure 19. Dual-Phase Line Transient, V<sub>OUT</sub> = 1V,  $V_{IN}$  = 3.1V to 4.8V, Load = 8A, TR and TF = 15 $\mu$ s




Figure 20. Single-Phase Line Transient, V<sub>OUT</sub> = 1V,  $V_{IN}$  = 3.1 to 4.8V, Load = 5A, TR and TF = 15 $\mu$ s




Figure 21. 0.5V to 1.1V DVS, Load = 5A, Slew Rate =  $3mV/\mu s$ , CH1 -  $V_{OUT}$ , CH4 -  $I_{LX1}$ , CH3 -  $I_{LX2}$ , CH2 - DVS Command




Figure 22. 1.1V to 0.5V DVS, Load = 5A, Slew Rate =  $3mV/\mu s$ , CH1 -  $V_{OUT}$ , CH4 -  $I_{LX1}$ , CH3 -  $I_{LX2}$ , CH2 - DVS Command

Unless otherwise noted, operating conditions are:  $V_{IN}$  = 3.8V,  $V_{OUT}$  = 1V,  $V_{IO}$  and Enable = 1.8V,  $T_A$  = +25°C,  $f_{SW}$  = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1:  $C_{OUT}$  = 2x22 $\mu$ F + 2x4.3 $\mu$ F + 4x1 $\mu$ F, SW2-3:  $C_{OUT}$  = 1x22 $\mu$ F + 4x4.3 $\mu$ F. (Continued)




Figure 23. ISL91211A Startup-Up by EN, VOUT1, 2, 3 = 0.9V




Figure 24. ISL91211A Shutdown by EN, VOUT1, 2, 3 = 0.9V




Figure 25. ISL91211B Startup-Up BY EN, VOUT1, 2, 3, 4 = 0.9V




Figure 26. ISL91211B Shutdown by EN, VOUT1, 2, 3, 4 = 0.9V




Figure 27. Dual Phase, V<sub>OUT</sub> vs V<sub>IN</sub> (10mA to 10A)





Figure 28. Single Phase, V<sub>OUT</sub> vs V<sub>IN</sub> (10mA to 5A)

Unless otherwise noted, operating conditions are:  $V_{IN}$  = 3.8V,  $V_{OUT}$  = 1V,  $V_{IO}$  and Enable = 1.8V,  $T_A$  = +25°C,  $f_{SW}$  = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1:  $C_{OUT}$  = 2x22 $\mu$ F + 2x4.3 $\mu$ F + 4x1 $\mu$ F, SW2-3:  $C_{OUT}$  = 1x22 $\mu$ F + 4x4.3 $\mu$ F. (Continued)






Figure 29. Dual Phase, V<sub>OUT</sub> vs Load (1mA to 10A)

Figure 30. Single Phase, V<sub>OUT</sub> vs Load (1mA to 5A)




Figure 31. Dual-Phase Forced CCM, V<sub>OUT</sub> vs Temperature (-40°C to +85°C)




Figure 32. Shutdown Current vs VIN




Figure 33. Quiescent Current (All Bucks Off) vs  $V_{\mbox{\scriptsize IN}}$ 

Unless otherwise noted, operating conditions are:  $V_{IN}$  = 3.8V,  $V_{OUT}$  = 1V,  $V_{IO}$  and Enable = 1.8V,  $T_A$  = +25°C,  $f_{SW}$  = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1:  $C_{OUT}$  = 2x22 $\mu$ F + 2x4.3 $\mu$ F + 4x1 $\mu$ F, SW2-3:  $C_{OUT}$  = 1x22 $\mu$ F + 4x4.3 $\mu$ F. (Continued)




Figure 34. Single-Phase PVIN/AVIN Current (PWM Switching) vs  $V_{\rm IN}$ 




Figure 35. Single-Phase PVIN/AVIN Current (PFM Switching) vs  $V_{\mbox{\scriptsize IN}}$ 

# 5. Applications Information

#### 5.1 Inductor Selection

The ISL91211A and ISL91211B are high performance PMICs with integrated synchronous buck converters that can deliver up to 5A of continuous current per phase at 0.3V to 2.0V regulated voltage. The ISL91211B is designed to operate with up to four single phases (1+1+1+1 configuration), and the ISL91211A is designed to work with two single phases and one dual phase (2+1+1 configuration) at an optimized switching frequency of 2MHz  $\sim$  4MHz. Contact support for questions relating to a switching frequency of 6MHz. In the dual phase configuration, each channel requires an inductor of equal value and should be capable of delivering the maximum load divided by two.

DCR mΩ Part **ISAT** Manufacturer Number LxWxH(mm) VALUE (nH) (Typ) (Typ) CYNTEC HMLB25201T 2.5x2.0x1.0 9.4 7.0 **TAIYO** MAKK2520HR22M 2.5x2.0x1.0 220 16 8.5 YUDEN **CYNTEC** HTTN2016T 2.0x1.6x1.0 7.2 220 13 MURATA DFE2016E 2.0x1.6x1.0 240 16 7.0 **MURATA** DFE252012F 2.5x2.0x1.2 470 23 6.7 COILCRAFT XEL4020-561ME 4.0x4.0x2.0 560 8 11.3

**Table 5. Recommended Output Inductors** 

#### 5.2 Output Capacitor Selection

Output capacitors are needed to provide filtering of the switching voltage at the phase node into a regulated output voltage. The amount of output capacitance required is based on parameters of maximum load step, the slew rate of the load step, as well as the maximum allowable voltage regulation tolerance during the transient. The amount of ripple voltage at the output capacitor is also a design constraint, the total peak-to-peak ripple voltages produced from the output capacitor is equal to its ESR, multiplied by the worst case inductor ripple current.

Use ceramic capacitors due to their low ESR and ESL properties. Make sure to select X7R or X5R type capacitors and take into consideration for DC bias effects. A wide range of output capacitor values may be used.

Manufacturer	Part Number	Case Size	Value (µF)	Voltage (V)
TDK	C1608X5R1A226M080AC	0603	22	10
TDK	C0510X6S0G105M030AC	0204	1	4
MURATA	LLD154R60G435ME01	0402	4.3	4
MURATA	LLL1U4R60G435ME22	0204	4.3	4

**Table 6. Recommended Output Capacitors** 

### 5.3 Input Capacitor Selection

Ceramic input capacitors are responsible for sourcing the AC component of the input current flowing into the high-side MOSFETs. They need to be placed as close to the IC as possible. A  $10\mu F$  local decoupling capacitor is recommended for each phase PVIN. If long wires are used to bring power to the IC, use additional "bulk" capacitors between  $C_{IN}$  and the battery/power supply to dampen ringing and overshoot at start-up.

Internal analog reference circuits also require additional filtering at the AVIN FILT pin.

Value (µF) Mfr **Part Number** Case Size Volt (V) Input TDK Corp CGB2A1X5R1A105M033BC 0402 1 10 AVIN FILT Kemet C0402C104K8RACTU 0402 0.1 10 AVIN FILT CL05A10MP5NUNC 0402 10 10 PVIN Samsung

**Table 7. Recommended Input Capacitors** 

### 5.4 Dynamic Voltage Scaling (DVS)

The ISL91211A and ISL91211B has several options to achieve Dynamic Voltage Scaling (DVS). Each buck controller has four independently programmable voltage settings that can set the output voltage. The settings are DVS0, DVS1, DVS2, and DVS3. By changing the DVS number selected, the corresponding output voltage is selected. The two methods to select the DVS are:

• **Method 1)** Use internal registers to select DVS by writing to the BUCKx\_DVSSELECT[1:0] bits in the BUCKx DVSSEL register for each respective buck using SPI or I<sup>2</sup>C.

To use this method, the BUCKx\_DVSCTRL[0] bit has to be set to "0x0" for the corresponding buck. The BUCKx\_DVSSELECT[1:0] setting allows you to switch between the four different DVS settings, each of which corresponds to a set of DVS registers holding the DVS information.

For example, DVS0 corresponds to BUCKx\_DVS0VOUT92[7:0] and BUCKx\_DVS0VOUT10[1:0]. The two register values combined represent the complete 10-bit DAC code for DVS0.

	BUCKx_DVSCTRL[0]
0x0	Use BUCKx_DVSSELECT[1:0] to select active DVS configuration
0x1	Use DVS pin(s) to control DVS selection

**Table 8. DVS Method Selection** 

**Table 9. DVS Pointers** 

BUCKx_DVSSELECT[1:0]	Active DVS for BUCKx
0x0	DVS0
0x1	DVS1
0x2	DVS2
0x3	DVS3

Each output voltage is set writing a 10-bit word to DVS Configuration 1 (BUCKx\_DVS0CFG1 register) and DVS Configuration 0 (BUCKx\_DVS0CFG0 register) in each buck. Configuration 1 holds the most significant eight bits and Configuration 0 holds the last two bits of the 10-bit word. The output voltage does not change until the LSB register has been written. Table 10 on page 23 shows the relationship between the DVS word and VOUT.



Table 10	40 DH DVC	Codo to	Valtage	Translation
Table 10.	10-Bit DV5	Code to	voitage	Translation

FBDIV	1.0	0.8	0.6
DAC [9:0]	V <sub>OUT</sub> (V)	V <sub>OUT</sub> (V)	V <sub>OUT</sub> (V)
0x000	0.0000	0.0000	0.0000
0x001	0.0012	0.0015	0.0020
0x200	0.6173	0.7716	1.0288
0x201	0.6185	0.7731	1.0308
0x3E5	1.199	1.4988	1.9983

• **Method 2)** - Use the GPIO/MPIO pins to configure DVS. There are five variations depending on the IO\_PINMODE register setting. See <u>Table 2 on page 9</u> for information about the variations.

**Note:** To use DVS with the GPIO/MPIO pins, IO\_PINMODE must be OTP programmed before a startup boot sequence is initiated. On-the-fly programming is not recommended for the following configurations.

(i) IO PINMODE = 0x3: SPI with multiple buck DVS pins.

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1	GPIO2
SCK	SS_B	MOSI	MISO	DVS_A	DVS_B	DVS_C

BUCKx\_DVSPIN\_CFG[1:0] bits in BUCKx\_SHUTDN\_DLY registers maps the particular buck DVS to DVS\_x GPIO pin. Same pin can be used to control DVS for all buck controllers. See <u>Table 11</u> for more information. BUCKx\_DVSCTRL[0] should be OTP programmed high before the startup sequence. The active DVS follows the DVS x pin logic for the respective buck. See <u>Table 11</u> for more information.

Table 11.

BUCKx_DVSPIN_CFG[1:0]	Function		
0x0	DVS_A pin	Active DVS for BUCKx	
	0	DVS0	
	1	DVS1	
0x1	DVS_B pin	Active DVS for BUCKx	
	0	DVS0	
	1	DVS1	
0x2	DVS_C pin	Active DVS for BUCKx	
	0	DVS0	
	1	DVS1	
0x3	BUCKx DVS0 pointer follows I2C/SPI programmed register setting.		

(ii) IO\_PINMODE = 0x4: I<sup>2</sup>C with Global DVS and PGOOD pins

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
DVS_PIN1	DVS_PIN0	PGOOD1	PGOOD2	I2C_CLK	I2C_SDA



The BUCKx\_DVSPIN\_CTRL[1:0] bits in the BUCKx\_DVSCFG register in combination with the DVS\_PIN1 and DVS\_PIN2 set the active DVS for the respective BUCK. See <u>Table 12</u> for more information. BUCKx\_DVSCTRL[0] should be OTP programmed high before the startup sequence.

Table 12. Global DVS Pin Logic

BUCKx_DVSPIN_CTRL[1:0]	DVS_PIN1	DVS_PIN0	Active DVS
0x0	Х	Х	DVS0
0x1	Х	0	DVS0
	X	1	DVS1
0x2	0	Х	DVS0
	1	Х	DVS2
0x3	0	0	DVS0
	0	1	DVS1
	1	0	DVS2
	1	1	DVS3

Note: The 'X' in indicates that either a 0 or 1 is acceptable.

(iii) IO PINMODE = 0x5: I<sup>2</sup>C with 2 DVS pins for Buck1 and 2 DVS pins for Buck2

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
BUCK1_DVS0	BUCK1_DVS1	BUCK2_DVS0	BUCK2_DVS1	I2C_CLK	I2C_SDA

The active DVS is selected based on the combined BUCKx\_DVS0 and BUCKx\_DVS1 input pin logic. See <u>Table 13</u> for more information. BUCKx\_DVSCTRL[0] should be OTP programmed high before the startup sequence.

Table 13. Active DVS for 2 DVS Pins Configuration

BUCKx_DVS1	BUCKx_DVS0	Active DVS for BUCKx
0	0	DVS0
0	1	DVS1
1	0	DVS2
1	1	DVS3

(iv) IO\_PINMODE = 0x6: I<sup>2</sup>C with full 2 pin DVS control for Buck1 and 1 pin DVS control for Buck2 and Buck3.

MPIO0 MPIO1		MPIO2	MPIO3	GPIO0	GPIO1	
BUCK1_DVS0	BUCK1_DVS1	BUCK2_DVS0	BUCK3_DVS0	I2C_CLK	I2C_SDA	

BUCKx\_DVSCTRL[0] should be OTP programmed high before the startup sequence. BUCK1\_DVS0 and BUCK1\_DVS0 follow the same active DVS table as in IO\_PINMODE = 0x5. See <u>Table 13</u> for more information.

Table 14. Active DVS for 1 DVS pin configuration

BUCKx_DVS1	BUCKx_DVS0	Active DVS for BUCKx			
0	0	DVS0			
0	1	DVS1			



(v) IO PINMODE = 0x7:  $I^2C$  with 1 pin DVS control for each buck.

MPIO0	MPIO0 MPIO1		MPIO3	GPIO0	GPIO1	
BUCK1_DVS0	BUCK2_DVS0	BUCK3_DVS0	BUCK4_DVS0	I2C_CLK	I2C_SDA	

BUCKx\_DVSCTRL[0] should be OTP programmed high before the startup sequence. BUCKx\_DVS0 follows the same active DVS table for 1 DVS pin configuration as in IO\_PINMODE = 0x6. See <u>Table 14 on page 24</u> for more information.

#### 5.5 Configuring DVS Speed

#### 5.5.1 Power-Up and Shutdown Slew Rate Setting

The BUCKx\_RSPPUP[2:0] bits in the BUCKx\_RSPCFG0 register set the slew rates (DVS speed) in BUCKx only during  $V_{OUTx}$  power-up. Similarly, the BUCKx\_RSPPDN[2:0] bits in the BUCKx\_RSPCFG0 register set the slew rates in BUCKx during normal  $V_{OUTx}$  shutdown. The achievable slew rates vary with different FBDIV settings (factory OTP programmed). For more details, see Register "BUCK1\_RSPCFG0" on page 49.

#### 5.5.2 DVS Transition Slew Rate Setting

The BUCKx\_RSPUP[2:0] and BUCKx\_RSPDN[2:0] bits in the BUCKx\_RSPCFG1 register set the slew rates (DVS speed) in BUCKx during normal DVS transition. The achievable slew rates vary with different FBDIV settings (factory OTP programmed). For more details, see Register <u>"BUCK1\_RSPCFG1" on page 48.</u>

#### 5.6 Output Voltage Setting

Each output voltage is set by writing a 10-bit word to DVS Configuration 1 (BUCKx\_DVS0CFG1 register) and DVS Configuration 0 (BUCKx\_DVS0CFG0 register) in each buck. Configuration 1 holds the MSB and Configuration 0 holds the last two bits of the 10-bit word. The output voltage does not change until the LSB register is written. "BUCK1\_DVS0CFG1" on page 46 shows the relationship between the DVS word and  $V_{OUT}$ .

#### 5.7 Power Sequencing

When the master chip Enable (EN) pin is brought above an NMOS threshold, the ISL91211A and ISL91211B powers up its key biasing circuits, loads the OTP configuration registers, and performs one of the following actions based on the preprogrammed OTP setting:

#### • Manual buck start-up:

Program the internal IO\_BUCKx\_EN bits to "1" from  $I^2$ C/SPI to enable the respective buck. When IO\_PINMODE = 0x1, the EN\_A, EN\_B and EN\_C pins can also be used to enable the respective bucks. If using this pin mode, the internal IO\_BUCKx\_EN bits should be set high in OTP. The slew rate of each buck during its soft-start is specified by the BUCKx\_RSPPUP[2:0] bits.

**Note:** The programmable delay (0ms to 63ms) using BUCKx\_EN\_DLY[5:0] is not used for Manual Buck startup.

#### • Auto buck start-up from master chip enable pin:

Run a predetermined startup sequence for the buck outputs as soon as BOOT is complete. The slew rate of each buck during its soft-start is specified in BUCKx\_RSPPUP[2:0].

<u>Figure 36 on page 26</u> provides an example of power-up configurability. The master chip enable pin (EN) transitions from 0 to 1 and OTP is loaded over 1.4ms. After the initial 1.4ms boot interval, the buck output start-up sequence begins. In the <u>Figure 36</u> example, BUCK1\_EN\_DLY is set for 0ms, BUCK2\_EN\_DLY is set for 1ms, BUCK3\_EN\_DLY is set for 2ms, and BUCK4\_EN\_DLY is set for 3ms.






Figure 36. Master Chip Enable Power-Up Example

The buck outputs can also be programmed to execute a controlled shutdown in two ways:

#### • Manual buck power-down:

Program the internal IO\_BUCKx\_EN bit to "0" through I<sup>2</sup>C/SPI or lower the Buck Enable pin (EN\_A, EN\_B and EN\_C when IO\_PINMODE = 0x1). The manual method can be used to power down a specific buck (with a controlled slew rate) while keeping the rest of the chip alive.

**Note:** The programmable (0ms to 63ms) delay from BUCKx\_SHUTDN\_DLY[5:0] is not used for manual buck power-down.

#### • Auto Buck power-down from master chip enable pin:

When the master chip Enable pin (EN) is brought below the falling threshold of the comparator, the Bucks are ramped down at a controlled rate using preprogrammed delays. The bias circuits then power down, forcing the chip into shutdown. The slew rate of each buck during its power-down (down to  $\sim 250 \text{mV}$ ) is specified in BUCKx\_RSPPDN[2:0].

<u>Figure 37</u> provides an example of power-down configurability. The master chip enable pin (EN) transitions from logic 1 to 0. In the <u>Figure 37</u> example, BUCK1\_SHUTDN\_DLY is set for 1ms, BUCK2\_SHUTDN\_DLY is set for 1ms, BUCK3\_SHUTDN\_DLY is set for 1ms, and BUCK4\_SHUTDN\_DLY is set for 1ms.




Figure 37. Auto Chip Power-Down Example



The actual slew rate that each buck ramps down to is specified by the register "BUCKx\_RSPPDN". The default slew rate for each buck discharging during power-down sequence is  $3\text{mV}/\mu\text{s}$ . This slew rate is controlled until the output voltage is  $\sim 250\text{mV}$ . Below 250mV, there are two output voltage decay options:

- Option 1: If the disable event for a buck output is the master chip enable pin (EN) falling below its logic low threshold, then when the output falls below 250mV, the output voltage decay is dictated by the system load passively discharging the buck output capacitance. PULL\_DOWN\_DISCHARGE bit per the BUCK2\_CFG2 register is **not** used in this method.
- Option 2: If the disable event for a buck output is the master chip enable pin (EN) remaining high and the enable register bit (IO\_BUCKx\_EN) transitioning from a logic 1 to a logic 0, then PULL\_DOWN\_DISCHARGE bit per the BUCK2\_CFG2 register is used enabling an internal weak pull down.

Note: The weak pull-down can be disabled (using factory OTP).




Figure 38. Buck Disable Waveform

### 5.8 Watchdog Time (WDOG RST Pin)

The ISL91211A and ISL91211B implement a watchdog function that allows the output voltages to return to a safe OTP default when communication to the processor host is lost. This is determined by monitoring the state of the WDOG\_RST pin. If the pin goes low for greater than t<sub>DEBOUNCE</sub>, the default voltages from OTP are restored.

All four buck(s) respond to the WDOG\_RST Pin. The polarity of the WDOG\_RST pin is programmable to active low.

	Action					
At Boot Up	DVS registers are loaded with values stored in OTP					
After Debounce Time	Restore selected output voltages to their original values stored in OTP (DVS0), and slew the buck outputs to that voltage					

Table 15. WDOG\_RST Function

Total recovery time for the buck is the sum of the t<sub>SLEW</sub> and t<sub>DEBOUNCE</sub>. WDOG\_RST pin resets ISL91211A and ISL91211B buck outputs to the target voltage set by DVS0, which resides in the BUCKx\_DVS0CFG1 and BUCKx\_DVS0CFG0 registers.

 $t_{\rm SLEW}$  is determined by the default output voltage divided by  $3 \text{mV/}\mu\text{s}$ , while  $t_{\text{DEBOUNCE}}$  is set at 10ms.






Figure 39. Watchdog Timer Example Case

#### 5.9 Interrupt Pin

The ISL91211A and ISL91211B can alert the host when a warning or a fault has occurred through an IRQ interrupt request signal with configurable masking options that is connected to a configurable interrupt (INT) pin. The interrupt pin can be programmed to be active high, active low, an open drain, or a CMOS output.




Figure 40. Interrupt Tree

# 6. Protection Features (FAULTS)

The ISL91211A and ISL91211B have overcurrent, overvoltage, undervoltage, and over-temperature protection features.

#### 6.1 Over-Temperature Protection

The ISL91211A and ISL91211B provide protection against over-temperature conditions. The over-temperature protection circuit continuously monitors the chip's die temperature and raises a fault when the temperature exceeds +150°C. When the over-temperature fault occurs, all the buck converters, by default, shutdown and then are re-enabled when the OT fault deasserts. Hysteresis enables the circuit to clear the fault when the temperature is below a predefined safe temperature. Hysteresis is hard coded as the difference between +95°C and +150°C.

#### 6.2 Overcurrent Protection Mode

The overcurrent protection block has a current comparator that compares the load current through the high-side power FET with the reference current level through a replica device. After RC delay filtering and/or cycle detection filtering, the output of the overcurrent protection block goes to the fault detection block, which makes the decision to disable the buck and latch the power-stage into high impedance mode. The digital core periodically re-enables the buck to detect if the fault has cleared.

### 6.3 Overvoltage (OV)/Undervoltage (UV) Protection

The ISL91211A and ISL91211B protect against output overvoltage and undervoltage fault conditions. The OV/UV protection circuitry has low power comparators configured with differential input and single-ended outputs capable of working over a large common-mode input range. This comparator is used to monitor the output voltage in both DCM and CCM for faults.

By default, when an OV is triggered, the buck converter crowbars the output by turning on the low-side NMOS for a duration of  $32\mu s$  to  $64\mu s$ . After that the buck shuts down and exits crowbar. The buck tries to start up and if the fault condition still exists, the buck reacts to OV again until the fault is removed. When an UV event is triggered, the buck converter shuts down and restarts up until the fault is cleared. The UV/OV threshold is a configurable window around the  $V_{OUT}$  DAC target. The default setting is  $\pm 250 mV$ .



# 7. Serial Communication Interface

ISL91211A and ISL91211B have two serial interface protocols to read/write the registers.

- SPI
- I<sup>2</sup>C




Figure 41. SPI/I<sup>2</sup>C Interface

The arbitration of the register access bus (between SPI and  $I^2C$ ) is determined by the register IO\_PINMODE and the MPIO1 pin as shown in <u>Table 16</u>:

Table 16. SPI/I<sup>2</sup>C Register Access

Register IO_PINMODE	MPIO_1 Pin (SS_B)	Register Access			
0	0	SPI (Read/Write Access (Note 10)			
	1	I <sup>2</sup> C ( <u>Note 11</u> )			

#### Notes:

10. When the device is configured for SPI access, I<sup>2</sup>C should not be addressed with the device ID.

11. When the device is configured for I<sup>2</sup>C access, in PINMODE 0, SS B line must be held high.

After switching from SPI to I<sup>2</sup>C or vice versa, there is a minimum of 50ns wait time required before starting a transaction.

#### 7.1 The SPI Interface


The SPI interface is a general spec 4-wire slave interface capable of operating at a clock speed of up to 26MHz. It is based on byte transfers.



#### 7.1.1 SPI Data Protocol

Both Read and Write SPI transactions begin when SS B goes low and end when SS B goes high.

Write Operation: To write to ISL91211A and ISL91211B, the master (controller) needs to drive SS\_B low and then send the Control Byte, followed by register address, packet length (if IO SPIMODE = 1), Data bytes to be written, and finally drive SS B high to terminate the transaction as shown below. The MSB of the Control byte is the R/W bit, which needs to be set to 'write' operation (see IO SPIRWPOL). Bit 6, AI indicates if it is going to be a single byte write operation or a multibyte write. Bits 1 and 0 of the Control byte, indicate the page number of the register location desired to be written (MSBs of the register address). The register address byte is the 8-bit address of the register within the page specified by Page[1:0] bits. If IO SPIMODE = 1, the register address needs to be followed by 8-bit packet length, which indicates the number of bytes to be written. Following the packet length field, the master needs to send the data bytes. When all eight bits of data are received, they get written to the specified register address and ISL91211A and ISL91211B increment the register address. If it is a single byte transaction, (AI = 0 or Packet length = 1), then ISL91211A and ISL91211B go into wait state and wait for SS B to go high. If it is a multibyte transaction with IO SPIMODE = 1, then ISL91211A and ISL91211B write the subsequently received data bytes to sequentially incrementing addresses until the number of bytes, as specified by 'packet length', are received and then go into wait state and wait for SS\_B to go high. For multibyte transactions with IO\_SPIMODE = 0 and AI = 1, ISL91211A and ISL91211B keep writing the subsequently received data bytes to sequentially incrementing addresses until SS\_B goes high. If SS B goes high in the middle of a transaction, the transaction is terminated. All the data bytes, whose all eight bits are received, get written.



\* Only present when IO\_SPIMODE = 1

Figure 42. SPI Write Transaction with IO\_SPIMODE = 1; IO\_SPICPOL = 0; IO\_SPICPHA = 0

Read Operation: To read from ISL91211A and ISL91211B, the master (controller) needs to drive SS B low and then send the Control Byte, followed by register address, packet length (if IO SPIMODE = 1). The ISL91211A and ISL91211B then send the data bytes from the requested registers and finally the master drives SS B high to terminate the transaction. The MSB of the Control byte is the R/W bit that needs to be set to 'read' operation (see IO SPIRWPOL). Bit 6, AI indicate if it is going to be a single byte read operation or a multibyte read. Bits 1 and 0 of the Control byte indicate the page number of the register location desired to be read (MSBs of the register address). Register address byte is the 8-bit address of the register within the page specified by Page[1:0] bits. IF IO\_SPIMODE = 1, the register address needs to be followed by an 8-bit packet length, which indicates the number of bytes to be written. Following the packet length field, ISL91211A and ISL91211B send the data from the requested register. When all eight bits of data from the requested register address are sent, ISL91211A and ISL91211B increment the register address. If it is a single byte transaction, (AI = 0 or Packet length = 1), then ISL91211A and ISL91211B go into wait state and wait for SS\_B to go high. If it's a multibyte transaction with IO SPIMODE = 1, then ISL91211A and ISL91211B send the data bytes from sequentially incrementing addresses until the number of bytes as specified by 'packet length' are sent and then go into wait state and wait for SS B to go high. For multibyte transactions with IO SPIMODE = 0 and AI = 1, ISL91211A and ISL91211B keep sending data bytes from sequentially incrementing addresses until SS B goes high. **Note:** The MISO pin is pulled low while SS B is high.






Figure 43. SPI Read Transaction with IO\_SPIMODE = 1; IO\_SPICPOL = 0; IO\_SPICPHA = 0

R/W	Read/Write Bit Indicating Read or Write Operation			
Al	Auto Increment. 1 indicates multi byte transfer, 0 indicates single byte transfer			
Page 2-bit page address of the register to be written/read.				
Address 8-bit register address of the register to be written/read				
Packet Length 8-bit packet length indicating number of data bytes to be transferred. Overrides AI when IO_SPIMODE				
Read Datan Data in the register at address, Address [7:0] + n				
Write Datan Data to be written to the register at address, Address [7:0] + n				

#### 7.1.2 SPI Configuration

The following register bits configure the SPI operation:

- IO\_SPICPOL: SPI clock polarity, ISL91211A and ISL91211B are configured as active high, IO\_SPICPOL = 0
- IO\_SPICPHA: SPI clock phase, ISL91211A and ISL91211B sample data on rising edge of SPI clock, IO\_SPICPHA = 0

The four possible modes of clocking are shown in Figure 44.




Figure 44. Four Possible Clocking Modes

• IO SPIRWPOL: R/W bit polarity, ISL91211A and ISL91211B SPI RWPOL is set to 0, 1: Read, 0: Write.

SPI_RWPOL	R/W	Operation
0	0	Write
0	1	Read

• IO\_SPIMODE: Packet length enable, ISL91211A and ISL91211B use packet length mode by default, meaning the third data byte from master is the packet length and indicates the total number of data words to be sent/received in a burst transaction.

#### 7.1.3 SPI Timing

<u>Figure 45</u> shows SPI timing for IO\_SPICPOL = 0; IO\_SPICPHA = 0. The timing values in <u>Table 17</u> hold true for other values of IO\_SPICPOL, IO\_SPICHPA as well.

Parameter	Symbol	Min	Тур	Max	Unit
Clock Period	t <sub>1</sub>	38.4			ns
Enable Lead Time	t <sub>2</sub>	12			ns
Enable Lag Time	t <sub>3</sub>	12			ns
Clock High or Low Time	t <sub>4</sub>	15			ns
Data Setup Time (Input)	t <sub>5</sub>	12			ns
Data Hold Time (Input)	t <sub>6</sub>	10			ns
Time MISO is Stable before the Next Rising Edge of CLK	t <sub>7</sub>	5			ns
Data Held after Clock Edge (Output)	t <sub>8</sub>	5			ns
Load Capacitance	CL			10	pF

**Table 17. Timing Values** 




Figure 45. SPI Timing for IO\_SPICPHA = 0, IO\_SPICPOL = 0

#### 7.2 The I<sup>2</sup>C Interface

I<sup>2</sup>C interface is a simple, bidirectional 2-wire bus protocol, consisting of serial clock control (SCL/I2C\_CLK) and serial data signal (SDA/I2C\_SDA). ISL91211A and ISL91211B host a slave I<sup>2</sup>C interface that supports data speeds up to 3.4Mbps. SCL is an input to ISL91211A and ISL91211B and is supplied by the controller, whereas SDA is bidirectional. ISL91211A and ISL91211B have an open-drain output to transmit data on SDA. An external pull-up resistor must be placed on the serial data line to pull the drain output high during data transmission.

ISL91211A and ISL91211B use a 7-bit hardware address scheme. The default address is set to 0x1E by a onetime programmable fuse.



## 7.2.1 I<sup>2</sup>C Bus Operation

The chip supports 7-bit addressing. The ISL91211A and ISL91211B I<sup>2</sup>C device address is reconfigurable through the OTP.

All communication over the I<sup>2</sup>C interface is conducted by sending the MSB of each byte of data first. Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 50 on page 35).

All I<sup>2</sup>C interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDA while SCL is HIGH. The ISL91211A and ISL91211B continuously monitor the SDA and SCL lines for the START condition and do not respond to any command until this condition is met. All I<sup>2</sup>C interface operations must be terminated by a STOP condition, which is a LOW-to-HIGH transition of SDA while SCL is HIGH.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (Figure 50 on page 35). The ISL91211A and ISL91211B respond with an ACK after recognition of a START condition, followed by a valid Identification (a.k.a. I<sup>2</sup>C Address) Byte. The ISL91211A and ISL91211B also respond with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

Write Operation: A Write operation requires a START condition, followed by an ISL91211A and ISL91211B I<sup>2</sup>C Address byte with the R/W bit set to 0, a Register Address Byte, Data Bytes, and a STOP condition. After each byte, the ISL91211A and ISL91211B respond with an ACK. After every data byte ISL91211A and ISL91211B auto increment the register address so subsequent data bytes get written to sequentially incremental register locations. A STOP condition that terminates the write operation, must be sent by the master after sending at least one full data byte and its associated ACK signal. If a STOP byte is issued in the middle of a data byte, then the write is not performed.

**Read Operation:** A Read operation consists of a three-byte "dummy write" instruction to send the register address to begin reading from, followed by a Current Address Read operation. The master initiates the operation, issuing the following sequence: a START condition, followed by an ISL91211A and ISL91211B I<sup>2</sup>C Address byte with the R/W bit set to "0", a Register Address Byte, a second START, and a second ISL91211A and ISL91211B I<sup>2</sup>C Address byte with the R/W bit set to "1". After each of the three bytes, the ISL91211A and ISL91211B respond with an ACK. The ISL91211A and ISL91211B then transmit Data Bytes. The master terminates the Read operation from the ISL91211A and ISL91211B by issuing a STOP condition following the last bit of the last data byte. After every data byte, ISL91211A and ISL91211B auto increment the register address so subsequent data bytes are sent from sequentially incremental register locations.




Figure 46. 1-Byte Write to Register M






Figure 47. L-Byte Sequential Data Write Starting Register M




Figure 48. 1-Byte Data Read From Register M




Figure 49. L-Byte Sequential Data Read Starting Register M

# 7.2.2 I<sup>2</sup>C Timing

The timing specifications of the I<sup>2</sup>C I/O from the I<sup>2</sup>C spec are shown in <u>Figure 50</u> and <u>Table 18</u> below. The I<sup>2</sup>C controller provides a slave I<sup>2</sup>C transceiver capable of interpreting I<sup>2</sup>C protocol in Standard, Fast, Fast+, and High Speed modes.




Figure 50. I<sup>2</sup>C Timing



**Table 18. Timing Specifications** 

	Stan			Standard Mode Fast Mode			Fast Mode Plus			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Clock frequency	f <sub>SCL</sub>	0	100	0	400	0	1000	0	3400	kHz
Hold Time (repeated) START Condition. (After this period, the first clock pulse is generated.)	t <sub>HD</sub> ;STA	4000		600		260		160		ns
LOW Period of the SCL Clock	t <sub>LOW</sub>	4700		1300		500		160		ns
HIGH Period of the SCL Clock	tHIGH	4000		600		260		60		ns
Set-Up Time for a Repeated START Condition	t <sub>SU;STA</sub>	4700		600		260		160		ns
Data Hold Time	t <sub>HD;DAT</sub>	15		15		15		15	70	ns
Data Set-Up Time	t <sub>SU;DAT</sub>	250		100		50		10		ns
Rise Time of SCL	t <sub>rCL</sub>		1000		300		120		40	ns
Fall Time of SCL	t <sub>fCL</sub>		300		300		120		40	ns
Rise Time of SDA	t <sub>rDA</sub>		1000		300		120		80	ns
Fall Time of SDA	t <sub>fDA</sub>		300		300		120		80	ns
Set-Up Time for STOP Condition	tsu;sto	4000		600		260		160		ns
Bus Free Time between a STOP and START Condition	t <sub>BUF</sub>	4700		1300		500				ns
Capacitive Load for each Bus Line	C <sub>b</sub>		400		400		400		100	pF
Output Fall Time from VIHmin to VILmax	t <sub>of</sub>		250[5]	20 × (V <sub>DD</sub> /5.5V)[6]	250[5]	20 × (V <sub>DD</sub> /5.5V)[6]	120[7]	10 ( <u>Note 13</u> )	80	ns
Pulse Width of Spikes Suppressed by the Input Filter	t <sub>SP</sub>			0	50	0	50	0	10	ns

#### Notes:

<sup>12.</sup> Only valid for V<sub>DD</sub> < 4V.</li>
13. Only valid for V<sub>DD</sub> < 1.9V.</li>
14. V<sub>DD</sub> is the pull-up source to the I<sup>2</sup>C lines (GPIO0, GPIO1).

## 8. Board Layout Recommendations

The ISL91211A and ISL91211B are 4-channel PMICs consisting of high frequency switching regulators with dual and single phase capability and the PCB layout is a very important design practice to ensure satisfactory performance. The power loop is composed of the output inductor L, the output capacitor  $C_{OUT}$ , the SW pin, and the PGND pin. It is important to make the power loop as small as possible and the connecting traces among them should be direct, short, and wide. The same practice should be applied to connections at the PVIN, the input capacitor should be placed as close as possible to PVIN and PGND pins of the corresponding power stage.

The switching node of the converter, the SW pin, and the traces connected to this node are very noisy, so keep the remote sense lines and other noise sensitive traces away from these traces. Keep the trace connecting between the SW pin and the inductor short and wide, use multiple copper planes in parallel with sufficient vias in between to maximize thermal performance and efficiency. It is recommended to only descend one layer for the phase traces to reduce the effective path to the inductor. Also, ensure the length and width of each inductor trace and number of vias used match resistances to help ensure proper current matching, when using the dual phase configuration in ISL91211A.

The ground of the input and output capacitors should be connected as close as possible. Use as much ground plane as possible underneath ISL91211A and ISL91211B to support high current flow, create a low impedance path for return current between the ISL91211A and ISL91211B, and the load. Use solid ground plane as much as possible, it helps isolate SW node traces and high-speed clock signals from interfering with remote sense lines in adjacent layers, and is helpful for good EMI performance.

Place an AVIN filter capacitor as close as possible to ISL91211A and ISL91211B but away from noise sources, and always reference the GND pad of the decoupling capacitor to a quiet GND plane. The AVIN and AGND pins of ISL91211A and ISL91211B should reference to a copper plane.

Do not use plated through-holes when passing the WLCSP pins to lower layers. It is recommended to use microvias that are staggered if they require to pass down multiple layers.

VOUT and RTN lines are used to sense the output voltage and should be routed directly to the load. Connecting the RTN line to ground away from the load causes a ground error in the output voltage load regulation due to parasitic ground resistance. Also, keep these traces away from switching nodes, which could be phase nodes or high-speed digital signals. The use of small low inductance (ESL) capacitors at the load improves noise immunity and transient response to the ISL91211A and ISL91211B.




Figure 51. Recommended PCB Layout Top Layer




Figure 52. Recommended PCB Layout Second Layer




Figure 53. Recommended PCB Layout Bottom Layer

### 8.1 PCB Layout Summary

- Place input capacitors as close as possible to their respective PVIN and PGND pins.
- Route phase nodes with short, wide traces, and avoid any sensitive nodes.
- Route VOUT and RTN lines directly to the load using small, low inductance (ESL) capacitors at the load for bypassing.
- Output capacitors should be close to the inductors and have low impedance path to the PGND pins.
- Keep digital and phase nodes from intersecting AVIN\_FILT, VOUT, and RTN lines.
- Create a PGND plane on the 2nd layer of the PCB below the power components and bumps carrying high switching currents.



# 8.2 PCB Design for WLCSP Recommendations

Table 19. PCB Design for WLCSP Recommendations

Design Feature	Design Specification				
Cu Pad Diameter	0.4mm pitch: 0.215 ±0.012mm				
Microvia Structure All microvias should be copper filled.					
Microvia Stacking	Avoid microvia stacking if possible. Use staggered vias instead. If microvia stacking is absolutely necessary for the layout, the maximum number of recommended via stacks is two.				
Plated Through-Hole (PTH) Location	No PTH should be placed under the CSP bump pads. Microvias and trace routing should be used to fan the PTH away from the CSP bump array.				

#### **Register Address Map** 9.

Address	Register	Address	Register	Address	Register
0x01	IO_CHIPNAME	0x55	BUCK1_RSPCFG0	0x80	BUCK3_DVS2CFG1
0x13	FLT_RECORDTEMP	0x56	BUCK1_EN_DLY	0x81	BUCK3_DVS2CFG0
0x14	FLT_RECORDBUCK1	0x57	BUCK1_SHUTDN_DLY	0x82	BUCK3_DVS3CFG1
0x15	FLT_RECORDBUCK2	0x58	BUCK2_EA2	0x83	BUCK3_DVS3CFG0
0x16	FLT_RECORDBUCK3	0x5B	BUCK2_DCM	0x87	BUCK3_DVSSEL
0x17	FLT_RECORDBUCK4	0x5C	BUCK2_CFG3	0x88	BUCK3_RSPCFG1
0x23	IO_SPICFG	0x5D	BUCK2_CFG2	0x89	BUCK3_RSPCFG0
0x24	IO_MODECTRL	0x62	BUCK2_DVS0CFG1	0x8A	BUCK3_EN_DLY
0x32	FLT_MASKTEMP	0x63	BUCK2_DVS0CFG0	0x8B	BUCK3_SHUTDN_DLY
0x33	FLT_MASKBUCK1	0x64	BUCK2_DVS1CFG1	0x8C	BUCK4_EA2
0x34	FLT_MASKBUCK2	0x65	BUCK2_DVS1CFG0	0x8F	BUCK4_DCM
0x35	FLT_MASKBUCK3	0x66	BUCK2_DVS2CFG1	0x90	BUCK4_CFG3
0x36	FLT_MASKBUCK4	0x67	BUCK2_DVS2CFG0	0x96	BUCK4_DVS0CFG1
0x3B	BUCK1_EA2	0x68	BUCK2_DVS3CFG1	0x97	BUCK4_DVS0CFG0
0x3E	BUCK1_DCM	0x69	BUCK2_DVS3CFG0	0x98	BUCK4_DVS1CFG1
0x3F	BUCK1_CFG3	0x6D	BUCK2_DVSSEL	0x99	BUCK4_DVS1CFG0
0x46	BUCK1_PHADD	0x6E	BUCK2_RSPCFG1	0x9A	BUCK4_DVS2CFG1
0x48	BUCK1_DVS0CFG1	0x6F	BUCK2_RSPCFG0	0x9B	BUCK4_DVS2CFG0
0x49	BUCK1_DVS0CFG0	0x70	BUCK2_EN_DLY	0x9C	BUCK4_DVS3CFG1
0x4A	BUCK1_DVS1CFG1	0x71	BUCK2_SHUTDN_DLY	0x9D	BUCK4_DVS3CFG0
0x4B	BUCK1_DVS1CFG0	0x72	BUCK3_EA2	0xA1	BUCK4_DVSSEL
0x4C	BUCK1_DVS2CFG1	0x75	BUCK3_DCM	0xA2	BUCK4_RSPCFG1
0x4D	BUCK1_DVS2CFG0	0x76	BUCK3_CFG3	0xA3	BUCK4_RSPCFG0
0x4E	BUCK1_DVS3CFG1	0x7C	BUCK3_DVS0CFG1	0xA4	BUCK4_EN_DLY
0x4F	BUCK1_DVS3CFG0	0x7D	BUCK3_DVS0CFG0	0xA5	BUCK4_SHUTDN_DLY
0x53	BUCK1_DVSSEL	0x7E	BUCK3_DVS1CFG1		
0x54	BUCK1_RSPCFG1	0x7F	BUCK3_DVS1CFG0		

IMPORTANT: The registers not listed in the register map and the RESERVED bits are reserved for factory use only. Changing these registers/bits can result in unexpected operation.

# 10. Register Description by Address

Address	Bit	Name	R/W	Default	Description		
IO_CHIPNA	ME	•					
0x01	7:0	IO_CHIPNAME	R	0x03			
					Chip Name		
					0x03   ISL91211A and ISL91211B		
FLT_RECOF	RDTEM	P					
0x13	7	FLT_BOOT	R	0x0	POOT O		
					BOOT Occurred		
					Read only, cleared when read  0x0 No boot process has occurred.		
					<u>'</u>		
					0x1 Boot process has occurred, OTP read is finished.		
	6:2	RSVD	R	0x0	Reserved		
	1	FLT_TEMPSDR	R	0x0	Over-Temperature (OT) Shutdown (Rising Threshold)		
					Read only, cleared when read		
					0x0 No fault, less than threshold.		
					0x1 Fault, greater than threshold.		
					T dati, groater than three note.		
	0	FLT_TEMPSDF	R	0x0	Over-Temperature (OT) Shutdown (Falling Threshold)		
					Read only, cleared when read		
					0x0 No fault, less than threshold.		
					0x1 Fault, greater than threshold.		
					Ţ		
FLT_RECOR		1		1 1			
0x14	7	RSVD	R	0x0	Reserved		
	6	FLT_BUCK1_OC	R	0x0	Overcurrent (OC) for BUCK1		
					Read only, cleared when read		
					0x0 No fault, less than threshold.		
					0x1 Fault, greater than threshold.		
		51.5.5110144.014					
	5	FLT_BUCK1_OV	R	0x0	Overvoltage (OV)		
					Read only, cleared when read		
					0x0 No fault, less than threshold.		
					0x1 Fault, greater than threshold.		
	4	FLT_BUCK1_UV	R	0x0			
	4	I LI_BOCKI_OV		UXU	Undervoltage (UV)		
					Read only, cleared when read		
					0x0 No fault, less then threshold.		
					0x1 Fault, greater than threshold.		
	2.0	DC//D	-	0.:0			
	3:0	RSVD	R	0x0	Reserved		

Address	Bit	Name	R/W	Default	Description
FLT_RECO	RDBUC	K2		•	
0x15	7	RSVD	R	0x0	See <u>"FLT_RECORDBUCK1"</u>
	6	FLT_BUCK2_OC	R	0x0	
	5	FLT_BUCK2_OV	R	0x0	
	4	FLT_BUCK2_UV	R	0x0	
	3:0	RSVD	R	0x0	
FLT_RECO	RDBUC	K3			
0x16	7	RSVD	R	0x0	See <u>"FLT_RECORDBUCK1"</u>
	6	FLT_BUCK3_OC	R	0x0	
	5	FLT_BUCK3_OV	R	0x0	
	4	FLT_BUCK3_UV	R	0x0	
	3:0	RSVD	R	0x0	
FLT_RECO	RDBUC	K4			
0x17	7	RSVD	R	0x0	See <u>"FLT_RECORDBUCK1"</u>
	6	FLT_BUCK4_OC	R	0x0	
	5	FLT_BUCK4_OV	R	0x0	
	4	FLT_BUCK4_UV	R	0x0	
	3:0	RSVD	R	0x0	
IO_SPICFG					
0x23	7:5	RSVD	R	0x0	Reserved
	4	IO_IRQ_CMOS	R/W	0x0	IRQ Type
					0x0 OD Output
					0x1 CMOS Output
	3	IO_IRQ_INVERT	R/W	0x1	IRQ Polarity
					0x0 Active High
					0x1 Active Low
	2:1	RSVD	R	0x0	Reserved
	0	RSVD	R	0x1	Reserved

Address	Bit	Name	R/W	Default	Description
IO_MODEC.	TRL				
0x24	7	IO_BUCK1_EN	R/W	0x1	
					Enable for BUCK1
					0x0 Buck1 disabled.
					0x1 Buck1 enabled.
	6	IO_BUCK2_EN	R/W	0x1	Enable for BUCK2
					0x0 Buck2 disabled.
					0x1 Buck2 enabled.
					Data Chapted.
	5	IO_BUCK3_EN	R/W	0x1	Enable for BUCK3
					0x0 Buck3 disabled.
					0x1 Buck3 enabled.
	4	IO BUOKA EN	DAA	01	
	4	IO_BUCK4_EN	R/W	0x1	Enable for BUCK4
					0x0 Buck4 disabled.
					0x1 Buck4 enabled.
	3	RSVD	R	0x0	Reserved
	2	IO_ENVPPPULLDOWN	R/W	0x01	Enable for weak Pull-down on EN/VPP Pin
					0x0 Weak pull-down disabled.
					0x1 Weak pull-down enabled.
	1	RSVD	R	0x0	Reserved
	0	RSVD	R	0x1	Reserved
FLT_MASK	ТЕМР				
0x32	7	FLT_MASKBOOT	R/W	0x0	LA LIBOR SIT DOOT
					Mask IRQ for FLT_BOOT
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
	6-2	RSVD	R	0x0	Reserved
	1	FLT_MASKEMPSDR	R/W	0x0	Mask IRQ for FLT_TEMPSDR
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
		ELT MACKTEMPODE	D/M	0.0	
	0	FLT_MASKTEMPSDF	R/W	0x0	Mask IRQ for FLT_TEMPSDF
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
					<u> </u>

Address	Bit	Name	R/W	Default	Description
FLT_MASK	BUCK1				
0x33	7	RSVD	R	0x0	Reserved
	6	FLT_BUCK1_MASKOC	R/W	0x0	
					Mask IRQ for FLT_BUCK1_OC
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
	5	FLT_BUCK1_MASKOV	R/W	0x0	Mask IRQ for FLT_BUCK1_OV
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
		FIT DUOKA MAGKUNA	D 444	00	
	4	FLT_BUCK1_MASKUV	R/W	0x0	Mask IRQ for FLT_BUCK1_UV
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
	3-0	RSVD	R	0x0	Reserved
FLT_MASK	BUCK2				
0x34	7	RSVD	R	0x0	See "FLT_MASKBUCK1"
	6	FLT_BUCK2_MASKOC	R/W	0x0	
	5	FLT_BUCK2_MASKOV	R/W	0x0	
	4	FLT_BUCK2_MASKUV	R/W	0x0	
	3-0	RSVD	R	0x0	
FLT_MASK	виска		1	I	
0x35	7	RSVD	R	0x0	See <u>"FLT_MASKBUCK1"</u>
	6	FLT_BUCK3_MASKOC	R/W	0x0	
	5	FLT_BUCK3_MASKOV	R/W	0x0	
	4	FLT_BUCK3_MASKUV	R/W	0x0	
	3-0	RSVD	R	0x0	
FLT_MASK	BUCK4		•		
0x36	7	RSVD	R	0x0	See <u>"FLT_MASKBUCK1"</u>
	6	FLT_BUCK4_MASKOC	R/W	0x0	
	5	FLT_BUCK4_MASKOV	R/W	0x0	
	4	FLT_BUCK4_MASKUV	R/W	0x0	
	3-0	RSVD	R	0x0	

Address	Bit	Name	R/W	Default		Description		
BUCK1_EA	2							
0x3B	7-6	BUCK1_VOUTFBDIV	R/W	0x0	V <sub>OUT</sub> feedback divider ratio for the control loop. Should only be changed when the Buck is Disabled (BUCK1_EN = 0).			
						Feedback Divider (FBDIV) (%)	V <sub>OUT</sub> Max (V)	
					0x0	100	1.2	
					0x1	80	1.5	
					0x2	60	2.0	
					0x3	Reserved	Reserved	
	5-0	RSVD	R/W	N/A	Reserved. Not Availa	able.		
BUCK1_DC	М			I	I			
0x3E	7:3	Reserved	R	0x0	Reserved			
	2	BUCK1_FCCM	R/W	0x0	Forced Continuous	Conduction Mode		
					0x0	DCM allowed when	load reaches 0A	
				0x1	Always operate in CCM (Continuous Conduction Mode)			
	1:0	Reserved	R/W	0x0	Reserved			
BUCK1_CF		1.000.700		0,10	1.1000.100			
0x3F	7-6	BUCK1_FSEL	ORW	0x2	Buck's steady-state	switching frequency.		
					0x0	2MHz		
					0x1	3MHz		
					0x2	4MHz		
					0x3	Reserved		
	5-1	RSVD	N/A	N/A	Reserved			
	0	RSVD	N/A	N/A	Reserved			
BUCK1_PH	ADD			l				
0x46	7-3	RSVD	N/A	0x0	Reserved. Not Availa	able		
	2	BUCK1_MANUALMODE	ORW	0x0	Automatic Phase A	.dd/Drop Control		
					0x0	Automatic Phase A	dd/Drop	
					0x1	Manual Phase Add/	·	
					Note: This functi	onality is only availab	ole in ISL91211A.	
	1-0	BUCK1_MANUALPH	ORW	0x2	Cata the second	Caratina of the con-	uning Magnet Di	
					Sets the number of Add/Drop Mode	active phases when	using Manual Phase	
					0x1	1-phase mode		
					0x0, 0x2, 0x3	2-phase mode		
						MODE = 0x1) and 2-p PH = 0x0 or 0x2 or 0x	hase mode 3), the part operates in	



Address	Bit	Name	R/W	Default			Descri	otion	
BUCK1_DV	S0CFG	i1		l	I.				
0x48	7-0	BUCK1_DVS0VOUT92	R/W	TRIM for 0.9V	Upper eight bits of a 10-bit DAC[9:0] value to generate V <sub>OUT</sub> for DVS Configuration 0.				rate V <sub>OUT</sub> for
							e programmed ory OTP to 1x,		
					FBDIV	1.0	0.8	0.6	
					DAC	V <sub>OUT</sub> (V)	V <sub>OUT</sub> (V)	V <sub>OUT</sub> (V)	
					0x000	0.0000	0.0000	0.0000	
					0x001	0.0012	0.0015	0.0020	
					0x200	0.6173	0.7716	1.0288	
					0x201	0.6185	0.7731	1.0308	
					0x3E5	1.199	1.4988	1.9983	
BUCK1_DV	S0CFG	i0							
0x49	7-6	BUCK1_DVS0VOUT10	R/W	TRIM	Lowert	we hite of a	10 hit DAC(0:0	] value to genera	ato Vous for
				for 0.9V		onfiguration.	10-bit DAC[9.0	y value to genera	are AOUL IOI
Note: V			Note: V	Note: When DVS Configuration 0 is selected (using pins or					
					registers) any write to BUCK1_DVS0CFG0 causes a DVS ramping to occur.				
					Tamping	y to occur.			
					For det	ails, see <u>"Dy</u>	namic Voltage	Scaling (DVS)"	on page 22.
	5	RSVD	R	0x0	Reserved	1			
	4-1	RSVD	R	0x0	Reserved	i			
	0	RSVD	R	0x0	Reserved	i			
BUCK1_DV	S1CFG	1	I	•					
0x4A	7-0	BUCK1_DVS1VOUT92	R/W	0xBF	See <u>"BUO</u>	CK1_DVS0C	FG1"		
BUCK1_DV	S1CFG	60		•	•				
0x4B	7-6	BUCK1_DVS1VOUT10	R/W	0x3	See <u>"BUO</u>	CK1_DVS0C	FG0"		
	5	RSVD	R	0x0					
	4-1	RSVD	R	0x0					
	0	RSVD	R	0x0					
BUCK1_DV	S2CFG	1		•	•				
0x4C	7-0	BUCK1_DVS2VOUT92	R/W	0x58	See <u>"BUO</u>	CK1_DVS0C	FG1 <u>"</u>		
BUCK1_DV	S2CFG	60							
0x4D	7-6	BUCK1_DVS2VOUT10	R/W	0x0	See <u>"BUO</u>	CK1_DVS0C	FG0"		
	5	RSVD	R	0x0					
	4-1	RSVD	R	0x0					
	0	RSVD	R	0x0					
BUCK1_DV	S3CFG	1		•	•				
0x4E	7-0	BUCK1_DVS3VOUT92	R/W	0x00	See <u>"BUO</u>	CK1_DVS0C	FG1"		

Address	Bit	Name	R/W	Default	Description
BUCK1_DV	S3CFG	0		I.	
0x4F	7-6	BUCK1_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4-1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK1_DV	SSEL		•	•	
0x53	7-3	RSVD	R	0x0	Reserved
	2	BUCK1_DVSCTRL	R/W	0x0	BUCK1 DVS Control  0x0 Use BUCK1_DVSSELECT to select active DVS configuration.
	1-0	BUCK1_DVSSELECT	R/W	0x0	BUCK1 DVS Selection  0x0  Use DVS Configuration 0 in BUCK1_DVS0CFG and BUCK1_DVS0VOUT.  0x1  Use DVS Configuration 1 in BUCK1_DVS1CFG and BUCK1_DVS1VOUT.  0x2  Use DVS Configuration 2 in BUCK1_DVS2CFG and BUCK1_DVS2VOUT.  0x3  Use DVS Configuration 3 in BUCK1_DVS3CFG and BUCK1_DVS3VOUT.  Note: When BUCK1_DVSCTRL = 0x0 any write to the register BUCK1_DVSSEL causes a DVS ramping event to occur.

Address	Bit	Name	R/W	Default		De	scription		
BUCK1_RS	PCFG1								
0x54	7	RSVD	R	0x0	Reserved				
	6-4	BUCK1_RSPUP	R/W	0x7		= 0	/[1:0] = (1.0, 0.8, 0.6)		
							V <sub>OUT</sub> Ramp	Speed mV/µs	
					RSP	FBDIV	Fast	Slow	
					0x0	1.0	12	3	
				0x1	1.0	24	6		
				0x2	1.0	58	14		
				0x3	1.0	115	29		
							V <sub>OUT</sub> Ramp Speed mV/µs		
					RSP	FBDIV	Fast	Slow	
					0x0	0.8	12	3	
					0x1	0.8	24	6	
						1			
								Speed mV/µs	
					RSP	FBDIV	Fast	Slow	
					0x0	0.6	12	3	
						0x1	0.6	24	6
-	3	RSVD	R/W	0x0	Reserved				
	2-0	BUCK1_RSPDN	R/W	0x3	See <u>"BUCK1_RS</u>	PUP" for rate	definition		

Page 48 of 56

Address	Bit	Name	R/W	Default		De	escription	
BUCK1_RS	PCFG0			ı	1			
0x55	7	RSVD	R	0x0	Reserved			
	6-4	BUCK1_RSPPUP	R/W	0x7	FBDIV = BUCK	(1_RSPUP[1:0]	], Ramp Speed DIV[1:0] = (1.0, 0 = 0 = 1	.8, 0.6)
							V <sub>OUT</sub> Ramp	Speed mV/µs
					RSP	FBDIV	Fast	Slow
					0x0	1.0	6	1.2
					0x1	1.0	12	3
					0x2	1.0	29	7.2
					0x3	1.0	58	15
						<b>,</b>	1	
							V <sub>OUT</sub> Ramp	Speed mV/µs
					RSP	FBDIV	Fast	Slow
					0x0	0.8	12	3
			0x1	0.8	24	6		
					1	V Bomm	Speed m\//ve	
				RSP	FBDIV	Fast	Speed mV/µs Slow	
					0x0	0.6	12	3
					0x1	0.6	24	6
	_					0.0		<u> </u>
	3	BUCK	R/W	0x0	Reserved			
DUCKA EN	2-0	BUCK1_RSPPDN	R/W	0x3	See <u>"BUCK1_RS</u>	SPPUP" for rate	e definition	
0x56	1-0	BUCK1_ENPIN_CFG	R/W	0x0	EN_X pin contro BUCK EN Contro If not in PINMOE IO_BUCK1_EN o  BUCK1_EN_PI  0x0  0x1  0x2  0x3	ol = IO_BUCK <sup>*</sup> DE 1, BUCK1_I can toggle BU0	1_EN and BUCK EN_PIN is defau	
	5-0	BUCK1_EN_DLY	R/W	0x0	Delay time from buck1_en contro Delay = (integer [1ms/LSB]	l asserted.	_	ID go high to

Address	Bit	Name	R/W	Default	Description			
BUCK1_SH	UTDN_	DLY						
0x57	1-0	BUCK1_DVSPIN_CFG	R/W	0x0	DVS_PIN_X pin control is valid only in PINMODE 3.  DVS_1 = 0  DVS_0 = BUCK1_DVS_PIN0 and BUCK1_DVS_CTRL  If not in PINMODE 3, DVS_PIN_x function is disabled			
					BUCK1_DVS_PIN0			
					0x0 EN_A			
					0x1 EN_B			
					0x2 EN_C			
					0x3 1			
	5-0	BUCK1_SHUTDN_DLY	R/W	0x0	Delay time from BUCK_EN pin or IO_REGVAID go low to buck1_en control de-asserted.  Delay = (integer value of register) ms [1ms/LSB]			
BUCK2_EA	2				Control (model value of register) me [mis/202]			
0x58	7-6	BUCK2_VOUTFBDIV	R/W	0x0	See "BUCK1_EA2"			
	5-0	RSVD	R/W	N/A				
BUCK2_DC	M	l						
0x5B	7:3	Reserved	R	0x0	Reserved			
	2	BUCK2_FCCM	R/W	0x0	See "BUCK1_DCM"			
	1:0	Reserved	R/W	0x0	Reserved			
BUCK2_CF	G3		1					
0x5C	7:6	BUCK2_FSEL[1:0]	R/W	0x0	See <u>"BUCK1_CFG3"</u>			
	5-0	RSVD	R/W	N/A				
BUCK2_CF	G2							
0x5D	7:4	RSVD	R/W	8x0	Reserved			
	3	RSVD	R	TRIM	Reserved			
	2	RSVD	R	0x0	Reserved			
	1:0	PULL_DOWN_ DISCHARGE	R/W	0x0	VOUT pulldown when BUCK is shut off			
		DISCHARGE			0x0 Disable VOUT pulldown			
					0x1 Enable VOUT pulldown.			
					Applies the weak pull-down feature for all the buck outputs.  1: Weak pull-down resistor is enabled when the buck output is turned off by software and master EN remains asserted.  0: Weak pull-down resistor is disabled when the buck output is turned off by software and master EN remains asserted.			
BUCK2_DV	S0CFG	61						
0x62	7-0	BUCK2_DVS0VOUT92	R/W	0xBF	See <u>"BUCK1_DVS0VOUT92"</u>			
BUCK2_DV	S0CFG	0						
0x63	7-6	BUCK2_DVS0VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>			
	5	RSVD	R	0x0				
	4-1	RSVD	R	0x0				
	0	RSVD	R	0x0				



Address	Bit	Name	R/W	Default	Description			
BUCK2_DVS1CFG1								
0x64	7-0	BUCK2_DVS1VOUT92	R/W	0xBF	See <u>"BUCK1_DVS0CFG1"</u>			
BUCK2_DVS1CFG0								
0x65	7-6	BUCK2_DVS1VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>			
	5	RSVD	R	0x0				
	4-1	RSVD	R	0x0				
	0	RSVD	R	0x0				
BUCK2_DV	S2CFG	1	•	•				
0x66	7-0	BUCK1_DVS2VOUT92	R/W	0x58	See <u>"BUCK1_DVS0CFG1"</u>			
BUCK2_DV	S2CFG	0	•	•				
0x67	7-6	BUCK2_DVS2VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>			
	5	RSVD	R	0x0				
	4-1	RSVD	R	0x0				
	0	RSVD	R	0x0				
BUCK2_DV	BUCK2_DVS3CFG1							
0x68	7-0	BUCK2_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>			
BUCK2_DV	S3CFG	0						
0x69	7-6	BUCK2_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>			
	5	RSVD	R	0x0				
	4-1	RSVD	R	0x0				
	0	RSVD	R	0x0				
BUCK2_DV	SSEL							
0x6D	7-3	RSVD	R	0x0	See <u>"BUCK1_DVSSEL"</u>			
	2	BUCK1_DVSCTRL	R/W	0x0				
	1-0	BUCK1_DVSSELECT	R/W	0x0				
BUCK2_RSI	PCFG1							
0x6E	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG1"</u>			
	6-4	BUCK2_RSPUP	R/W	0x7				
	3	RSVD	R	0x0				
	2-0	BUCK2_RSPDN	R/W	0x3				
BUCK2_RSI	PCFG0							
0x6F	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG0"</u>			
	6-4	BUCK2_RSPPUP	R/W	0x7				
	3	RSVD	R	0x0				
	2-0	BUCK2_RSPPDN	R/W	0x3				
BUCK2_EN_DLY								
0x70	1-0	BUCK2_ENPIN_CFG	R/W	0x1	See <u>"BUCK1_ENPIN_CFG"</u>			
	5-0	BUCK2_EN_DLY	R/W	0x0	See <u>"BUCK1_EN_DLY"</u>			
BUCK2_SH	UTDN_	DLY						
0x71	1-0	BUCK2_DVSPIN_CFG	R/W	0x1	See <u>"BUCK1_DVSPIN_CFG"</u>			
	5-0	BUCK2_SHUTDN_DLY	R/W	0x0	See <u>"BUCK1_SHUTDN_DLY"</u>			



Address	Bit	Name	R/W	Default	Description		
BUCK3_EA	2	l	1	1	· ·		
0x72	7-6	BUCK3_VOUTFBDIV	R/W	0x0	See <u>"BUCK1_EA2"</u>		
	5-0	RSVD	R/W	N/A			
BUCK3_DC	M						
0x75	7:3	Reserved	R	0x0	Reserved		
	2	BUCK3_FCCM	R/W	0x0	See <u>"BUCK1_DCM"</u>		
	1:0	Reserved	R/W	0x0	Reserved		
BUCK3_CF	G3		1		L		
0x76	7:6	BUCK3_FSEL[1:0]	R/W	0x0	See <u>"BUCK1_CFG3"</u>		
	5-0	RSVD	R/W	N/A			
BUCK3_DV	SOCFG	:1	1	1	I		
0x7C	7-0	BUCK3_DVS0VOUT92	R/W	0xFF	See <u>"BUCK1_DVS0VOUT92"</u>		
BUCK3_DV	BUCK3_DVS0CFG0						
0x7D	7-6	BUCK3_DVS0VOUT10	R/W	0x3	See "BUCK1_DVS0CFG0"		
	5	RSVD	R	0x0			
	4-1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	S1CFG	1	1		L		
0x7E	7-0	BUCK3_DVS1VOUT92	R/W	0xBF	See "BUCK1_DVS0CFG1"		
BUCK3_DV	S1CFG	0	I				
0x7F	7-6	BUCK3_DVS1VOUT10	R/W	0x3	See "BUCK1_DVS0CFG0"		
	5	RSVD	R	0x0			
	4-1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	S2CFG	1	ı				
0x80	7-0	BUCK3_DVS2VOUT92	R/W	0x58	See <u>"BUCK1_DVS0CFG1"</u>		
BUCK3_DV	S2CFG	0	1				
0x81	7-6	BUCK3_DVS2VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>		
	5	RSVD	R	0x0			
	4-1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	S3CFG	1	•				
0x82	7-0	BUCK3_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>		
BUCK3_DV	S3CFG	0	•				
0x83	7-6	BUCK3_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>		
	5	RSVD	R	0x0			
	4-1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	SSEL						
0x87	7-3	RSVD	R	0x0	See <u>"BUCK1_DVSSEL"</u>		
	2	BUCK3_DVSCTRL	R/W	0x0			
	1-0	BUCK3_DVSSELECT	R/W	0x0			



Address	Bit	Name	R/W	Default	Description	
BUCK3_RS	PCFG1		1	1	1	
0x88	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG1"</u>	
	6-4	BUCK3_RSPUP	R/W	0x7		
	3	RSVD	R	0x0		
	2-0	BUCK3_RSPDN	R/W	0x3		
BUCK3_RS	PCFG0		1			
0x89	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG0"</u>	
	6-4	BUCK3_RSPPUP	R/W	0x7		
	3	RSVD	R	0x0		
	2-0	BUCK3_RSPPDN	R/W	0x3		
BUCK3_EN	_DLY		1			
0x8A	1-0	BUCK3_ENPIN_CFG	R/W	0x2	See <u>"BUCK1_ENPIN_CFG"</u>	
	5-0	BUCK3_EN_DLY	R/W	0x0	See <u>"BUCK1_EN_DLY"</u>	
BUCK3_SH	UTDN_	DLY	1			
0x8B	1-0	BUCK3_DVSPIN_CFG	R/W	0x2	See "BUCK1_DVSPIN_CFG"	
	5-0	BUCK3_SHUTDN_DLY	R/W	0x0	See <u>"BUCK1_SHUTDN_DLY"</u>	
BUCK4_EA	2	l	ı			
0x8C	7-6	BUCK4_VOUTFBDIV	R/W	0x0	See <u>"BUCK1_EA2"</u>	
	5-0	RSVD	R/W	N/A		
BUCK4_DC	M	l	ı			
0x8F	7:3	Reserved	R	0x0	Reserved	
	2	BUCK4_FCCM	R/W	0x0	See <u>"BUCK1_DCM"</u>	
	1:0	Reserved	R/W	0x0	Reserved	
BUCK4_CF	G3	l	ı			
0x90	7:6	BUCK4_FSEL[1:0]	R/W	0x0	See <u>"BUCK1_CFG3"</u>	
	5-0	RSVD	R/W	N/A		
BUCK4_DV	S0CFG	1	l	1		
0x96	7-0	BUCK4_DVS0VOUT92	R/W	0xFF	See <u>"BUCK1_DVS0VOUT92"</u>	
BUCK4_DV	S0CFG	0	I	•		
0x97	7-6	BUCK4_DVS0VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>	
	5	RSVD	R	0x0		
	4-1	RSVD	R	0x0		
	0	RSVD	R	0x0		
BUCK4_DV	S1CFG	1	•			
0x98	7-0	BUCK4_DVS1VOUT92	R/W	0xBF	See <u>"BUCK1_DVS0CFG1"</u>	
BUCK4_DVS1CFG0						
0x99	7-6	BUCK4_DVS1VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>	
	5	RSVD	R	0x0		
	4-1	RSVD	R	0x0		
	0	RSVD	R	0x0		
BUCK4_DVS2CFG1						
0x9A	7-0	BUCK4_DVS2VOUT92	R/W	0x58	See "BUCK1_DVS0CFG1"	



Address	Bit	Name	R/W	Default	Description		
BUCK4_DV	BUCK4_DVS2CFG0						
0x9B	7-6	BUCK4_DVS2VOUT10	R/W	0x0	See "BUCK1_DVS0CFG0"		
	5	RSVD	R	0x0			
	4-1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK4_DV	S3CFG	i1	l				
0x9C	7-0	BUCK4_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>		
BUCK4_DV	S3CFG	0		I.			
0x9D	7-6	BUCK4_DVS3VOUT10	R/W	0x0	See "BUCK1_DVS0CFG0"		
	5	RSVD	R	0x0			
	4-1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK4_DV	SSEL	ı		I.			
0xA1	7-3	RSVD	R	0x0	See "BUCK1_DVSSEL"		
	2	BUCK4_DVSCTRL	R/W	0x0			
	1-0	BUCK4_DVSSELECT	R/W	0x0			
BUCK4_RS	PCFG1						
0xA2	7	RSVD	R	0x0	See "BUCK1_RSPCFG1"		
	6-4	BUCK4_RSPUP	R/W	0x7			
	3	RSVD	R	0x0			
	2-0	BUCK4_RSPDN	R/W	0x3			
BUCK4_RS	PCFG						
0xA3	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG0"</u>		
	6-4	BUCK4_RSPPUP	R/W	0x7			
	3	RSVD	R	0x0			
	2-0	BUCK4_RSPPDN	R/W	0x3			
BUCK4_EN_DLY							
0xA4	1-0	BUCK4_ENPIN_CFG	R/W	0x2	See <u>"BUCK1_ENPIN_CFG"</u>		
	5-0	BUCK4_EN_DLY	R/W	0x0	See <u>"BUCK1_EN_DLY"</u>		
BUCK4_SH	BUCK4_SHUTDN_DLY						
0xA5	1-0	BUCK4_DVSPIN_CFG	R/W	0x2	See <u>"BUCK1_DVSPIN_CFG"</u>		
	5-0	BUCK4_SHUTDN_DLY	R/W	0x0	See "BUCK1_SHUTDN_DLY"		
		ļ		<b>!</b>			

# 11. Revision History


Rev.	Date	Description
3.01	Mar 5, 2020	Removed addendum. Updated Note 1 and corrected terminal finish classification.
3.00	Dec 13, 2019	Added Note 1 to Ordering Information table. Added Addendum to page 56.
2.00	Jul 8, 2019	Applied new formatting throughout document. Updated page 1 description. Updated Features section on page 1. Updated Features section on page 1. Updated Figures 3 and 2 on page 3. Updated Figures 3 and 4 on page 3. Updated Figures 3 on page 5. Updated Figures 3 on page 5. Updated Figures 6 on page 5. Updated Figures 6 on page 5. Updated Figures 6 on page 5. Updated John Figures 6 on page 6. Updated John Figures 6 on John Figures 6 on page 6. Updated John Figures 6 on John Figures 6 on page 6. Updated Figures 7 on John Figures 6 on John Figures 7 on John Figur
1.00	May 8, 2017	Updated Title to "Triple/Quad Output Power Management IC on page 1. Updated first paragraph to help differentiate the two parts. Updated ordering information table. Updated package dimension on page 1 Features bullet and in the ordering information table on page 6 to match what the POD states.
0.00	Feb 28, 2017	Initial release





## 12. Package Outline Drawing

For the most recent package outline drawing, see W6x9.54.


W6x9.54 54 BALL WAFER LEVEL CHIP SCALE PACKAGE (WLCSP 0.4mm PITCH) Rev 0, 10/15







TYPICAL RECOMMENDED LAND PATTERN



**SIDE VIEW** 

### NOTES:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerance per ASME Y 14.5M 1994.
- 3 Primary datum and seating plane are defined by the spherical crowns of the bump.
- 4. Dimension is measured at the maximum bump diameter parallel to primary datum Z
- 5. Bump position designation per JESD 95-1, SPP-010.
- 6 NSMD refers to non-solder mask defined pad design per TB451.

### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/