

ISL76683

Light-to-Digital Output Sensor with Gain Selection, Interrupt Function and I<sup>2</sup>C Interface

FN7697  
Rev.10.0  
May 21, 2021

The **ISL76683** is an integrated light sensor with an internal integrating ADC intended for automotive applications. The ADC provides 16-bit resolution and is capable of rejecting 50Hz and 60Hz flicker caused by artificial light sources. The I<sup>2</sup>C interface provides four user programmable lux sensitivity ranges for optimized counts/lux in a variety of lighting conditions. The I<sup>2</sup>C interface also provides multi-function control of the sensor and remote monitoring capabilities.

In normal operation, power consumption is less than 300µA. Furthermore, a software power-down mode controlled with the I<sup>2</sup>C interface reduces power consumption to less than 1µA.

The ISL76683 supports twin (upper and lower) user programmed thresholds and provides a hardware interrupt that remains asserted low until the host clears it with the I<sup>2</sup>C control interface.

The ISL76683 is designed to operate on supplies from 2.5V to 3.3V, and is AEC-Q100 qualified and specified for operation across the -40°C to +105°C (grade 2) ambient temperature range. To achieve this, the ISL76683 is packaged in a special extended temperature clear package.

**Features**

- Range select with I<sup>2</sup>C
  - Range 1 = 0 lux to 1000 lux
  - Range 2 = 0 lux to 4000 lux
  - Range 3 = 0 lux to 16000 lux
  - Range 4 = 0 lux to 64000 lux
- Human eye response (540nm peak sensitivity)
- Temperature compensated
- 16-bit resolution
- Adjustable sensitivity: up to 65 counts per lux
- User-programmable upper and lower threshold interrupt
- Simple output code, directly proportional to lux
- IR + UV rejection
- 50Hz/60Hz rejection
- 2.5V to 3.3V supply
- 6 Ld ODFN (2.1mmx2mm)
- [AEC-Q100](#) qualified
- Pb-free (RoHS compliant)

**Applications**

- Automotive ambient light sensing
- Backlight control
- Lighting controls





FIGURE 1. BLOCK DIAGRAM

## Pin Configuration



## Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION	
1	VDD	Positive supply. Connect this pin to a regulated 2.5V to 3.3V supply	
2	GND	Ground pin. The thermal pad is connected to the GND pin	
3	REXT	External resistor pin for ADC reference. Connect this pin to ground through a (nominal) 100kΩ resistor	
4	$\overline{\text{INT}}$	Interrupt pin; LO for interrupt/alarms. The $\overline{\text{INT}}$ pin is an open drain.	
5	SCL	I <sup>2</sup> C serial clock	The I <sup>2</sup> C bus lines can be pulled above VDD, 5.5V max
6	SDA	I <sup>2</sup> C serial data	

## Ordering Information

PART NUMBER (Notes 2, 3)	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP RANGE
ISL76683AROZ-T7	6 Ld ODFN	L6.2x2.1Z	Reel, 3k	-40 to +105°C
ISL76683AROZ-T7A			Reel, 250	
ISL76683EVAL1Z	Evaluation Board			

### NOTES:

- See [TB347](#) for details about reel specifications.
- These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), refer to the [ISL76683](#) product information page. For more information about MSL, see [TB477](#).

**Absolute Maximum Ratings** ( $T_A = +25^\circ\text{C}$ )

$V_{DD}$ , Supply Voltage between VDD and GND	3.6V
I <sup>2</sup> C Bus Pin Voltage (SCL, SDA)	-0.2V to 5.5V
I <sup>2</sup> C Bus Pin Current (SCL, SDA)	<10mA
INT, R <sub>EXT</sub> Pin Voltage	-0.2V to $V_{DD}$
ESD Rating	
Human Body Model (Tested per AEC-Q100-002)	2kV
Machine Model (Tested per AEC-Q100-003)	200V
Charge Device Model (Tested per AEC-Q100-011)	1kV
Latch-Up (Tested per AEC-Q100-004, Class II, Level A)	100mA

**Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^\circ\text{C}/\text{W}$ )	$\theta_{JC}$ ( $^\circ\text{C}/\text{W}$ )
6 Ld ODFN Package (Notes 4, 5)	88	7.94
Maximum Die Temperature	+105 $^\circ\text{C}$	
Storage Temperature	-40 $^\circ\text{C}$ to +105 $^\circ\text{C}$	
Operating Temperature	-40 $^\circ\text{C}$ to +105 $^\circ\text{C}$	
Pb-Free Reflow Profile (Note 6)	see <a href="#">TB477</a>	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured with in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See [TB379](#).
- For  $\theta_{JC}$ , case temperature location is at the center of the exposed metal pad on the package underside. See [TB379](#).
- Peak temperature during solder reflow +260 $^\circ\text{C}$  max.

**Electrical Specifications**  $V_{DD} = 3\text{V}$ ,  $T_A = +25^\circ\text{C}$ ,  $R_{EXT} = 100\text{k}\Omega$  1% tolerance, unless otherwise specified, Internal Timing Mode Operation (see "Principles of Operation" on page 6).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN (Note 7)	TYP	MAX (Note 7)	UNIT
Power Supply Range	$V_{DD}$			2.25		3.3	V
Supply Current	$I_{DD}$				0.29	0.33	mA
Supply Current Disabled	$I_{DD1}$	Software disabled, -40 $^\circ\text{C}$ to +85 $^\circ\text{C}$			0.1	1	$\mu\text{A}$
		Software disabled, -40 $^\circ\text{C}$ to +105 $^\circ\text{C}$ , $V_{DD} = 3.3\text{V}$			0.1	8	$\mu\text{A}$
Internal Oscillator Frequency	$f_{OSC1}$	Gain/Range = 1 or 2		290	327	360	kHz
Internal Oscillator Frequency	$f_{OSC2}$	Gain/Range = 3 or 4		580	655	720	kHz
I <sup>2</sup> C Clock Rate	$f_{I^2C}$			1		400	kHz
Diode1 Dark ADC Code	DATA0	E = 0 lux, Mode1, Gain/Range = 1				5	Counts
Full Scale ADC Code	DATA1					65535	Counts
Diode1 ADC Code Gain/Range = 1 Accuracy	DATA2	Mode1	E = 300 lux, fluorescent light, Gain/Range = 1 (Note 8)	15760	20200	24440	Counts
		Mode2			2020		Counts
Diode2 ADC Code Gain/Range = 1 Accuracy	DATA3	Mode1	E = 300 lux, fluorescent light, Gain/Range = 2 (Note 8)		5050		Counts
		Mode2			505		Counts
Diode1 ADC Code Gain/Range = 2 Accuracy	DATA4	Mode1	E = 300 lux, fluorescent light, Gain/Range = 3 (Note 8)		1262		Counts
		Mode2			126		Counts
Diode2 ADC Code Gain/Range = 2 Accuracy	DATA5	Mode1	E = 300 lux, fluorescent light, Gain/Range = 4 (Note 8)		316		Counts
		Mode2			32		Counts
Voltage of REXT Pin	$V_{REF}$	-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$		0.485	0.51	0.535	V
		-40 $^\circ\text{C}$ to +105 $^\circ\text{C}$				0.545	V
SCL and SDA Threshold LO	$V_{TL}$	(Note 9)			1.05		V

**Electrical Specifications**  $V_{DD} = 3V$ ,  $T_A = +25^\circ C$ ,  $R_{EXT} = 100k\Omega$  1% tolerance, unless otherwise specified, Internal Timing Mode Operation (see "Principles of Operation" on page 6). (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
SCL and SDA Threshold HI	$V_{TH}$	(Note 9)		1.95		V
SDA Current Sinking Capability	$I_{SDA}$		3	5		mA
$\overline{INT}$ Current Sinking Capability	$I_{INT}$		3	5		mA

NOTES:

- Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.
- Fluorescent light is substituted by a white LED during production.
- The voltage threshold levels of the SDA and SCL pins are  $V_{DD}$  dependent:  $V_{TL} = 0.35 \cdot V_{DD}$ .  $V_{TH} = 0.65 \cdot V_{DD}$ .

**Typical Performance Curves** ( $R_{EXT} = 100k\Omega$ )




FIGURE 2. SPECTRAL RESPONSE




FIGURE 3. RADIATION PATTERN




FIGURE 4. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 5. OUTPUT CODE FOR 0 LUX vs SUPPLY VOLTAGE

**Typical Performance Curves** ( $R_{EXT} = 100k\Omega$ ) (Continued)




FIGURE 6. OUTPUT CODE vs SUPPLY VOLTAGE




FIGURE 7. OSCILLATOR FREQUENCY vs SUPPLY VOLTAGE




FIGURE 8. SUPPLY CURRENT vs TEMPERATURE




FIGURE 9. OUTPUT CODE FOR 0 LUX vs TEMPERATURE




FIGURE 10. OUTPUT CODE vs TEMPERATURE




FIGURE 11. OSCILLATOR FREQUENCY vs TEMPERATURE

## Principles of Operation

### Photodiodes

The ISL76683 contains two photodiodes. Diode1 is sensitive to both visible and infrared light, while Diode2 is sensitive mostly to infrared light. The two diodes' spectral responses are independent from one another. See [Figure 2 on page 4](#) in the “[Typical Performance Curves](#)” section. The photodiodes convert light to current, then the diodes' current outputs are converted to digital by a single built-in integrating type 16-bit Analog-to-Digital Converter (ADC). An I<sup>2</sup>C command mode determines which photodiode will be converted to a digital signal. Mode1 is Diode1 only. Mode2 is Diode2 only. Mode3 is a sequential Mode1 and Mode2 with an internal subtract function (Diode1 - Diode2).

### Analog-to-Digital Converter (ADC)

The converter is a charge-balancing integrating type 16-bit ADC. The chosen method for conversion is best for converting small current signals in the presence of AC periodic noise. For example, a 100ms integration time highly rejects 50Hz and 60Hz power line noise simultaneously. See “[Integration Time or Conversion Time](#)” on [page 11](#) and “[Noise Rejection](#)” on [page 12](#).

The built-in ADC offers the user flexibility in integration time or conversion time. Two timing modes are available: Internal Timing Mode and External Timing Mode. In Internal Timing Mode, integration time is determined by an internal dual speed oscillator ( $f_{OSC}$ ), and the n-bit ( $n = 4, 8, 12, 16$ ) counter inside the ADC. In External Timing Mode, integration time is determined by the time between two consecutive I<sup>2</sup>C External Timing Mode commands. See “[External Timing Mode](#)” on [page 10](#). A good balancing act of integration time and resolution depending on the application is required for optimal results.

The ADC has four I<sup>2</sup>C programmable range selections to dynamically accommodate various lighting conditions. The ADC can be configured at its lowest range for very dim conditions. The ADC can be configured at its highest range for very bright conditions.

### Interrupt Function

The active low interrupt pin is an open-drain pull-down configuration. The interrupt pin serves as an alarm or monitoring function to determine whether the ambient light exceeds the upper threshold or the lower threshold. The user can also configure the persistency of the interrupt pin. This eliminates any false triggers, such as noise or sudden spikes in ambient light conditions. For example, an unexpected camera flash can be ignored by setting the persistency to eight integration cycles.

### I<sup>2</sup>C Interface

Eight 8-bit registers are available inside the ISL76683. The command and control registers define the operation of the device. The command and control registers do not change until the registers are overwritten. Two 8-bit registers set the high and low interrupt thresholds. There are four 8-bit data Read Only registers; two bytes for the sensor reading and another two bytes for the timer counts. The data registers contain the ADC's latest digital output and the number of clock cycles in the previous integration period.

The ISL76683's I<sup>2</sup>C interface slave address is hardwired internally as 1000100. When 1000100x with x as R or  $\bar{W}$  is sent after the Start condition, this device compares the first seven bits of this byte to its address and matches.

[Figure 12 on page 7](#) shows a sample one-byte read. [Figure 13 on page 7](#) shows a sample one-byte write. [Figure 14 on page 7](#) shows a sync\_iic timing diagram sample for externally controlled integration time. The I<sup>2</sup>C bus master always drives the SCL (clock) line, while either the master or the slave can drive the SDA (data) line. [Figure 13](#) shows a sample write. Every I<sup>2</sup>C transaction begins with the master asserting a start condition (SDA falling while SCL remains high). The following byte is driven by the master and includes the slave address and read/write bit. The receiving device is responsible for pulling SDA low during the acknowledgment period.

Every I<sup>2</sup>C transaction ends with the master asserting a stop condition (SDA rising while SCL remains high).

For more information about the I<sup>2</sup>C standard, refer to the Philips I<sup>2</sup>C specification documents.




FIGURE 12. I<sup>2</sup>C READ TIMING DIAGRAM SAMPLE




FIGURE 13. I<sup>2</sup>C WRITE TIMING DIAGRAM SAMPLE




FIGURE 14. I<sup>2</sup>C sync\_iic TIMING DIAGRAM SAMPLE

## Register Set

Eight registers are available in the ISL76683. [Table 1](#) summarizes the available registers and their functions.

**TABLE 1. REGISTER SET**

ADDR (HEX)	REGISTER NAME	BIT(S)	FUNCTION NAME	FUNCTIONS/DESCRIPTION
00	Command	7	Enable	0: Disable ADC-core 1: Enable ADC-core
		6	ADCPD	0: Normal operation 1: Power-down Mode
		5	Timing_Mode	0: Integration is internally timed 1: Integration is externally sync/controlled by I <sup>2</sup> C host
		4	Reserved	
		3:2	Mode<1:0>	Selects ADC work mode: 0: Diode1's current to unsigned 16-bit data 1: Diode2's current to unsigned 16-bit data 2: Difference between diodes (I1 - I2) to signed 15-bit data 3: Reserved
		1:0	Width<1:0>	Number of clock cycles; n-bit resolution 0: 2 <sup>16</sup> cycles 1: 2 <sup>12</sup> cycles 2: 2 <sup>8</sup> cycles 3: 2 <sup>4</sup> cycles
01	Control	7	Ext_Mode	Always set to logic 0. Factory use only
		6	Test_Mode	Always set to logic 0
		5	Int_Flag	0: Interrupt is cleared or not yet triggered 1: Interrupt is triggered
		4	Reserved	Always set to logic 0. Factory use only
		3:2	Gain<1:0>	Selects the gain so the range is: 0: 0 to 1000 lux 1: 0 to 4000 lux 2: 0 to 16000 lux 3: 0 to 64000 lux
		1:0	Int_Persist <1:0>	Interrupt is triggered after: 0: 1 integration cycle 1: 4 integration cycles 2: 8 integration cycles 3: 16 integration cycles
02	Interrupt Threshold HI	7:0	Interrupt Threshold HI	High byte of HI interrupt threshold. Default is 0xFF
03	Interrupt Threshold LO	7:0	Interrupt Threshold LO	High byte of the LO interrupt threshold. Default is 0x00
04	LSB_Sensor	7:0	LSB_Sensor	Read-Only data register that contains the Least Significant Byte (LSB) of the latest sensor reading
05	MSB_Sensor	7:0	MSB_Sensor	Read-Only data register that contains the Most Significant Byte (MSB) of the latest sensor reading
06	LSB_Timer	7:0	LSB_Timer	Read-Only data register that contains the LSB of the timer counter value corresponding to the latest sensor reading
07	MSB_Timer	7:0	MSB_Timer	Read-Only data register that contains the MSB of the timer counter value corresponding to the latest sensor reading



**TABLE 2. WRITE ONLY REGISTERS**

ADDRESS	REGISTER NAME	FUNCTIONS/ DESCRIPTION
b1xxx_xxxx	sync_iic	Writing a logic 1 to this address bit ends the current ADC-integration and starts another. Used with External Timing Mode only
bx1xx_xxxx	clar_int	Writing a logic 1 to this address bit clears the interrupt

## Command Register 00(hex)

The Read/Write command register has five functions:

1. Enable; Bit 7. This function either resets the ADC or enables the ADC in normal operation. A logic 0 disables the ADC to reset mode. A logic 1 enables the ADC to normal operation.

**TABLE 3. ENABLE**

BIT 7	OPERATION
0	Disable ADC-Core to Reset-Mode (default)
1	Enable ADC-Core to Normal Operation

2. ADCPD; Bit 6. This function puts the device in a power-down mode. A logic 0 puts the device in normal operation. A logic 1 powers down the device.

**TABLE 4. ADCPD**

BIT 6	OPERATION
0	Normal Operation (default)
1	Power-down

For proper shutdown operation, it is recommended to disable the ADC first then disable the chip. First send the I<sup>2</sup>C command with Bit 7 = 0, then send the I<sup>2</sup>C command with Bit 6 = 1.

3. Timing Mode; Bit 5. This function determines whether the integration time is done internally or externally. In Internal Timing Mode, integration time is determined by an internal dual speed oscillator ( $f_{OSC}$ ), and the n-bit ( $n = 4, 8, 12, 16$ ) counter inside the ADC. In External Timing Mode, integration time is determined by the time between two consecutive external-sync sync\_iic pulse commands.

**TABLE 5. TIMING MODE**

BIT 5	OPERATION
0	Internal Timing Mode. Integration time is internally timed determined by $f_{OSC}$ , REXT, and the number of clock cycles
1	External Timing Mode. Integration time is externally timed by the I <sup>2</sup> C host

4. Photodiode Select Mode; Bits 3 and 2. This function controls the mux attached to the two photodiodes. In Mode1, the mux directs the current of Diode1 to the ADC. In Mode2, the mux directs the current of Diode2 only to the ADC. Mode3 is a sequential Mode1 and Mode2 with an internal subtract function (Diode1 - Diode2).

**TABLE 6. PHOTODIODE SELECT MODE; BITS 2 AND 3**

BITS 3:2	MODE
0:0	MODE1. ADC integrates or converts Diode1 only. Current is converted to an n-bit unsigned data ( <a href="#">Note 10</a> )
0:1	MODE2. ADC integrates or converts Diode2 only. Current is converted to an n-bit unsigned data ( <a href="#">Note 10</a> )
1:0	MODE3. A sequential MODE1 then MODE2 operation. The difference current is an (n-1) signed data ( <a href="#">Note 10</a> )
1:1	No Operation

NOTE:

10.  $n = 4, 8, 12,$  or  $16$  depending on the number of clock cycles function.

5. Width; Bits 1 and 0. This function determines the number of clock cycles per conversion. Changing the number of clock cycles changes the resolution of the device and changes the integration time, which is the period the device's ADC samples the photodiode current signal for a lux measurement.

**TABLE 7. WIDTH**

BITS 1:0	NUMBER OF CLOCK CYCLES
0:0	$2^{16} = 65536$
0:1	$2^{12} = 4096$
1:0	$2^8 = 256$
1:1	$2^4 = 16$

## Control Register 01(hex)

The Read/Write control register has three functions:

1. Interrupt flag; Bit 5. This is the status bit of the interrupt. The bit is set to logic high when the interrupt thresholds have been triggered, and logic low when not yet triggered.

**TABLE 8. INTERRUPT FLAG**

BIT 5	OPERATION
0	Interrupt is cleared or not triggered yet
1	Interrupt is triggered

2. Range/Gain; Bits 3 and 2. The Full Scale Range can be adjusted by an external resistor  $R_{EXT}$  and/or it can be adjusted with I<sup>2</sup>C using the Gain/Range function. Gain/Range has four possible values, Range(k) where k is 1 through 4. Table 9 lists the possible values of Range(k) and the resulting FSR for some typical value  $R_{EXT}$  resistors.

TABLE 9. RANGE/GAIN TYPICAL FSR LUX RANGES

BITS 3:2	k	RANGE (k)	FSR LUX RANGE at $R_{EXT} = 100k$	FSR LUX RANGE at $R_{EXT} = 50k$	FSR LUX RANGE at $R_{EXT} = 500k$
0:0	1	973	973	1946	195
0:1	2	3892	3892	7784	778
1:0	3	15,568	15,568	31,136	3114
1:1	4	62,272	62,272	124,544	12,454

3. Interrupt persist; Bits 1 and 0. The interrupt pin and the interrupt flag are triggered/set when the data sensor reading is out of the interrupt threshold window after m consecutive number of integration cycles. The interrupt persist bits determine m.

TABLE 10. INTERRUPT PERSIST

BITS 1:0	NUMBER OF INTEGRATION CYCLES
0:0	1
0:1	4
1:0	8
1:1	16

### Interrupt Threshold HI Register 02(hex)

This register sets the HI threshold for the interrupt pin and the interrupt flag. By default, the Interrupt threshold HI is FF(hex). The 8-bit data written to the register represents the upper MSB of a 16-bit value. The LSB is always 00(hex).

### Interrupt Threshold LO Register 03(hex)

This register sets the LO threshold for the interrupt pin and the interrupt flag. By default, the Interrupt threshold LO is 00(hex). The 8-bit data written to the register represents the upper MSB of a 16-bit value. The LSB is always 00(hex).

### Sensor Data Register 04(hex) and 05(hex)

When the device is configured to output a 16-bit data, the LSB is accessed at 04(hex), and the MSB can be accessed at 05(hex). The sensor data register is refreshed after every integration cycle.

### Timer Data Register 06(hex) and 07(hex)

Note that the timer counter value is only available when using the External Timing Mode. The 06(hex) and 07(hex) are the LSB and MSB, respectively, of a 16-bit timer counter value corresponding to the most recent sensor reading. Each clock cycle increments the counter. At the end of each integration period, the value of this counter is made available over the I<sup>2</sup>C. This value can be used to eliminate noise introduced by slight timing errors caused by imprecise external timing. For example, microcontrollers often cannot provide high-accuracy command-to-command timing,

and the timer counter value can be used to eliminate the resulting noise.

TABLE 11. DATA REGISTERS

ADDRESS (hex)	CONTENTS
04	Least-significant byte of most recent sensor reading.
05	Most-significant byte of most recent sensor reading.
06	Least-significant byte of timer counter value corresponding to most recent sensor reading.
07	Most-significant byte of timer counter value corresponding to most recent sensor reading.

## Calculating Lux

The ISL76683's output codes, DATA, are directly proportional to lux.

$$E = \alpha \times \text{DATA} \quad (\text{EQ. 1})$$

The proportionality constant  $\alpha$  is determined by the Full Scale Range, FSR, and the n-bit ADC, which is user defined in the command register. The proportionality constant can also be viewed as the resolution; the smallest lux measurement the device can measure is  $\alpha$ .

$$\alpha = \frac{\text{FSR}}{2^n} \quad (\text{EQ. 2})$$

Full Scale Range, FSR, is determined by the software programmable Range/Gain, Range(k), in the command register and an external scaling resistor  $R_{EXT}$ , which is referenced to 100k $\Omega$ .

$$\text{FSR} = \text{Range}(k) \times \frac{100k\Omega}{R_{EXT}} \quad (\text{EQ. 3})$$

The transfer function effectively for each timing mode becomes:

#### INTERNAL TIMING MODE

$$E = \frac{\text{Range}(k) \times \frac{100k\Omega}{R_{EXT}}}{2^n} \times \text{DATA} \quad (\text{EQ. 4})$$

#### EXTERNAL TIMING MODE

$$E = \frac{\text{Range}(k) \times \frac{100k\Omega}{R_{EXT}}}{\text{COUNTER}} \times \text{DATA} \quad (\text{EQ. 5})$$

$n = 4, 8, 12,$  or  $16$ . This is the number of clock cycles programmed in the command register.

Range(k) is the user defined range in the Gain/Range bit in the command register.

$R_{EXT}$  is an external scaling resistor hardwired to the REXT pin.

DATA is the output sensor reading in number of counts available at the data register.

$2^n$  represents the maximum number of counts possible in Internal Timing Mode. For the External Timing Mode, the maximum number of counts is stored in the data register named COUNTER.

COUNTER is the number increments accrued for between integration time for External Timing Mode.

## Gain/Range, Range (k)

The Gain/Range can be programmed in the control register to give Range (k) determining the FSR. Note that Range(k) is not the FSR (see Equation 3). Range(k) provides four constants depending on programmed k that will be scaled by  $R_{EXT}$  (see Table 9). Unlike  $R_{EXT}$ , Range(k) dynamically adjusts the FSR. This function is especially useful for maintaining excellent resolution when light conditions are varying drastically.

## Number of Clock Cycles, n-bit ADC

The number of clock cycles determines “n” in the n-bit ADC;  $2^n$  clock cycles is a n-bit ADC. n is programmable in the command register in the width function. Depending on the application, a good balance of speed and resolution has to be considered when deciding for n. For fast and quick measurement, choose the smallest  $n = 4$ . For maximum resolution without regard of time, choose  $n = 16$ . Table 12 compares the trade-off between integration time and resolution. See Equations 10 and 11 for the relation between integration time and n. See Equation 3 for the relation between n and resolution.

TABLE 12. RESOLUTION AND INTEGRATION TIME SELECTION

n	RANGE1 $f_{OSC} = 327\text{kHz}$		RANGE4 $f_{OSC} = 655\text{kHz}$	
	$t_{INT}$ (ms)	RESOLUTION LUX/COUNT	$t_{INT}$ (ms)	RESOLUTION (LUX/COUNT)
16	200	0.01	100	1
12	12.8	0.24	6.4	16
8	0.8	3.90	0.4	250
4	0.05	62.5	0.025	4000

NOTE:  $R_{EXT} = 100\text{k}\Omega$

## External Scaling Resistor $R_{EXT}$ and $f_{osc}$

The ISL76683 uses an external resistor  $R_{EXT}$  to fix its internal oscillator frequency,  $f_{OSC}$ . Consequently,  $R_{EXT}$  determines the  $f_{OSC}$ , integration time, and the FSR of the device.  $f_{OSC}$ , a dual speed mode oscillator, is inversely proportional to  $R_{EXT}$ . For user simplicity, the proportionality constant is referenced to fixed constants  $100\text{k}\Omega$  and  $655\text{kHz}$ :

$$f_{osc1} = \frac{1}{2} \times \frac{100\text{k}\Omega}{R_{EXT}} \times 655\text{kHz} \quad (\text{EQ. 6})$$

$$f_{osc2} = \frac{100\text{k}\Omega}{R_{EXT}} \times 655\text{kHz} \quad (\text{EQ. 7})$$

$f_{OSC1}$  is the oscillator frequency when Range1 or Range2 are set. This is nominally  $327\text{kHz}$  when  $R_{EXT}$  is  $100\text{k}\Omega$ .

$f_{OSC2}$  is the oscillator frequency when Range3 or Range4 are set. This is nominally  $655\text{kHz}$  when  $R_{EXT}$  is  $100\text{k}\Omega$ .

When the Range/Gain bits are set to Range1 or Range2,  $f_{OSC}$  runs at half speed compared to when Range/Gain bits are set to Range3 and Range4.

$$f_{OSC1} = \frac{1}{2}(f_{OSC2}) \quad (\text{EQ. 8})$$

The automatic  $f_{OSC}$  adjustment feature allows significant improvement of signal-to-noise ratio when detecting very low lux signals.

## Integration Time or Conversion Time

Integration time is the period during which the device’s ADC samples the photodiode current signal for a lux measurement. Integration time, in other words, is the time to complete the conversion of analog photodiode current into a digital signal (number of counts).

Integration time affects the measurement resolution. For better resolution, use a longer integration time. For short and fast conversions, use a shorter integration time.

The ISL76683 offers user flexibility in the integration time to balance resolution, speed, and noise rejection. Integration time can be set internally or externally and can be programmed in the command register 00(hex) Bit 5.

## INTEGRATION TIME IN INTERNAL TIMING MODE

This timing mode is programmed in the command register 00(hex) Bit 5. Most applications use this timing mode. When using the Internal Timing Mode,  $f_{OSC}$  and n-bits resolution determine the integration time.  $t_{int}$  is a function of the number of clock cycles and  $f_{OSC}$ .

$$t_{int} = 2^n \times \frac{1}{f_{osc}} \quad \text{for Internal Timing Mode only} \quad (\text{EQ. 9})$$

$n = 4, 8, 12,$  and  $16$ . n is the number of bits of resolution.

Therefore,  $2^n$  is the number of clock cycles. n can be programmed at the command register 00(hex) bits 1 and 0.

$t_{int}$  is dual time because  $f_{OSC}$  is dual speed depending on the Gain/Range bit. Integration time as a function of  $R_{EXT}$  and n is:

$$t_{int1} = 2^n \times \frac{R_{EXT}}{327\text{kHz} \times 100\text{k}\Omega} \quad (\text{EQ. 10})$$

$t_{int1}$  is the integration time when the device is configured for Internal Timing Mode and Gain/Range is set to Range1 or Range2.

$$t_{int2} = 2^n \times \frac{R_{EXT}}{655\text{kHz} \times 100\text{k}\Omega} \quad (\text{EQ. 11})$$

$t_{int2}$  is the integration time when the device is configured for Internal Timing Mode and Gain/Range is set to Range3 or Range4.

TABLE 13. INTEGRATION TIMES FOR TYPICAL R<sub>EXT</sub> VALUES (Note 11)

R <sub>EXT</sub> (kΩ)	RANGE1 RANGE2		RANGE3 RANGE4	
	n = 16-BIT	n = 12-BIT	n = 12-BIT	n = 4
50	100	6.4	3.2	0.013
<b>100</b> (Note 12)	200	13	6.5	0.025
200	400	26	13	0.050
500	1000	64	32	0.125

NOTES:

11. Integration time in milliseconds.

12. Recommended R<sub>EXT</sub> resistor value.**INTEGRATION TIME IN EXTERNAL TIMING MODE**

This timing mode is programmed in the command register 00(hex) Bit 5. External Timing Mode is recommended when integration time can be synchronized to an external signal (such as a PWM) to eliminate noise.

For Mode1 or Mode2 operation, the integration starts when the sync\_iic command is sent over the I<sup>2</sup>C lines. The device needs two sync\_iic commands to complete a photodiode conversion. The integration then stops when another sync\_iic command is received. Writing a logic 1 to the sync\_iic bit ends the current ADC integration and starts another one.

For Mode3, the operation is a sequential Mode1 and Mode2. The device needs three sync\_iic commands to complete two photodiode measurements. The first sync\_iic command starts the conversion of the Diode1. The second sync\_iic completes the conversion of Diode1 and starts the conversion of Diode2. The third sync\_iic pulse ends the conversion of Diode2 and starts over again to commence conversion of Diode1.

The integration time, t<sub>int</sub>, is determined by Equation 12:

$$t_{int} = \frac{i_{I^2C}}{f_{I^2C}} \quad (\text{EQ. 12})$$

i<sub>I<sup>2</sup>C</sub> is the number of I<sup>2</sup>C clock cycles to obtain the t<sub>int</sub>.  
f<sub>I<sup>2</sup>C</sub> is the I<sup>2</sup>C operating frequency.

The internal oscillator, f<sub>OSC</sub>, operates identically in both the internal and external timing modes, with the same dependence on R<sub>EXT</sub>. However, in External Timing Mode, the number of clock cycles per integration is no longer fixed at 2<sup>n</sup>. The number of clock cycles varies with the chosen integration time, and is limited to 2<sup>16</sup> = 65536. To avoid erroneous lux readings, the integration time must be short enough to not allow an overflow in the counter register.

$$t_{int} < \frac{65,535}{f_{OSC}} \quad (\text{EQ. 13})$$

f<sub>OSC</sub> = 327kHz \* 100kΩ / R<sub>EXT</sub> when Range/Gain is set to Range1 or Range2.

f<sub>OSC</sub> = 655kHz \* 100kΩ / R<sub>EXT</sub> when Range/Gain is set to Range3 or Range4.

**Noise Rejection**

Integrating type ADCs generally have excellent noise-rejection characteristics for periodic noise with frequencies that are an integer multiple of the integration time. For instance, a 60Hz AC unwanted signal's sum from 0ms to k\*16.66ms (k = 1, 2...k) is zero. Similarly, setting the device's integration time to an integer multiple of the periodic noise signal greatly improves the light sensor output signal in the presence of noise.

**DESIGN EXAMPLE 1**

The ISL76683 will be designed in a portable system. The ambient light conditions that the device will be exposed to are at most 500 lux, which is a good office lighting. The light source has a 50/60Hz power line noise, which is not visible to the human eye. The I<sup>2</sup>C clock is 10kHz.

**Solution 1 - Using Internal Timing Mode**

To achieve both 60Hz and 50Hz AC noise rejection, the integration time must be adjusted to coincide with an integer multiple of the AC noise cycle times.

$$t_{int} = i(1/60\text{Hz}) = j(1/50\text{Hz}) \quad (\text{EQ. 14})$$

The first instance of integer values at which t<sub>int</sub> rejects both 60Hz and 50Hz is when i = 6 and j = 5.

$$t_{int} = 6(1/60\text{Hz}) = 5(1/50\text{Hz}) \quad (\text{EQ. 15})$$

$$t_{int} = 100\text{ms}$$

Next, determine the Gain/Range. Based on the application condition given, lux(max) = 500 lux, a range of 1000 lux is desirable. This corresponds to a Gain/Range Range1 mode. Impose a resolution of n = 16-bit. Equation 10 determines R<sub>EXT</sub>.

$$R_{EXT} = \frac{t_{int} \times 327\text{kHz} \times 100\text{k}\Omega}{2^n} \quad (\text{EQ. 16})$$

$$R_{EXT} = 50\text{k}\Omega$$

Note: For Internal Timing Mode and Gain/Range set to Range3 or Range4 only.

Equation 3 determines the Full Scale Range, FSR:

$$\text{FSR} = 1000 \text{ lux} \frac{100\text{k}\Omega}{50\text{k}\Omega} \quad (\text{EQ. 17})$$

$$\text{FSR} = 2000 \text{ lux}$$

The effective transfer function becomes:

$$E = \frac{\text{data}}{2^{16}} \times 2000 \text{ lux} \quad (\text{EQ. 18})$$

TABLE 14. SOLUTION1 SUMMARY TO EXAMPLE DESIGN PROBLEM

DESIGN PARAMETER	VALUE
$t_{int}$	100ms
$R_{EXT}$	50k $\Omega$
Gain/Range Mode	Range1 = 1000 lux
FSR	2000 lux
Number of Clock Cycles	$2^{16}$
Transfer Function	$E = \frac{DATA}{2^{16}} \times 2000 \text{ lux}$

### Solution 2 - Using External Timing Mode

From Solution 1, the desired integration time is 100ms. Note that the  $R_{EXT}$  resistor only determines the inter oscillator frequency when using External Timing mode. Instead, the integration time is the time between two sync\_iic commands sent through the I<sup>2</sup>C. The programmer determines how many I<sup>2</sup>C clock cycles to wait between two external timing commands.

$$i_{I^2C} = f_{I^2C} \cdot t_{int} = \text{number of I}^2\text{C clock cycles}$$

$$i_{I^2C} = 10\text{kHz} \cdot 100\text{ms}$$

$i_{I^2C} = 1,000$  I<sup>2</sup>C clock cycles. An external sync\_iic command sent 1000 cycles after another sync\_iic command rejects both 60Hz and 50Hz AC noise signals.

Next, pick an arbitrary  $R_{EXT} = 100\text{k}\Omega$  and choose the Gain/Range Mode. For a maximum 500 lux, Range1 is adequate. From Equation 3:

$$FSR = 1000 \text{ lux} \frac{100\text{k}\Omega}{100\text{k}\Omega}$$

$$FSR = 1000 \text{ lux}$$

The effective transfer function becomes:

$$E = \frac{DATA}{COUNTER} \times 1000 \text{ lux}$$

DATA is the sensor reading data located in data registers 04(hex) and 05(hex)

COUNTER is the timer counter value data located in data registers 06(hex) and 07(hex). In this sample problem, COUNTER = 1000.

TABLE 15. SOLUTION 2 SUMMARY TO EXAMPLE DESIGN PROBLEM

DESIGN PARAMETER	VALUE
$t_{int}$	100ms
$R_{EXT}$	100k $\Omega$
Gain/Range Mode	Range1 = 1000 lux
FSR	1000 lux
# of Clock Cycles	COUNTER = 1000
Transfer Function	$E = \frac{DATA}{COUNTER} \times 1000 \text{ lux}$

## IR Rejection

All filament type light sources have a high presence of infrared component invisible to the human eye. A white fluorescent lamp, however, has a low IR content. As a result, output sensitivity may vary depending on the light source. Maximum attenuation of IR can be achieved by properly scaling the readings of Diode1 and Diode2. Obtain data readings from sensor Diode1 (D1), which is sensitive to visible and IR, then read from sensor Diode2 (D2), which is mostly sensitive from IR. Equation 19 describes the method of cancelling IR in Internal Timing mode.

$$D3 = n(D1 - kD2) \quad (\text{EQ. 19})$$

where:

Data = lux amount in number of counts less IR presence

D1 = data reading of Diode1

D2 = data reading of Diode2

$n = 1.85$ . This is a rounding factor to scale back the sensitivity to ensure Equation 4 is valid.

$k = 7.5$ . This is a scaling factor for the IR sensitive Diode2.

## Flat Window Lens Design

A window lens will surely limit the viewing angle of the ISL76683. The window lens should be placed directly on top of the device. The thickness of the lens should be kept at minimum to minimize loss of power due to reflection and also to minimize loss of loss due to absorption of energy in the plastic material. A thickness of  $t = 1\text{mm}$  is recommended for a window lens design. The bigger the diameter of the window lens, the wider the viewing angle is of the ISL76683. Table 16 on page 14 shows the recommended dimensions of the optical window to ensure both 35° and 45° viewing angle. These dimensions are based on a window lens thickness of 1.0mm and a refractive index of 1.59.




FIGURE 15. FLAT WINDOW LENS

### Window with Light Guide Design


If a smaller window is desired while maintaining a wide effective viewing angle of the ISL76683, a cylindrical piece of transparent plastic called the light guide or light pipe is needed to trap the light and focus the light on to the device. The pipe should be placed directly on top of the device with a distance of  $D1 = 0.5\text{mm}$  to achieve peak performance. The light pipe should have a minimum diameter of  $1.5\text{mm}$  to ensure that whole area of the sensor will be exposed (see [Figure 16](#)).

**TABLE 16. RECOMMENDED DIMENSIONS FOR A FLAT WINDOW DESIGN**


$D_{TOTAL}$	$D1$	$D_{LENS}$ AT 35° VIEWING ANGLE	$D_{LENS}$ AT 45° VIEWING ANGLE
1.5	0.50	2.25	3.75
2.0	1.00	3.00	4.75
2.5	1.50	3.75	5.75
3.0	2.00	4.30	6.75
3.5	2.50	5.00	7.75

$t = 1$  Thickness of lens  
 $D1$  Distance between ISL76683 and inner edge of lens  
 $D_{LENS}$  Diameter of lens  
 $D_{TOTAL}$  Distance constraint between the ISL76683 and lens outer edge

NOTE: All dimensions are in mm.



**FIGURE 16. WINDOW WITH LIGHT GUIDE/PIPE**



**FIGURE 17. SENSOR LOCATION DRAWING**

## Suggested PCB Footprint

Footprint pads should be a nominal 1-to-1 correspondence with package pads. Because ambient light sensor devices do not dissipate high power, heat dissipation through the exposed pad is not important; instead, similar to DFN or QFN, the exposed pad provides robustness in board mount process. Renesas recommends mounting the exposed pad to the PCB, but this is not mandatory.

## Layout Considerations

The ISL76683 is relatively insensitive to layout. Like other I<sup>2</sup>C devices, it is intended to provide excellent performance even in significantly noisy environments. The following considerations will ensure the best performance.

Route the supply and I<sup>2</sup>C traces as far as possible from all sources of noise. Use two power supply decoupling capacitors, 4.7μF and 0.1μF, placed close to the device.

## Typical Circuit

A typical application for the ISL76683 is shown in [Figure 18](#). The ISL76683's I<sup>2</sup>C address is internally hardwired as 1000100. The device can be tied onto a system's I<sup>2</sup>C bus together with other I<sup>2</sup>C compliant devices.

## Soldering Considerations

Convection heating is recommended for reflow soldering; direct infrared heating is not recommended. The plastic ODFN package does not require a custom reflow soldering profile, and is qualified to +260 °C. A standard reflow soldering profile with a +260 °C maximum is recommended.




FIGURE 18. ISL76683 TYPICAL CIRCUIT



## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
May 21, 2021	10.0	Updated links throughout. Removed Related Literature section. Updated Ordering information table. Replaced POD L6.2x2.1 with POD L6.2x2.1Z.
Mar 2, 2018	9.0	Applied Renesas logo in header and footer. Updated Related Literature section on page 1. Updated Figure 17 on page 14. Removed About Intersil section and added Renesas disclaimer.
Feb 26, 2016	8.0	Removed sentence from "IR Rejection" on page 13, which referred to Figure 2. Added Tape and Reel column to show units in "Ordering Information Table" on page 2. Abs Max Ratings on page 3 - changed testing information from "Charge Device Model (Tested per JESD22-C101C)" to "Charge Device Model (Tested per AEC-Q100-011)". "Human Body Model (Tested per JESD22-A114E)" to Human Body Model (Tested per AEC-Q100-002)". "Machine Model (Tested per JESD-A115-A)" to Machine Model (Tested per AEC-Q100-003). "Latch-up (Tested per JESD78B" to Latch-Up (Tested per AEC-Q100-004, Class II, Level A). Updated POD to most current revision. Revision POD change is as follows: Changed Note 5 From: Tiebar shown (if present) is a non-functional feature. To: Tiebar shown (if present) is a non-functional feature and maybe located on any of the 4 sides (or ends).
Mar 24, 2014	7.0	Added AEC-Q100 qualified to features on page 1. Added Related Literature on page 1. Added Eval board to ordering information on page 2. Updated Figure 17 Sensor Location Drawing with Pin 1 Marking.
Dec 23, 2013	6.0	Page 16 - 2nd line of the disclaimer changed from: "Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted" to: "Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted"
Jul 22, 2013	5.0	Removed Confidential Watermark, Updated Product Information verbiage to About Intersil verbiage.
Oct 30, 2012	4.0	Added ISL76683AR0Z-T7A to "Ordering Information" on page 2. Updated "Package Outline Drawing" on page 17. Added "MAX 0.75" dimension to Side View.
Jul 9, 2012	3.0	In "Control Register 01(hex)" on page 9, removed sentence: "Writing a logic low clears/resets the status bit." from "1. Interrupt flag; Bit 5"
Mar 8, 2011	2.0	Changed TechBrief reference in ordering information for MSL info from TB363 to TB477.
Jan 24, 2011	1.0	Initial Release to web.




# Package Outline Drawing

For the most recent package outline drawing, see [L6.2x2.1Z](#).

L6.2x2.1Z

6 Lead Optical Dual Flat No-Lead Plastic Package (ODFN)

Rev 0, 5/20



Notes:

- Dimensions are in millimeters.  
Dimensions in ( ) for reference only.
  - Dimensioning and tolerancing conform to ASME Y14.5m-1994.
  - Unless otherwise specified, tolerance: Decimal ±0.05
- ⚠ Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
  - ⚠ Tie bar (if present) is a non-functional feature connected to paddle for mechanical locking purpose.
  - ⚠ The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier can be either a mold or mark feature.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev. 4.0-2 April 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.