# **intersil**

## DATASHEET

### ISL70517SEH

36V Radiation Hardened Precision Instrumentation Amplifier with Rail-to-Rail Output ADC Driver

FN8699 Rev 5.00 Jan 28, 2021

The ISL70517SEH is a high performance, differential input, single-ended output instrumentation amplifier designed for precision analog-to-digital applications. It can operate over a supply range of 8V (±4V) to 36V (±18V) and features a differential input voltage range up to ±30V. The output stage has rail-to-rail output drive capability optimized for ADC driver applications. The output stage is powered by separate supplies. This feature enables the output to be driven by the same low voltage supplies powering the ADC, thereby providing protection from high voltage signals and low voltage digital circuits. Its versatility makes it suitable for a variety of general purpose applications. Additional features not found in other instrumentation amplifiers enable high levels of DC precision and excellent AC performance.

The gain of the ISL70517SEH can be programmed from 0.1 to 10,000 via two external resistors,  $R_{IN}$  and  $R_{FB}$ . The gain accuracy is determined by the matching of  $R_{IN}$  and  $R_{FB}$ . The gain resistors have Kelvin sensing, which removes gain error due to PCB trace resistance. The input and output stages have individual power supply pins, which enable input signals riding on a high common-mode voltage to be level-shifted to a low voltage device, such as an A/D converter. The rail-to-rail output stage can be powered from the same supplies as the ADC, which preserves the ADC maximum input dynamic range and eliminates ADC input overdrive.

The ISL70517SEH is offered in a 24 Ld ceramic flatpack package with an operating temperature range of -55°C to +125°C.

### Features

- Rail-to-rail single-ended output ADC driver
- Low input offset .30µV
- Input bias current . 0.2nA
- Excellent CMRR and PSRR . 120dB
- Wide operating voltage range ................ ±4V to ±18V
- Closed loop -3dB BW 0.3MHz ( $A_V = 1k$ ) to 5.5MHz ( $A_V = 0.1$ )
- Operating temperature range. . . . . . . . . . . .-55°C to +125°C
- Electrically screened to DLA SMD# [5962-15246](https://www.renesas.com/isl70517seh)
- Radiation acceptance testing
- Low dose rate  $(0.01rad(Si)/s)$  ............... 75krad(Si)
- SEE hardness (see SEE report for details)
- SEB LET<sub>TH</sub> (V<sub>S</sub> = ±18V). . . . . . . . . . . . . . 60MeV cm<sup>2</sup>/mg

### Applications

- ADC driver
- Precision test and measurement
- High voltage process control
- Signal conditioning for remote powered sensors
- Satellite communication

### Related Literature

• For a full list of related documents, visit our website - [ISL70517SEH](https://www.renesas.com/isl70517seh) product page



FIGURE 1. COMPLETE SPACE GRADE ANALOG SIGNAL CHAIN

### **Table of Contents**



### <span id="page-2-0"></span>Ordering Information



NOTES:

<span id="page-2-1"></span>1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the table must be used when ordering.

- <span id="page-2-2"></span>2. These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- <span id="page-2-3"></span>3. Die product tested at TA = + 25 °C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in "Electrical Specifications" on page 7.
- <span id="page-2-5"></span>4. The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.
- <span id="page-2-4"></span>5. Evaluation board uses the /PROTO parts and /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

#### TABLE 1. DIFFERENCES BETWEEN FAMILY OF PARTS



### <span id="page-3-0"></span>Simplified Block Diagram



FIGURE 2. SIMPLIFIED BLOCK DIAGRAM

### <span id="page-3-1"></span>Pin Configuration

#### ISL70517SEH (24 LD FLATPACK) TOP VIEW



NOTE: The small square mark is indicative of pin #1.

### <span id="page-4-0"></span>Pin Descriptions



#### <span id="page-5-0"></span>Absolute Maximum Ratings Thermal Information



<span id="page-5-1"></span>

#### <span id="page-5-2"></span>Recommended Operating Conditions



*CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.*

#### NOTES:

<span id="page-5-4"></span>6.  $\theta_{JA}$  is measured with the component mounted on a high-effective thermal conductivity test board in free air. See **TB379** for details.

<span id="page-5-5"></span>7. For  $\theta_{\text{JC}}$ , the case temperature location is the center of the ceramic on the package underside.

<span id="page-5-3"></span>**Electrical Specifications**  $V_{CC} = V_{CO} = 18V$ ,  $V_{EE} = V_{EO} = -18V$ ,  $V_{CM} = 0V$ ,  $R_L = 10k\Omega$ ,  $R_{FB} = R_{IN} = 30.1k\Omega$ ,  $T_A = +25^{\circ}$ C, unless otherwise specified. Boldface limits apply across the operating temperature range, -55°C to +125°C and across a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s, unless otherwise specified.



**Electrical Specifications**  $V_{CC} = V_{CO} = 18V$ ,  $V_{EE} = V_{EO} = -18V$ ,  $V_{CM} = 0V$ ,  $R_L = 10k\Omega$ ,  $R_{FB} = R_{IN} = 30.1k\Omega$ ,  $T_A = +25\degree$ C, unless otherwise specified. Boldface limits apply across the operating temperature range, -55°C to +125°C and across a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s, unless otherwise specified. (Continued)

<span id="page-6-1"></span><span id="page-6-0"></span>

**Electrical Specifications**  $V_{CC} = V_{CO} = 18V$ ,  $V_{EE} = V_{EO} = -18V$ ,  $V_{CM} = 0V$ ,  $R_L = 10k\Omega$ ,  $R_{FB} = R_{IN} = 30.1k\Omega$ ,  $T_A = +25\degree$ C, unless otherwise specified. Boldface limits apply across the operating temperature range, -55°C to +125°C and across a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s, unless otherwise specified. (Continued)



**Electrical Specifications**  $V_{CC} = V_{CO} = 18V$ ,  $V_{EE} = V_{EO} = -18V$ ,  $V_{CM} = 0V$ ,  $R_L = 10K\Omega$ ,  $R_{FB} = R_{IN} = 30.1K\Omega$ ,  $T_A = +25\degree$ C, unless otherwise specified. Boldface limits apply across the operating temperature range, -55°C to +125°C and across a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s, unless otherwise specified. (Continued)



NOTES:

<span id="page-8-5"></span>8. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

- <span id="page-8-8"></span>9. Differential Gain  $(A_V) = R_{FB}/R_{IN}$ .
- <span id="page-8-9"></span>10.  $\pm V_{\text{OUT}}$ , clipping ~  $I_{RF}$ \*R<sub>FB</sub>.
- <span id="page-8-7"></span>11. IBV<sub>FB</sub> = (V<sub>OS</sub>OUT - (R<sub>FB</sub>/R<sub>IN</sub>)\*V<sub>OS</sub>IN - V<sub>OS</sub>FB)/R<sub>FB</sub>.
- <span id="page-8-3"></span>12. Compliance to datasheet limits is assured by design simulation.
- <span id="page-8-0"></span>13.  $V_{CC}$ ,  $V_{CO}$  = 4V, 5V, 15V, 18V,  $V_{EE}$ ,  $V_{EO}$  = -4V, -5V, -15V, -18V.
- <span id="page-8-1"></span>14.  $V_{CC} = 18V$ ,  $V_{EE} = -18V$ ,  $V_{CO} = 1.5V$ ,  $V_{EO} = -1.5V$ .
- <span id="page-8-2"></span>15.  $V_{CC}$ ,  $V_{CO}$  = 5V, 18V,  $V_{EE}$ ,  $V_{EO}$  = -5V, -18V.
- <span id="page-8-6"></span>16.  $V_{CC}$ ,  $V_{CO}$  = 18V, 21V,  $V_{EE}$ ,  $V_{EO}$  = -18V, -21V.
- <span id="page-8-11"></span>17. Total noise calculated with **[Equation 17](#page-22-3)** on [page 23](#page-22-3).
- <span id="page-8-10"></span>18.  $V_{CC}$ ,  $V_{CO}$  = 5V, 15V,  $V_{EE}$ ,  $V_{EO}$  = -5V, -15V. Test added after initial product release.
- <span id="page-8-4"></span>19. Rejection ratio numbers are reported as absolute values.

### <span id="page-9-0"></span>Typical Post Radiation Performance Curves  $v_{cc} = v_{co} = 18V, V_{EE} = v_{E0} = -18V, V_{CM} = 0V, R_L = 0.05$

Open, unless otherwise specified. Error bars (if shown) are based on minimum and maximum data.



FIGURE 3. INPUT OFFSET VOLTAGE vs TOTAL DOSE FIGURE 4. INPUT BIAS CURRENT I<sub>R</sub>IN+ vs TOTAL DOSE









FIGURE 5. INPUT BIAS CURRENT I<sub>B</sub>IN- vs TOTAL DOSE FIGURE 6. INPUT OFFSET CURRENT vs TOTAL DOSE



## Typical Post Radiation Performance Curves  $v_{cc} = v_{co} = 18V, V_{EE} = v_{E0} = -18V, V_{CM} = 0V, R_L = 0.05$

Open, unless otherwise specified. Error bars (if shown) are based on minimum and maximum data. (Continued)





<span id="page-10-0"></span>









### Typical Post Radiation Performance Curves  $v_{cc} = v_{co} = 18V, V_{EE} = v_{E0} = -18V, V_{CM} = 0V, R_L = 0.05$

Open, unless otherwise specified. Error bars (if shown) are based on minimum and maximum data. (Continued)









FIGURE 17. OUTPUT STAGE PSRR vs TOTAL DOSE

<span id="page-12-0"></span>









FIGURE 20. I<sub>B</sub>IN vs SUPPLY VOLTAGE (V<sub>CC</sub> - V<sub>EE</sub>) FIGURE 21. I<sub>B</sub>IN vs INPUT COMMON-MODE VOLTAGE (±15V)













<span id="page-13-0"></span>



FIGURE 26. I<sub>CC</sub> vs SUPPLY VOLTAGE (V<sub>CC</sub> - V<sub>EE</sub>) FIGURE 27. I<sub>CO</sub> vs SUPPLY VOLTAGE (V<sub>CO</sub> - V<sub>EO</sub>)



<span id="page-13-1"></span>



FIGURE 30. POSITIVE PSRR V<sub>CC</sub> SUPPLY RTI (R<sub>F</sub> = 30.1k) FIGURE 31. NEGATIVE PSRR V<sub>EE</sub> SUPPLY RTI (R<sub>F</sub> = 30.1k)











FIGURE 32. POSITIVE PSRR V<sub>C0</sub> SUPPLY RTI (R<sub>F</sub> = 30.1k) FIGURE 33. NEGATIVE PSRR V<sub>EO</sub> SUPPLY RTI (R<sub>F</sub> = 30.1k)







FIGURE 36. POSITIVE PSRR V<sub>CO</sub> SUPPLY RTI (R<sub>F</sub> = 121k) FIGURE 37. NEGATIVE PSRR V<sub>EO</sub> SUPPLY RTI (R<sub>F</sub> = 121k)





<span id="page-15-0"></span>FIGURE 38. CMRR (RTI)  $R_F = 30.1k$  FIGURE 39. CMRR (RTI)  $R_F = 121k$ 



<span id="page-15-1"></span>



FIGURE 40. INPUT VOLTAGE AND CURRENT NOISE (A<sub>V</sub> = 1, R<sub>F</sub> = 30.1k) FIGURE 41. INPUT NOISE VOLTAGE vs GAIN AND R<sub>F</sub>





FIGURE 42. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz FIGURE 43. SMALL SIGNAL RESPONSE (A<sub>V</sub> = 1, R<sub>F</sub> = 30.1k)



FIGURE 44. SMALL SIGNAL RESPONSE (A<sub>V</sub> = 1, RF = 121k) FIGURE 45. LARGE SIGNAL RESPONSE (A<sub>V</sub> = 1, R<sub>F</sub> = 30.1k)





<span id="page-16-0"></span>



### <span id="page-17-0"></span>Applications Information

["General Description"](#page-17-1) contains the ISL70517SEH functional and performance objectives and description of operation.

["Designing with the ISL70517SEH" on page 19](#page-18-4) contains the application circuit design equations and guidelines for achieving the desired DC and AC performance levels.

["Estimating Amplifier DC and Noise Performance" on page 23](#page-22-0) provides equations for predicting DC offset voltage and noise of the finished design.

### <span id="page-17-1"></span>General Description

The ISL70517SEH is an elaboration of the simpler current feedback approach. The  $G_Ms$  are implemented with two external resistors and very high-gain amplifiers that impose input and feedback voltages upon them. The amplifiers have gains around ten million and linearize the transistor's errors well below the 10ppm level. The overall gain is  $(R_{FB}/R_{IN})$ . With very high gain in the pseudo-G<sub>M</sub>s, the circuit adds little gain error and only  $R_{FB}$  and  $R_{IN}$  set gain to the 10ppm level. Thus, only the matching of the external resistors sets gain error and the cost of the resistors can be tailored to the accuracy needed. Note that the input stage is completely unaffected by output biasing, the right thing for an instrumentation amplifier.

The ISL70517SEH instrumentation amplifier was developed to accomplish the following:

- Provide rail-to-rail output for optimally driving ADCs. Maximum output voltage set by  $R_{FB}$  (**Equation 8 on page 19**).
- Limit the output swing to prevent output overdrive.
- Allow any gain, including attenuation.
- Maximize gain accuracy by removing on-chip component tolerances and external PCB parasitic resistance.
- Enable user control of amplifier precision level with choice of external resistor tolerance.
- Maintain CMRR >100dB and remove CMRR sensitivity to gain resistor tolerance.
- Provide a level-shift interface from bipolar analog input signal sources to unipolar and bipolar ADC output terminations.



<span id="page-17-2"></span>FIGURE 48. ISL70517SEH FUNCTIONAL BLOCK DIAGRAM

### <span id="page-18-2"></span>Functional Description

[Figure 48 on page 18](#page-17-2) shows the functional block diagram for the ISL70517SEH.

#### <span id="page-18-0"></span>Input  $G_M$  Amplifier

The input stage consists of high performance, wideband amplifiers (A1, A2),  $G_M$  drive transistors (Q1, Q2), and input gain resistor ( $R_{IN}$ ). Current drive for Q1 and Q2 emitters are provided by a matched pair of 100µA current sinks. A unity gain buffer from each input (IN+, IN-) to the terminals of the input resistor,  $R_{IN}$ , is formed by the connection of the Kelvin resistor SENSE pins and drive pins to the terminals of the input resistor, as shown in [Figure 48.](#page-17-2) In this configuration, the voltage across the input resistor  $R_{IN}$  is equal to the input differential voltage across  $IN+$ and IN-.

The input  $G_M$  stage operates by creating a current difference in the collector currents Q1 and Q2 in response to the voltage difference between the IN+ and IN- pins. When the input voltage applied to the IN+ and IN- pins is zero, the voltage across the terminals of the gain resistor  $R_{IN}$ , is also zero. Since there is no current flow through the gain resistor, the transistors Q1 and Q2 collector currents  $(I_1, I_2)$  are equal.

A change in the input differential voltage causes an equivalent voltage drop across the input gain resistor  $R_{IN}$  and the resulting current flow through  $R_{IN}$  causes an imbalance in Q1, Q2 collector currents  $I_1$ ,  $I_2$ , given by **[Equations 1](#page-18-7)** and [2:](#page-18-8)

$$
I_1 = 100 \mu A + (V_{1N+} - V_{1N-}) / R_{1N}
$$
 (EQ. 1)

$$
I_2 = 100 \mu A - (V_{1N^+} - V_{1N^-}) / R_{1N}
$$
 (Eq. 2)

#### <span id="page-18-1"></span>Feedback  $G_M$  Amplifier

The feedback amplifiers A3, A4 form a differential transconductance amplifier identical to the input stage. The input terminal ( $V_{FB}$ ) connects to the ISL70517SEH output terminal VOUT so that the voltage VOUT-VREF appears across the feedback gain resistor  $R_{FB}$ .

Operation is the same as the input  $G_M$  stage and the differential currents  $I_3$ ,  $I_4$  are given by **Equations 3** and  $\underline{4}$ :

$$
I_3 = (100 \mu A - \{(V_{OUT}) - (V_{REF})\} / R_{FB})
$$
 (EQ. 3)

$$
I_4 = 100 \mu A + \{ (V_{OUT}) - (V_{REF}) \} / R_{FB}
$$
 (EQ. 4)

#### <span id="page-18-3"></span>Output Amplifier A5

The differential currents from the input and feedback Gm amplifiers are summed  $(I_1 + I_3, I_2 + I_4)$  and forms a differential error voltage to output amplifier A5. A5 amplifies this signal to form VOUT. The external connection of the output pin to the feedback amplifier closes a servo loop where a change in the differential input voltage is converted into differential current imbalance at  $I_1$  and  $I_2$  $I_2$  (**Equations 1** and 2). Current  $I_1$  sums with current  $I_3$  from the feedback stage and  $I_2$  sums with  $I_4$ . A5 senses the difference between current pairs  $I_1$ ,  $I_3$  and  $I_2$ ,  $I_4$ . A differential voltage is generated, amplified, and fed back to the feedback amplifier, which creates correction currents at  $I_3$ ,  $I_4$  to match the currents at  $I_1$ ,  $I_2$  (**Equations 3** and  $\underline{4}$  $\underline{4}$  $\underline{4}$ ).

Therefore, at equilibrium:

$$
I_1 = I_3
$$
 and  $I_2 = I_4$  (Eq. 5)

Combining **[Equations 1](#page-18-7)** and  $\overline{3}$ , (and their complements  $I_2$  and  $I_4$ ) and solving for  $V_{\text{OUT}}$  as a function of  $V_{\text{IN}}$ ,  $R_{\text{IN}}$ , and  $R_{\text{FB}}$ , yields [Equation 6:](#page-18-11)

<span id="page-18-11"></span>
$$
V_{OUT} = ((V_{IN} * (R_{FB}/R_{IN})) + V_{REF})
$$
 (EQ. 6)

where  $V_{IN} = IN + - IN$ -

[Equation 6](#page-18-11) can be rearranged to form the gain [Equation 7](#page-18-12):

<span id="page-18-12"></span>
$$
Gain = (VOUT - VREF)/VIN = RFB/RIN
$$
 (EQ. 7)

This is a general form of the gain equation for the ISL70517SEH.

### <span id="page-18-4"></span>Designing with the ISL70517SEH

To complete a working design, the following procedure is recommended and explained in this section:

- 1. Define the output voltage swing
- 2. Set the feedback resistor value,  $R_{FB}$  (**Equation 8**)
- 3. Set the input gain resistor value,  $R_{IN}$
- 4. Set the  $V_{CO}$  and  $V_{EO}$  power supply voltages
- 5. Set the  $V_{CC}$  and  $V_{EE}$  supply voltages

<span id="page-18-8"></span><span id="page-18-7"></span>The gain of the instrumentation amplifier is set by the resistor ratio  $R_{FB}/R_{IN}$  [\(Equation 7\)](#page-18-12) and the maximum output swing is set by the absolute value of the feedback resistor  $R_{FB}$  (**[Equation 8](#page-18-6)**). The  $V_{CO}$  and  $V_{EO}$  supply power to the rail-to-rail output stage and define the maximum output voltage swing at the  $\pm V_{\text{OUT}}$ differential output pins. Power supply pins  $V_{CC}$  and  $V_{EE}$  power the feedback amplifiers, which require an additional ±3V beyond the  $V_{CO}$  and  $V_{EO}$  voltages to maintain linear operation of the feedback  $G_M$  stage.

### <span id="page-18-5"></span>Setting the Feedback Gain Resistor ( $R_{FR}$ )

<span id="page-18-9"></span>Resistor  $R_{FB}$  defines the maximum differential voltage at output terminals +V<sub>OUT</sub> to -V<sub>OUT</sub> (refer to **Figures 48** and  $49$ ). External resistor  $R_{FB}$  and the differential 100 $\mu$ A current sources define the maximum dynamic range of the feedback stage, which defines the maximum differential output swing of the output stage. Overload circuitry allows >100 $\mu$ A to flow through R<sub>FB</sub> to maintain feedback, but linearity is degraded. Therefore, it is a good practice to keep the maximum linear dynamic range to within ±80% of the maximum I\*R across the resistor.

<span id="page-18-10"></span><span id="page-18-6"></span>
$$
V_{\text{OUT}} \text{DIFF} = \pm 80 \mu \text{A}^* \text{R}_{\text{FB}} \tag{Eq. 8}
$$

In cases where large pulse overshoot is expected, the maximum current in **Equation 8 on page 19** could be reduced to 50% for additional margin (see "AC Performance Considerations" on [page 21\)](#page-20-2). The penalty for increasing the feedback resistor value is higher DC offset voltage and noise.

Output voltages that exceed the maximum dynamic range of the feedback amplifier can degrade phase margin and cause instability. The plot in **[Figure 49](#page-19-5)** shows the maximum differential output voltage swing vs resistor value for  $R_{FB}$  and  $R_{IN}$  using the 80% and 50% current source levels.



#### <span id="page-19-5"></span><span id="page-19-0"></span>Setting the Input Gain Resistor  $(R_{IN})$

The input gain resistor  $(R_{IN})$  is scaled to the feedback resistor according to the gain in (**Equation 9**):

$$
R_{1N} = R_{FB} / \text{Gain} \tag{Eq. 9}
$$

The input  $G_M$  stage uses the same differential current source arrangement as the feedback stage. Therefore, the amount of overdrive margin (50% to 80%) included in the calculation for  $R_{FB}$ is also included in the calculation for  $R_{IN}$  (refer to **Figures 48** and [49](#page-19-5)).

#### <span id="page-19-1"></span>Input Stage Overdrive Considerations

There are a few cases where the input stage can be overdriven, which must be considered in the application. An input signal that exceeds the maximum dynamic range of the gain resistor  $R_{IN}$ , calculated previously, can cause the ESD diodes to conduct. When this occurs, a low impedance path from the inputs to the input gain resistor  $R_{IN}$  will result in signal distortion (refer to [Figure 50\)](#page-19-7).

High-speed input signals that remain within the maximum dynamic range of the input stage can cause distortion if the input slew rate exceeds the input stage slew rate ( $\sim$ 4V/ $\mu$ s). When the input slews at a faster rate than the  $G_M$  stage can follow, the voltage difference appears across the input ESD diodes from each input and resistor  $R_{IN}$ . When the voltage difference is large enough to cause the diodes to conduct, the input terminals are shunted to R<sub>IN</sub> through the 500 $\Omega$  input protection resistors, causing distortion during the rise and fall times of the transient pulse. The distortion will last until the resistor voltage catches up to the input voltage.



FIGURE 50. INPUT STAGE ESD PROTECTION DIODES

#### <span id="page-19-7"></span><span id="page-19-2"></span>Setting the Power Supply Voltages

<span id="page-19-6"></span>The ISL70517SEH power supplies are partitioned so that the input stage and feedback stages are powered from a separate pair of supply pins ( $V_{CC}$ ,  $V_{EE}$ ) than the differential output stage ( $V_{CO}$ ,  $V_{EO}$ ). This partitioning provides the user with the ability to adapt the ISL70517SEH to a wide variety of input signal power sources that would not be possible if the supplies were strapped together internally ( $V_{CC} = V_{CO}$  and  $V_{EE} = V_{EO}$ ). However, powering the input and output supplies from unequal supplies has restrictions that are described in the next section.

#### <span id="page-19-3"></span>Powering the Input and Feedback Stages  $(V_{CC}, V_{EE})$

The input pins IN+, IN- cannot swing rail-to-rail, but have a maximum input voltage range given by [Equation 10:](#page-19-8)

<span id="page-19-8"></span>
$$
V_{EE} + 3V \le (V_{CMIR} \mid N + V_{IN}) \le V_{CC} - 3V; \tag{Eq. 10}
$$

where  $V_{1N}$  = maximum differential voltage IN+ to IN-

This requires the sum of the common-mode input voltage and the differential input voltage to remain within 3V of either the  $V_{CC}$ or  $V_{FE}$  rail, otherwise distortion will result.

The feedback pins  $V_{FB}$  and  $V_{REF}$  have the same input common-mode voltage constraint as the input pins IN+, IN-. The maximum input voltage range of the feedback pins is given by [Equation 11:](#page-19-9)

$$
V_{EE} + 3V \leq V_{CMIR} FB \leq V_{CC} - 3V
$$
 (Eq. 11)

<span id="page-19-9"></span>where  $V_{CMIR}FB = V_{OUT} + V_{REF}$ 

To maintain stability, it is critical to respect the ±3V requirement in **Equation 11**.

### <span id="page-19-4"></span>Powering the Rail-to-Rail Output Stage  $(V_{CO}$ ,  $V_{EO})$

The output stage (A5) is of rail-to-rail design and is powered by the V<sub>CO</sub> and V<sub>EO</sub> pins. The feedback stage is powered from V<sub>CC</sub> and  $V_{EE}$  pins. The  $V_{FB}$ ,  $V_{REF}$  have a common-mode input range 3V below the V<sub>CC</sub> rail and 3V above the V<sub>EE</sub> rail. If the output voltage exceeds the feedback common-mode input voltage, loop

instability will result. Therefore, the voltage at the  $V_{OUT}$  pin should always be 3V away from either rail, as shown in **Equation 12**.

 $V_{FF}$  + 3V≤V<sub>OUT</sub>≤ V<sub>CC</sub> – 3V; (EQ. 12)

#### <span id="page-20-0"></span>Rail-to-Rail ADC Driver

The single-ended output stage of the ISL70517SEH is designed to drive the single-ended input stage of an ADC. In this configuration, the  $V_{CO}$ ,  $V_{FO}$  power supply pins connect directly to the ADC power supply pins. This output swing arrangement is ideal for driving rail-to-rail ADC drive without the possibility of overdriving the ADC input.

The output stage is capable of rail-to-rail operation when  $V_{CO}$ ,  $V_{FO}$ are powered from a single supply or from split supplies. It has a single supply voltage range ( $V_{CO}$ ) from 3V to 15V (with  $V_{EO}$  at GND) and a ±1.5V to ±15V split supply voltage range. Under all power supply conditions,  $V_{CC}$  must be greater than  $V_{CO}$  by 3V and  $V_{FF}$  must be less than  $V_{FO}$  by 3V to maintain the rail-to-rail output drive capability.

The  $V_{REF}$  pin is an input to a very low bias current terminal and sets the output reference voltage such that the output would have a ± input signal span centered around an external DC reference voltage applied to the  $V_{\text{RFF}}$  pin.

#### <span id="page-20-1"></span>Power Supply Voltages by Application

The ISL70517SEH can be adapted to a wide variety of instrumentation amplifier applications where the signal source is powered from supply voltages that are different from the supply voltages powering downstream circuits. The following examples are included as a guide to the proper connection and voltages applied to the supply pins  $V_{CC}$ ,  $V_{EE}$ ,  $V_{CO}$ , and  $V_{EO}$ .

There are a common set of requirements across all power applications:

- 1. A common ground connection from the input supplies ( $V_{CC}$ ,  $V_{EE}$ ) to the output supplies ( $V_{CO}$ ,  $V_{EO}$ ) is required for all powering options.
- 2. The signal input pins IN+, IN- cannot float and must have a DC return path to ground.
- 3. The input and output supplies cannot both be operated in single supply mode due to the 3V feedback amplifier common-mode headroom requirement in **Equation 11**.

The following are typical power examples:

#### EXAMPLE 1: BIPOLAR INPUT TO SINGLE SUPPLY **OUTPUT**

The ISL70517SEH is configured as a 5V ADC driver in a high gain sensor bridge amplifier powered from a ±10V excitation source. In this application, the ISL70517SEH must extract the low level bipolar sensor signal and shift the level to the 0V to +5V rail-to-rail signal needed by the ADC.

The following powering option is recommended:

- $V_{CC}$  = +10V,  $V_{EE}$  = -10V
- <span id="page-20-3"></span>•  $V_{CO}$  = +5V,  $V_{EO}$  = GND
- $V_{\text{RFF}} = +2.5V$
- $V_{CC}$ ,  $V_{EE}$  power supply common connects to GND

#### EXAMPLE 2: HIGH VOLTAGE BIPOLAR I/O BUFFER

The ISL70517SEH is configured as a high impedance buffer instrumentation amplifier in a ±15V industrial sensor application. In this application, the ISL70517SEH must extract and amplify the high impedance sensor signal and send it downstream to an ADC operating from ±15V supplies. The following powering options are recommended:

- Input and output supplies are strapped to the same supplies and rail-to-rail input to the ADC is not required.
	- $V_{CC} = V_{CO} = +15V$
	- $V_{EE} = V_{EO} = -15V$
	- $V_{\text{RFF}}$  = GND
- $V_{CC}$ ,  $V_{EE}$  power supply common connects to GND and  $V_{\text{OUT}} = \pm 12V$ .
- ±15V rail-to-rail output is required, then:
	- $V_{CC}$  = +18V,  $V_{EE}$  = -18V
	- $V_{CO}$  = +15V,  $V_{EO}$  = -15V
	- $V_{\text{RFF}}$  = GND
	- $V_{CC}$ ,  $V_{EE}$  power supply common connects to GND

The V<sub>CO</sub> and V<sub>FO</sub> power supply pins connect to the ADC  $\pm$ 15V power supply pins. Rail-to-rail output swing requires that  $V_{CC} = V_{CO} + 3V$  and  $V_{EE} = V_{EO} - 3V$ , or  $\pm 18V$ .

#### EXAMPLE 3: GAINS LESS THAN 1

The ISL70517SEH is configured to a gain of 0.2V/V driving a rail-to-rail 3V ADC. In this application, the maximum input dynamic range is ±15V.

- $V_{CC}$  = +18V,  $V_{EF}$  = -18V
- $V_{CO}$  = +3V,  $V_{FO}$  = GND
- $V_{\text{RFF}} = +1.5V$
- $V_{CC}$ ,  $V_{EE}$  power supply common connects to GND

In this attenuator configuration, the input signal range is  $\pm 15V$ , which requires an additional ±3V of input overhead from the input supplies. Thus,  $V_{CC}$  and  $V_{EE} = \pm 18V$ .

#### <span id="page-20-2"></span>AC Performance Considerations

The ISL70517SEH closed loop frequency response is formed by the feedback  $G_M$  amplifier and gain resistor  $R_{FB}$  and has the characteristics of a current feedback amplifier. Therefore, the -3dB gain does not significantly decrease at high gains as is the case with the constant gain-bandwidth response of the classic voltage feedback amplifier.

There are four behaviors of current feedback amplifiers that must be considered:

- 1. Frequency response increases with decreasing values of  $R_{FR}$ . A comparison of the  $G = 100$ , -3dB response ([Figures 28,](#page-13-0) [29](#page-13-1) on [page 14](#page-13-1)) R<sub>FB</sub> at 30.1kΩ vs 121kΩ shows almost a 4x decrease from 2MHz to 0.5MHz.
- 2. Gain peaking tends to increase with decreasing values of  $R_{FB}$ .
- 3. Wideband applications at gains less than 1, [\(Figures 28](#page-13-0), [29](#page-13-1)) can have high gain peaking resulting in high levels of overshoot with pulsed input signals.
- 4. Parasitic capacitance at the feedback resistor terminals  $(+R_{FR}, -R_{FR})$  and the Kelvin sense terminals ( $+R_{FR}$ SENSE, -R<sub>FB</sub>SENSE) will result in increasing levels of peaking and transient response overshoot.

To minimize peaking, external PCB parasitic capacitance should be minimized as much as possible. The ISL70517SEH is designed to be stable with PCB parasitic capacitance up to 20pF and feedback resistor values down to 30.1kΩ. At gains less than 1, the maximum parasitic capacitance may have to be limited further to avoid additional compensation.

Uncorrected gain peaking and high overshoot in the feedback stage can cause loss of feedback loop stability if the transient causes the feedback voltage to exceed the common-mode input range of the feedback amplifier or the maximum linear range of the feedback resistor  $R_{FB}$ . Corrective actions include increasing the size of the feedback resistor (see [Figure 49 on page 20](#page-19-5)) and rescaling the input gain resistor  $R_{IN}$ , or adding input frequency compensation described in the next section.

The penalty of increasing the  $R_{FB}$  (and  $R_{IN}$  rescaling) is increased noise, so this is generally not the corrective action of choice.

#### <span id="page-21-0"></span>AC Compensation Techniques

The input compensation with a low pass filter  $(Figure 51)$  can be an effective way to block high frequency signals from the differential amplifier inputs. It does not change the gain peaking behavior of the feedback loop, but it does block signals from creating overdrive instability. This method is useful after other corrective measures have been implemented and when there is little control over the input signal frequency content.



<span id="page-21-4"></span>PARASITIC CAPACITANCE

#### <span id="page-21-1"></span>Input Common-Mode Rejection **Considerations**

The ISL70517SEH is capable of a very high level (120dB) of CMRR performance from DC to as high as 1kHz for gains greater than  $100$  [\(Figures 38](#page-15-0) and  $39$  on page  $16$ ). These figures show CMRR vs Frequency. This high level of performance over frequency is made possible by the high common-mode input impedance (80GΩ), but requires careful attention to the matching of the IN+ and IN- external impedances to GND.

A mismatch in the series impedance in conjunction with parasitic capacitance at the IN+, IN- terminals ( $Figure 51$ ) will cause a common-mode amplitude imbalance that will show up as a differential input signal, rapidly degrading CMRR as the common-mode frequency increases.

Maximum CMRR performance is achieved with attention to balancing external components and attention to PC layout.

### <span id="page-21-2"></span>Layout Guidelines

The ISL70517SEH is a high precision device with wideband AC performance. Maximizing DC precision requires attention to the layout of the gain resistors. Achieving good AC response requires attention to parasitic capacitance at the gain resistor terminals. CMRR performance over frequency is ensured with symmetrical component placement and layout of the input differential signals to the IN+ and IN- terminals.

To ensure the highest DC precision, the location of the gain resistors and PC trace connections to the Kelvin connections are most important. Proper Kelvin connections remove trace resistance errors so that the amplifier gain accuracy and gain temperature coefficients are determined by the gain resistor matching tolerance. Interconnected constraints preclude mounting the gain resistors next to each other, so they should be located on either side of the ISL70517SEH and as close to the device as possible. The Kelvin connections are formed at the junction of the sense pins  $(\pm R_{IN}$ SENSE,  $\pm R_{FB}$ SENSE) and the gain resistor current drive terminals  $(\pm R_{IN.} \pm R_{FB})$  terminals. This junction should be made at the terminal pads directly under the ends of each resistor.

Reduced trace lengths that maintain DC accuracy are also important for minimizing the capacitance that can degrade AC stability. This is especially true at gains less than one.

Layout guidelines for high CMRR include matching trace lengths and symmetrical component placement on the circuit that connects the signal source to the IN+, IN- pins. This ensures matching of the IN+ and IN- input impedances [\(Figure 51](#page-21-4)).

#### <span id="page-21-3"></span>Power Supply Decoupling

Standard power supply decoupling consists of a single 0.1µF 50V ceramic capacitor at the power supply terminals located as close to the device as possible. In applications where the input and output supplies are strapped to the same voltage ( $V_{FF} = V_{FQ}$ ,  $V_{CC} = V_{CO}$ , the connection point should be as close to the device as possible with a single 0.1µF 50V ceramic capacitor at the junction. Applications using separate supplies require 0.1µF 50V ceramic decoupling capacitors at each power supply terminal.

### <span id="page-22-0"></span>Estimating Amplifier DC and Noise Performance

The gain resistor ohmic values and ratios are all that are required to estimate DC offset and noise. The following sections illustrate methods to calculate DC offset and noise performance. These estimates are useful for optimizing resistor values for noise and DC offset.

#### <span id="page-22-1"></span>Calculating DC Offset Voltage

Output offset voltage, like output noise, has several contributors. Also similar to output noise, the major offset contributor depends on the gain configuration. In high-gain,  $V_{OS(1)}$  dominates, while in low-gain, offset due to I<sub>ERR</sub> dominates. Note: The parameter  $I_BV_{FB}$  in the electrical specification on [page 7](#page-6-0) is the same parameter IERR described in this document

The summation of DC offsets to arrive at a total DC offset error is performed in two ways. [Equation 13](#page-22-4) is a simple addition of the DC offsets appearing at the output and is useful when defining the minimum to maximum range of offset that can be expected. The drawback is that the result defines the corner of the corners of the error box and is not a typical value given that these sources are uncorrelated.

$$
V_{OS}(RTO)=\;[(A_V\times V_{OS(|N|)})+(V_{OS(FB)})+(I_{ERR}\times R_f)] \qquad \ (EQ.\;13)
$$

**Equation 14** expresses the total DC error as the RMS, or square root of the sum of the squares to provide an estimate of a typical value.

$$
V_{OS}(RTO)TYP = \sqrt{[(A_V \times V_{OS(1N)})^2 + (V_{OS(FB)})^2 + (I_{ERR} \times R_f)^2]}
$$
 (EQ. 14)

**Equation 15** converts the output offset error range to an input referred error range  $[V_{OS}(RTI)]$  and enables a comparison with the DC component of the input signal.

<span id="page-22-6"></span>
$$
V_{OS}(RTI) = [V_{OS(IN)} + (V_{OS(FB)} / A_V) + (I_{ERR} \times R_{FB}) / A_V]
$$
\n(EQ. 15)

Similarly, **Equation 16** shows the typical DC offset value referred to the input.

<span id="page-22-7"></span>
$$
V_{OS}(RTI) \text{ITYP} = \sqrt{[V_{OS(IN)})^2 + (V_{OS(FB)}/A_V)^2 + (I_{ERR} \times R_{FB})/A_V)^2]}
$$
(EQ. 16)

These results are summarized in [Table 2.](#page-22-10)

#### <span id="page-22-2"></span>Calculating Noise Voltage

The calculation of noise spectral density at the output  $[e_N(RTO)]$ from all noise sources is given by **Equation 17.** 

<span id="page-22-3"></span> $e_N(RTO) = \sqrt{[(A_V \times e_N(1))^2 + (2 \times A_V \times i_N(1) \times 500 \Omega)^2 + (2 \times A_V \times i_N(1) \times 500 \Omega)^2 + (4 \times 100 \Omega)^2 + (4 \times 100 \Omega)^2 + (4 \times 100 \Omega)^2}$  $(A_{\mathsf{V}})^{\mathsf{2}}$  x (4kT × R<sub>IN</sub>) + (4kT × R<sub>f</sub>) + (R<sub>f</sub> × i<sub>N</sub>(I<sub>ERR</sub>)) $^{\mathsf{2+}}$ (e<sub>N</sub>(FB)) $^{\mathsf{2}}$ ]

[Equation 18](#page-22-8) converts the output noise to the input referred value when evaluating the input signal-to-noise ratio.

<span id="page-22-8"></span>
$$
e_N(RTI) = e_N(RTO)/A_V
$$
 (Eq. 18)

[Table 3](#page-22-9) provides examples of the noise contribution of each source by circuit gain and output voltage span.

<span id="page-22-4"></span>In a high-gain configuration, the input noise is the dominant noise source. In a low-gain configuration, the noise voltage from the product of the internal noise current,  $I_{N(err)}$ , and the feedback resistor,  $R_{FB}$ , dominates. The contribution of the internal noise current,  $I_{N(\text{err})}$ , increases in proportion to  $R_{FB}$ , but the corresponding increase in output voltage with  $R_{FB}$  keeps the ratio of this noise voltage to an output voltage constant.

<span id="page-22-10"></span>

<span id="page-22-5"></span>TABLE 2. COMPUTING TYPICAL OUTPUT OFFSET VOLTAGE RANGES

NOTE:

<span id="page-22-11"></span>20. Chosen for illustration purposes and does not reflect actual device performance.

<span id="page-22-9"></span>

#### TABLE 3. 1kHz INPUT NOISE AND THERMAL NOISE CONTRIBUTIONS

NOTE:

21.  $e_N$  and i<sub>N</sub> values are chosen for illustration purposes and may not reflect actual device performance.

### <span id="page-23-0"></span>Driving an ADC

The output feedback loop is closed by the connection of  $V_{\text{OUT}}$  to the  $+V_{FB}$  pin. The  $V_{REF}$  pin is just an input to a very low bias current terminal and would be connected to a mid-scale voltage when driving a single supply ADC, such that the input would have  $a \pm i$ nput signal span. Where V<sub>REF</sub> is connected to the ADC ground, only positive inputs would be converted by the ADC.

#### <span id="page-23-1"></span>Input and Feedback Amplifiers

The input and the output linear dynamic ranges are set by class-A biasing on the  $R_{IN}$  resistor for the input stage and the  $R_{FB}$  resistor for the output stage ([Figure 48\)](#page-17-2). Unity gain buffers force the differential voltages across each resistor to the maximum of 100µA\*R produced by the current sources. While the voltages impressed across these resistors will continue to move with overloads beyond this value, they will not be linear. A good rule of thumb is to keep the maximum linear dynamic range to less than ~80% of the maximum I\*R voltage across the resistors.

At equilibrium, the amplifier forces the resistor currents to be the same so that their voltages match the desired gain ratio,  $R_{FB}/R_{IN}$ ; however, during transient conditions the currents remain unequal until the amplifier output settles. For this reason, the current sources driving the feedback resistor are 20% higher than those driving the input  $G_M$  resistor to provide an extra margin.

#### <span id="page-23-2"></span>Rail-to-Rail Output Stage

The output stage is of rail-to-rail design and has separate supplies from the rest of the IC. The input GM stage and feedback amplifiers are driven from the  $V_{CC}$  and  $V_{FE}$  supply pins and only the output stage is powered by the  $V_{CO}$  and  $V_{EO}$  pins. A typical supply arrangement when driving a 5V ADC is to have  $V_{CO}$ connected to the ADC +5V supply and  $V_{E0}$  to ground. Therefore, the ADC can never be overdriven beyond its supply rails. In this configuration, the common-mode input range of the feedback amplifier limits the dynamic range of the output stage. The input and feedback amplifiers are not rail-to-rail, so the  $V_{CC}$  must be more positive than  $V_{CO}$  and  $V_{EE}$  more negative than  $V_{EO}$  by the feedback amplifier saturation voltage (±3V).

#### <span id="page-23-3"></span>DC Offsets and Noise

There are three offset and noise sources in the ISL70517SEH: the input, feedback, and  $I_{\text{ERR}}$ . The input has a low input noise voltage and offset, which dominates at gains ~30 and above. The feedback  $G_M$  stage has similar errors, but is never dominant compared to I<sub>ERR</sub> and is generally ignored. I<sub>ERR</sub> can be thought of as the mistracking and noise of the internal 100µA current sources. Use **Equation 19** and quantify these errors at the output (RTO).

$$
V_{OS}(RTO)=V_{OS}(IN)^*Gain + I_{ERR} * R_{FB+} V_{OS(FB)}
$$
\n(EQ)

Similarly, [Equation 20](#page-23-6) for noise:

$$
V_N(RTO)^{2} = (V_N(IN)^*Gain)^{2} + (I_n(err)^*R_{FB})^{2}
$$
\n(EQ. 20)

Reducing  $R_{FB}$  to the minimum value required for linear output swing will improve output offsets and noise directly.

Another result of scaling  $R_{FB}$  is that the -3dB bandwidth is also inversely scaled. Highest bandwidth will then be available at lowest  $R_f$ . The ISL70517SEH is designed to be stable with  $R_{FB}$  = 30.1kΩ minimum.

Having set  $R_{FB}$  to establish the output range,  $R_{IN}$  is set to establish Gain =  $R_{FB}/R_{IN}$ . While -3dB bandwidth does diminish for  $R_{IN}$  < 500 $\Omega$ , this still allows fairly constant bandwidth over a wide variety of gains. Similar to the resistor-oriented op amp topology, parasitic capacitance at the  $R_{FB}$  node will peak the frequency response. The ISL70517SEH is designed to be tolerant to parasitic capacitances at  $R_{FB}$  from values of 2pF to 20pF. The input stage is more tolerant, allowing 2pF to 30pF. Electronic analog switches can be used to alter  $R_{IN}$  selections for gain switching, as long as the minimum  $R_{FB}$  halves are connected to the  $R_{IN}$  pins directly, with the switch(es) in between the halves.

This following switch example (see **Figure 52**) is a practical way to isolate switch parasitic capacitances from the  $R_{IN}$  pins:



<span id="page-23-8"></span>FIGURE 52. SWITCH EXAMPLE

<span id="page-23-7"></span>The  $R_{FR}$  and  $R_{IN}$  resistors are provided with Kelvin sense pins to minimize interconnect resistance errors. This is especially useful at high gains and small  $R_{IN}$ .

#### <span id="page-23-4"></span>Amplifier Usage Examples

The external resistors,  $R_{FB}$  and  $R_{IN}$ , set both the voltage gain and the linear output voltage range. The linear output voltage range is the maximum differential signal that can appear at the output and is different from the common-mode range. The voltage gain is shown in [Equation 21.](#page-23-8)

$$
AV = (R_{FB}/R_{IN})
$$
\n(EQ. 21)

Linear output voltage range is shown in **Equation 22**.

<span id="page-23-9"></span>
$$
V_{O(LIN)} = \pm (R_{FB} \times I_{RFB})
$$
\n(EQ. 22)

where  $I_{RFB}$  is nominally set to 80% of  $I_{RFB}$  from the electrical specification table.

For example, an application requiring a voltage gain of 100 and a linear output range of ±2.5V might select a 30kΩ feedback resistor and a 300Ω input resistor to ensure linear operation throughout the required output span. The output offset voltage in [Table 3 on page 23](#page-22-9) shows a few standard gain configurations and linear output spans with appropriately sized resistors.

<span id="page-23-6"></span><span id="page-23-5"></span>(EQ. 19)

### <span id="page-24-0"></span>Package Characteristics

#### <span id="page-24-1"></span>Weight of Packaged Device

1.33 grams (Typical)

#### <span id="page-24-2"></span>Lid Characteristics

Finish: Gold Potential: Connected to Pin #8 (GND) Case Isolation to Any Lead:  $20 \times 10^9 \Omega$  (min)

### <span id="page-24-3"></span>Die Characteristics

#### <span id="page-24-4"></span>Die Dimensions

2960µm x 3210µm (117 mils x 127 mils) Thickness:  $483 \mu m \pm 25 \mu m$  (19 mils  $\pm$  1 mil)

#### <span id="page-24-5"></span>Interface Materials

#### GLASSIVATION

Type: Silicon Nitride Thickness: 15kÅ

### <span id="page-24-8"></span>Metalization Mask Layout

#### TOP METALLIZATION

Type: AlCu (99.5%/0.5%) Thickness: 30kÅ

#### BACKSIDE FINISH

Silicon

#### <span id="page-24-6"></span>Assembly Related Information

#### SUBSTRATE POTENTIAL

Floating

#### <span id="page-24-7"></span>Additional Information

#### WORST CASE CURRENT DENSITY

 $<$  2 x 10<sup>5</sup> A/cm<sup>2</sup>

#### PROCESS

Dielectrically Isolated Advanced Bipolar Technology- PR40





TABLE 4. DIE LAYOUT X-Y COORDINATES

NOTES:

ISL70517SEH

22. Origin of coordinates is the centroid of GND.

<span id="page-25-0"></span>23. Bond wire size is 1.25 mil (Al).

<span id="page-26-0"></span>Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.



### <span id="page-27-0"></span>Package Outline Drawing

#### <span id="page-27-1"></span>Ceramic Metal Seal Flatpack Packages (Flatpack)



#### NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- 7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- 8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

#### K24.A MIL-STD-1835 CDFP4-F24 (F-6A, CONFIGURATION B) 24 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE



Rev. 0 5/18/94

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

[For further information on a product, technology, the most](https://www.renesas.com/contact/)  up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/