IDT8N3S272

RENESAS LVPECL Frequency-Programmable Crystal Oscillator

DATA SHEET

General Description


The IDT8N3S272 is a Frequency-Programmable Crystal Oscillator with very flexible frequency programming capabilities. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance. The device accepts 2.5V or 3.3V supply and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package.

The device can be factory programmed to any frequency in the range from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and supports a very high degree of frequency precision of 218Hz or better. The extended temperature range supports wireless infrastructure, telecommun- ication and networking end equipment requirements.

Features

- Fourth generation FemtoClock® NG technology
- Factory-programmable clock output frequency from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
- Frequency programming resolution is 218Hz and better
- One 2.5V or 3.3V LVPECL clock output
- Output enable control (positive polarity), LVCMOS/LVTTL compatible
- RMS phase jitter @ 156.25MHz (12kHz 20MHz): 0.24ps (typical), integer PLL feedback configuration
- RMS phase jitter @ 156.25MHz (1kHz 40MHz): 0.27ps (typical), integer PLL feedback configuration
- 2.5V or 3.3V supply
- -40°C to 85°C ambient operating temperature
- Available in a lead-free (RoHS 6) 6-pin ceramic package

Block Diagram



Pin Assignment

DNU 🗌	1	6 □ V _{CC}
nOE 🗌	2	5 🗌 nQ
Vee 🗌	3	4 🛛 Q

IDT8N3S272 6-lead ceramic 5mm x 7mm x 1.55mm package body CD Package Top View

Pin Description and Characteristic Tables

Table 1. Pin Descriptions

Number	Name	Туре		Description
1	DNU			Do not use (factory use only).
2	nOE	Input Pulldown		Output enable pin. See Table 3A for function. LVCMOS/LVTTL interface levels.
3	V _{EE}	Power		Negative power supply.
4, 5	Q, nQ	Output		Differential clock output. LVPECL interface levels.
6	V _{CC}	Power		Positive power supply.

NOTE: Pulldown refers to internal input resistor. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			5.5		pF
R _{PULLDOWN}	Input Pulldown Resistor			50		kΩ

Function Tables

Table 3A. nOE Configuration

Input	
nOE	Output Enable
0 (default)	Outputs are enabled.
1	Outputs Q, nQ are in high-impedance state.

NOTE: nOE is an asynchronous control.

Table 3B. Output Frequency Range

15.476MHz to 866.67MHz
975MHz to 1,300MHz

NOTE: Supported output frequency range. The output frequency can be programmed to any frequency in this range and to a precision of 218Hz or better.

Principles of Operation

The block diagram consists of the internal 3rd overtone crystal and oscillator which provide the reference clock f_{XTAL} of either 114.285MHz or 100MHz. The PLL includes the FemtoClock NG VCO along with the Pre-divider (*P*), the feedback divider (*M*) and the post divider (*N*). The *P*, *M*, and *N* dividers determine the output frequency based on the f_{XTAL} reference. The feedback divider is fractional supporting a huge number of output frequencies. The configuration of the feedback divider to integer-only values results in an improved output phase noise characteristics at the expense of the range of output frequencies. Internal registers are used to hold one factory pre-set *P*, *M*, and *N* configuration setting. The *P*, *M*, and *N* frequency configuration supports an output frequency range from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz.

The devices use the fractional feedback divider with a delta-sigma modulator for noise shaping and robust frequency synthesis capability. The relatively high reference frequency minimizes phase noise generated by frequency multiplication and allows more efficient shaping of noise by the delta-sigma modulator.

The output frequency is determined by the 2-bit pre-divider (P), the feedback divider (M) and the 7-bit post divider (N). The feedback divider (M) consists of both a 7-bit integer portion (MINT) and an

18-bit fractional portion (*MFRAC*) and provides the means for high-resolution frequency generation. The output frequency f_{OUT} is calculated by:

$$f_{OUT} = f_{XTAL} \cdot \frac{1}{P \cdot N} \cdot \left[MINT + \frac{MFRAC + 0.5}{2^{18}} \right]$$

Frequency Configuration

An order code is assigned to each frequency configuration programmed by the factory (default frequencies). For more information on the available default frequencies and order codes, please see the Ordering Information section in this document. For available order codes, see the *FemtoClock NG Ceramic-Package XO* and VCXO Ordering Product Information document.

For more information on programming capabilities of the device for custom frequency and pull-range configurations, see the *FemtoClock NG Ceramic 5x7 Module Programming Guide.*

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC* *Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{CC}	3.63	
Inputs, V _I	-0.5V to V _{CC} + 0.5V	
Outputs, I _O		
Continuous Current	50mA	
Surge Current	100mA	
Package Thermal Impedance, θ_{JA}	49.4°C/W (0 mps)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{CC} = 3.3V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			123	148	mA

Table 4B. Power Supply DC Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current			119	143	mA

Table 4C. LVPECL DC Characteristics, V_{CC} = 3.3V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CC} – 1.4		V _{CC} – 0.8	V
V _{OL}	Output Low Voltage; NOTE 1		V _{CC} - 2.0		V _{CC} – 1.6	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V_{CC} – 2V.

Table 4D. LVPECL DC Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CC} – 1.4		V _{CC} – 0.8	V
V _{OL}	Output Low Voltage; NOTE 1		V _{CC} - 2.0		V _{CC} – 1.5	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V_CC – 2V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
M	Input High Voltage		V _{CC} = 3.3V	2		V _{CC} + 0.3	V
V _{IH}	Input High Voltage		V _{CC} = 2.5V	1.7		V _{CC} + 0.3	V
V	V _{IL} Input Low Voltage		$V_{CC} = V_{IN} = 3.465V$	-0.3		0.8	V
۷IL			$V_{CC} = V_{IN} = 2.5V$	-0.3		0.7	V
I _{IH}	Input High Current	nOE	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μΑ
IIL	Input Low Current	nOE	V_{CC} = 3.465V or 2.625V, V_{IN} = 0V	-10			μΑ

Table 4E. LVCMOS/LVTTL DC Characteristic, V_{CC} = 3.3V ± 5% or 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
4	Output Frequency Q, nQ		15.476		866.67	MHz
fout	Output Frequency Q, NQ		975		1,300	MHz
f _l	Initial Accuracy	Measured @ 25°C			±10	ppm
		Option code = A or B			±100	ppm
f _S	Temperature Stability	Option code = E or F			±50	ppm
		Option code = K or L			±20	ppm
f	Aging	Frequency drift over 10 year life			±3	ppm
f _A	Aging	Frequency drift over 15 year life			±5	ppm
		Option code A, B (10 year life)			±113	ppm
f _T	Total Stability	Option code E, F (10 year life)			±63	ppm
		Option code K, L (10 year life)			±33	ppm
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NOTE 1				30	ps
<i>t</i> jit(per)	RMS Period Jitter; NOTE 1			1.9	2.8	ps
	RMS Phase Jitter (Random); Fractional PLL feedback and f _{XTAL} = 100MHz (2xxx order codes)	$\begin{array}{l} 17 MHz \leq f_{OUT} \leq 1300 MHz, \\ NOTE \ 2, \ 3, \ 4 \end{array}$		0.497	0.882	ps
	RMS Phase Jitter (Random); Integer PLL feedback and f _{XTAL} = 100MHz (1xxx order codes)	$\begin{array}{l} \text{500MHz} \leq f_{OUT} \leq 1300\text{MHz},\\ \text{NOTE 2, 3, 4} \end{array}$		0.232	0.322	ps
		$125 MHz \leq f_{OUT} < 500 MHz, \\ NOTE 2, 3, 4$		0.250	0.384	ps
<i>t</i> jit(Ø)		$\begin{array}{l} 17 MHz \leq f_{OUT} < 125 MHz, \\ NOTE \ 2, \ 3, \ 4 \end{array}$		0.275	0.405	ps
		f _{OUT} = 156.25MHz, NOTE 2, 3, 4		0.242	0.311	ps
		f _{OUT} = 156.25MHz, NOTE 2, 3, 5		0.275	0.359	ps
	RMS Phase Jitter (Random) Fractional PLL feedback and f _{XTAL} = 114.285MHz (0xxx order codes)	17MHz ≤ f _{OUT} ≤ 1300MHz, NOTE 2, 3, 4		0.474	0.986	ps
Φ _N (100)	Single-side band phase noise, 100Hz from Carrier	156.25MHz		-92		dBc/Hz
Φ _N (1k)	Single-side band phase noise, 1kHz from Carrier	156.25MHz		-120		dBc/Hz
Φ _N (10k)	Single-side band phase noise, 10kHz from Carrier	156.25MHz		-131		dBc/Hz
Φ _N (100k)	Single-side band phase noise, 100kHz from Carrier	156.25MHz		-138		dBc/Hz
Ф _N (1М)	Single-side band phase noise, 1MHz from Carrier	156.25MHz		-139		dBc/H
Φ _N (10M)	Single-side band phase noise, 10MHz from Carrier	156.25MHz		-154		dBc/Hz
t _R / t _F	Output Rise/Fall Time	20% to 80%	50		450	ps
odc	Output Duty Cycle		47		53	%
t _{STARTUP}	Device startup time after power up				20	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium

has been reached under these conditions.

NOTE: XTAL parameters (initial accuracy, temperature stability, aging and total stability) are guaranteed by manufacturing.

NOTE 1: This parameter is defined in accordance with JEDEC standard 65.


NOTE 2: Refer to the phase noise plot.

NOTE 3: Please see the FemtoClockNG Ceramic 5x7 Modules Programming guide for more information on PLL feedback modes and the optimum configuration for phase noise. Integer PLL feedback is the default operation for the dddd = 1xxx order codes.

NOTE 4: Integration range: 12kHz - 20MHz.


NOTE 5: Integration range: 1kHz - 40MHz.

Typical Phase Noise at 156.25MHz (12kHz - 20MHz)




Offset Frequency (Hz)


Parameter Measurement Information




2.5V LVPECL Output Load Test Circuit




RMS Phase Jitter




Output Duty Cycle/Pulse Width/Period



3.3V LVPECL Output Load Test Circuit




Output Rise/Fall Time



Cycle-to-Cycle Jitter

Parameter Measurement Information, continued



RMS Period Jitter

Applications Information

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 1A and 1B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 1A. 3.3V LVPECL Output Termination




Figure 1B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 2A and Figure 2B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CC} – 2V. For V_{CC} = 2.5V, the V_{CC} – 2V is very close to ground




Figure 2A. 2.5V LVPECL Driver Termination Example




Figure 2C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 2B can be eliminated and the termination is shown in *Figure 2C.*




Figure 2B. 2.5V LVPECL Driver Termination Example

Schematic Layout

Figure 3 shows an example IDT8N3S272 application schematic. The schematic example focuses on functional connections and is intended as an example only and may not represent the exact user configuration. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. For example nOE can be configured from an FPGA instead of set with pullup and pulldown resistors as shown.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise, so to achieve optimum jitter performance isolation of the V_{CC} pin from power supply is required. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1µF

capacitor on the V_{CC} pin must be placed on the device side with direct return to the ground plane though vias. The remaining filter components can be on the opposite side of the PCB.

Power supply filter component recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.




Figure 3. IDT8N3S272 Schematic Example

Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8N3S272. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8N3S272 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{CC} = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 148mA = 512.82mW
- Power (outputs)_{MAX} = 34.2mW/Loaded Output pair

Total Power_MAX (3.465V, with all outputs switching) = 512.82mW + 32mW = 544.82mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 49.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.545W * 49.4^{\circ}C/W = 111.9^{\circ}C$. This is below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 6 Lead Ceramic VFQFN, Forced Convection

θ _{JA} by Velocity			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	42.1°C/W

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 4.




Figure 4. LVPECL Driver Circuit and Termination

To calculate power dissipation per output pair due to loading, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.8V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.8V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.6V$ ($V_{CC_MAX} - V_{OL_MAX}$) = 1.6V

Pd_H is power dissipation when the output drives high.

 $\ensuremath{\mathsf{Pd}_L}$ is the power dissipation when the output drives low.

 $\begin{array}{l} \mathsf{Pd}_{-}\mathsf{H} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.8\mathsf{V})/50\Omega] * 0.8\mathsf{V} = 19.2\mathsf{mW} \end{array}$

 $\begin{array}{l} \mathsf{Pd}_{-L} = [(\mathsf{V}_{\mathsf{OL}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - 1.6\mathsf{V})/50\Omega] * 1.6\mathsf{V} = \textbf{12.8mW} \end{array}$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 32mW$

Reliability Information


Table 7. θ_{JA} vs. Air Flow Table for a 6-lead Ceramic 5mm x 7mm Package

θ_{JA} vs. Air Flow			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	42.1°C/W

Transistor Count

The transistor count for IDT8N3S272 is: 47,511

Package Outline and Package Dimensions




Ordering Information for FemtoClock NG Ceramic-Package XO and VCXO Products

The programmable VCXO and XO devices support a variety of devices options such as the output type, number of default frequencies, power supply voltage, ambient temperature range and the frequency accuracy. The device options, default frequencies and default VCXO pull range must be specified at the time of order and are programmed by IDT before the shipment. Table 7 specifies the available order codes, including the device options. Example part number: the order code 8N3S270FD-0001CDI specifies a

programmable XO with a voltage supply of 2.5V, a \pm 50 ppm crystal frequency accuracy, industrial temperature range, a lead-free (6/6 RoHS) 6-lead ceramic 5mm x 7mm x 1.55mm package and is factory-programmed to the default frequencies of 100MHz.

Other default frequencies and order codes are available from IDT on request.

Table 8. Order Codes



NOTE: For order information, see the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.