

DATASHEET

General Description


The IDT8N0Q001 is a Quad-Frequency Programmable Clock Oscillator with very flexible frequency programming capabilities. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance. The device accepts 2.5V or 3.3V supply and is packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the 4 default power-up frequencies set by the FSEL0 and FSEL1 pins, the IDT8N0Q001 can be programmed via the I²C interface to output clock frequencies between 15.476 to 260MHz to a very high degree of precision with a frequency step size of 435.9Hz ÷ N(N: PLL post divider). Since the FSEL0 and FSEL1 pins are mapped to 4 independent PLL M and N divider registers (P. MINT, MFRAC and N), reprogramming those registers to other frequencies under control of FSEL0 and FSEL1 is supported. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.


Features

- Fourth generation FemtoClock[®] NG technology
- · Programmable clock output frequency from 15.476MHz to 260MHz
- Four power-up default frequencies (see part number order codes), re-programmable by I²C
- I²C programming interface for the output clock frequency and internal PLL control registers
- Frequency programming resolution is 435.9Hz ÷ N
- One 2.5V, 3.3V LVCMOS clock output
- Two control inputs for the power-up default frequency
- LVCMOS/LVTTL compatible control inputs
- RMS phase jitter @ 156.25MHz (12kHz 20MHz): 0.250ps (typical)
- RMS phase jitter @ 156.25MHz (1kHz 40MHz): 0.290ps (typical)
- 2.5V or 3.3V supply
- -40°C to 85°C ambient operating temperature
- · Available in Lead-free (RoHS 6) package

Block Diagram



Pin Assignment



IDT8N0Q001 Rev H 10-lead ceramic 5mm x 7mm x 1.55mm package body **CD Package Top View**



Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Name	Ту	ре	Description
1, 7	DNU			Do not use. Do not connect
2	OE	Input	Pullup	Output enable pin. See Table 3B for function. LVCMOS/LVTTL interface levels.
3	GND	Power		Power supply ground
4, 5	FSEL0, FSEL1	Input	Pulldown	Default frequency select pins. LVCMOS/LVTTL interface levels. Refer to the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document for default frequency order codes.
6	Q	Output		Clock output. LVCMOS interface levels.
8	V _{DD}	Power		Positive supply pin.
9	SDATA	Input	Pullup	I ² C Data Input. LVCMOS/LVTTL interface levels.
10	SCLK	Input	Pullup	I ² C Clock Input. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance		OE, SDATA, SCLK, FSEL[0:1]		4		pF
C _{PD}	Power Dissipation Capacitance		V _{DD} = 3.465V or 2.625V		8		pF
R _{PULLUP}	Input Pullup Resistor				50		kΩ
R _{PULLDOWN}	Input Pulldown Resis	stor			50		kΩ
Ь	Output Impedance	Q	V _{DD} = 3.3V		15		Ω
R _{OUT}	Output Impedance	Q	V _{DD} = 2.5V		19		Ω

Function Tables

Table 3A. Default Frequency Selection

Inj	out	
FSEL1	FSEL0	Operation
0 (default)	0 (default)	Default frequency 0
0	1	Default frequency 1
1	0	Default frequency 2
1	1	Default frequency 3

NOTE: The default frequency is the output frequency after power-up. One of four default frequencies is selected by FSEL[1:0]. See programming section for details.


Table 3B. OE Configuration

Input	
OE	Output Enable
0	Output Q are in high-impedance state.
1 (default)	Output is enabled.

NOTE: OE is an asynchronous control.



Block Diagram with Programming Registers





Principles of Operation

The block diagram consists of the internal 3^{rd} overtone crystal and oscillator which provide the reference clock f_{XTAL} of either 114.285 MHz or 100 MHz. The PLL includes the FemtoClock NG VCO along with the Pre-divider (P), the feedback divider (M) and the post divider (N). The P, M, and N dividers determine the output frequency based on the f_{XTAL} reference and must be configured correctly for proper operation. The feedback divider is fractional supporting a huge number of output frequencies. The configuration of the feedback divider to integer-only values results in an improved output phase noise characteristics at the expense of the range of output frequencies. In addition, internal registers are used to hold up to four different factory pre-set P, M, and N configuration settings. These default pre-sets are stored in the P registers at power-up. Each configuration is selected via the FSEL[1:0] pins and can be read back using the SCLK and SDATA pins.

The user may choose to operate the device at an output frequency different than that set by the factory. After power-up, the user may write new P, N and M settings into one or more of the four configuration registers and then use the FSEL[1:0] pins to select the newly programmed configuration. Note that the I²C registers are volatile and a power supply cycle will reload the pre-set factory default conditions.

If the user does choose to write a different P, M, and N configuration, it is recommended to write to a configuration which is not currently selected by FSEL[1:0] and then change to that configuration after the I^2 C transaction has completed. Changing the FSEL[1:0] controls results in an immediate change of the output frequency to the selected register values. The P, M, and N frequency configurations support an output frequency range 15.476MHz to 260MHz.

The devices use the fractional feedback divider with a delta-sigma modulator for noise shaping and robust frequency synthesis capability. The relatively high reference frequency minimizes phase noise generated by frequency multiplication and allows more efficient shaping of noise by the delta-sigma modulator.

The output frequency is determined by the 2-bit pre-divider (P), the feedback divider (M) and the 7-bit post divider (N). The feedback divider (M) consists of both a 7-bit integer portion (MINT) and an 18-bit fractional portion (MFRAC) and provides the means for high-resolution frequency generation. The output frequency f_{OUT} is calculated by:

$$f_{OUT} = f_{XTAL} \cdot \frac{1}{P \cdot N} \cdot \left[MINT + \frac{MFRAC + 0.5}{2^{18}} \right]$$

The four configuration registers for the P, M (MINT & MFRAC) and N dividers which are named Pn, MINTn, MFRACn and Nn with n=0 to 3. "n" denominates one of the four possible configurations.

As identified previously, the configurations of P, M (MINT & MFRAC) and N divider settings are stored the I^2C register, and the configuration loaded at power-up is determined by the FSEL[1:0] pins.

Table 4. Frequency Selection

Inp	out		
FSEL1	FSEL0	Selects	Register
0 (def.)	0 (def.)	Frequency 0	P0, MINT0, MFRAC0, N0
0	1	Frequency 1	P1, MINT1, MFRAC1, N1
1	0	Frequency 2	P2, MINT2, MFRAC2, N2
1	1	Frequency 3	P3, MINT3, MFRAC3, N3

Frequency Configuration

An order code is assigned to each frequency configuration programmed by the factory (default frequencies). For available order codes, see the *FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information* document.

For more information and guidelines on programming of the device for custom frequency configurations, the register description, the selection of fractional and integer-feedback configurations and the serial interface description, see the *FemtoClock NG Ceramic 5x7 Module Programming Guide*.



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	3.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, V _O (LVCMOS)	-0.5V to V _{DD} + 0.5V
Outputs, I _O (SDATA)	10mA
Package Thermal Impedance, θ _{JA}	49.4°C/W (mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 5A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current	No Load, OE = Low		127	145	mA

Table 5B. Power Supply DC Characteristics, V_{DD} = 2.5V \pm 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current	No Load, OE = Low		123	140	mA



Table 5C. LVCMOS/LVTTL DC Characteristic, $V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
.,	Input High	OE, SCLK,	V _{DD} = 3.3V	2		V _{DD} + 0.3	V
	Voltage	SDATA FSEL [1:0]	V _{DD} = 2.5V	1.7		V _{DD} + 0.3	V
.,	Input Low	OE, SCLK,	V _{DD} = 3.465V	-0.3		0.8	V
V _{IL}	Voltage	SDATA FSEL [1:0]	V _{DD} = 2.5V	-0.3		0.7	V
		OE	V _{DD} = V _{IN} = 3.465V or 2.625V			10	μA
I _{IH}	Input High Current	SDATA, SCLK	V _{DD} = V _{IN} = 3.465V or 2.625V			5	μА
Ganon		FSEL0, FSEL1	V _{DD} = V _{IN} = 3.465V or 2.625V			150	μA
		OE	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-500			μA
I _{IL}	Input Low Current	SDATA, SCLK	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-150			μA
		FSEL0, FSEL1	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-5			μA
V	Output High	Q	V _{DD} = 3.465V	2.4			V
V _{OH}	Voltage	Q	V _{DD} = 2.625	1.7			V
V _{OL}	Output Low Voltage	Q	V _{DD} = 3.6V or 2.625			0.4	V



AC Electrical Characteristics

Table 6. AC Characteristics, V_{DD} = 3.3V ± 5% or 2.5V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency Q, nQ	<i>P</i> =1, <i>N</i> = 10126	15.476		260	MHz
f _l	Initial Accuracy	Measured at 25°C at final test			±10	ppm
		Option code = A or B			±100	ppm
f _S Tempe	Temperature Stability	Option code = E or F			±50	ppm
		Option code = K or L			±20	ppm
f	Aging	Frequency drift over 10 year life			±3	ppm
f _A	Aging	Frequency drift over 15 year life			±5	ppm
		Option code A or B (10 year life)			±113	ppm
f_{T}	Total Stability	Option code E or F (10 year life)			±63	ppm
		Option code K or L (10 year life)			±33	ppm
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1	$V_{DD} = 3.3V$		7	20	ps
ijit(CC)	Cycle-to-Cycle ditter, NOTE 1	V _{DD} = 2.5V		9	24	ps
tjit(per)	Period Jitter; NOTE 1	$V_{DD} = 3.3V$		2	4	ps
ıjıt(per)	Feriod Sitter, NOTE 1	V _{DD} = 2.5V		3	5	ps
	RMS Phase Jitter (Random); f _{XTAL} = 114.285MHz (0xxx order codes)	17MHz \leq f _{out} \leq 260MHz, Integration Range: 12kHz - 20MHz; NOTE 3, 4			1.360	ps
$\begin{array}{c} \text{fjit}(\varnothing) & \begin{array}{c} f_{XT} \\ (1x) \end{array} \\ \\ \text{RM} \\ \text{Fra} \\ f_{XT} \end{array}$	RMS Phase Jitter (Random); f _{XTAL} = 100MHz	156.25MHz, Integration Range: 12kHz - 20MHz; NOTE 2		0.250	0.285	ps
	(1xxx order codes)	156.25MHz, Integration Range: 1kHz - 40MHz		0.290	0.400	ps
	RMS Phase Jitter (Random); Fractional PLL feedback and f _{XTAL} = 100.000MHz (2xxx order codes)	$17 \text{MHz} \leq f_{out} \leq 260 \text{MHz},$ Integration Range: 12kHz - 20MHz; NOTE 3, 4			1.000	ps
Φ _N (100)	Single-side band phase noise, 100Hz from Carrier	156.25MHz		-94		dBc/Hz
Φ _N (1k)	Single-side band phase noise, 1kHz from Carrier	156.25MHz		-119.7		dBc/Hz
Φ _N (10k)	Single-side band phase noise, 10kHz from Carrier	156.25MHz		-129.6		dBc/Hz
Φ _N (100k)	Single-side band phase noise, 100kHz from Carrier	156.25MHz		-137.8		dBc/Hz
Φ _N (1M)	Single-side band phase noise, 1MHz from Carrier	156.25MHz		-139		dBc/Hz
Φ _N (10M)	Single-side band phase noise, 10MHz from Carrier	156.25MHz		-154.16		dBc/Hz
+ /+	Output Rise/Fall Time	$V_{DD} = 3.3V, 20\% \text{ to } 80\%$	150	330	700	ps
t_R / t_F	Output Hise/Fall Hille	$V_{DD} = 2.5V, 20\% \text{ to } 80\%$	150	410	800	ps
odc	Output Duty Cycle		45	50	55	%
tosc	Oscillator Start-Up Time				20	ms
t _{SET}	Output Frequency Settling Time after FSEL0 and FSEL1 Values are Changed				1	ms

Notes continued on next page.



NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: XTAL parameters (Initial Accuracy, temperature Stability, Aging and Total Stability) are guaranteed by manufacturing.

NOTE 1: This parameter is defined in accordance with JEDEC standard 65.


NOTE 2: Please refer to the phase noise plots.

NOTE 3: Please see the FemtoClock NG Ceramic 5x7 Modules Programming guide for more information on PLL feedback modes and the optimum configuration for phase noise. Phase noise specification is applicable at MFRAC = 0.080 to 0.496 and MFRAC = 0.560 to 0.880.

NOTE 4: Integer PLL feedback is the default operation for the dddd = 1xxx order codes and configures DSM_ENA = 0 and ADC_EN = 0.




Typical Phase Noise at 156.25MHz (12kHz - 20MHz)







Parameter Measurement Information




3.3V LVCMOS Output Load Test Circuit




2.5V LVCMOS Output Load Test Circuit




RMS Phase Jitter



Output Rise/Fall Time




Output Duty Cycle/Pulse Width/Period



Cycle-to-Cycle Jitter



Parameter Measurement Information, continued



Period Jitter

Applications Information

Recommendations for Unused Input Pins

Inputs:

LVCMOS Select Pins

All control pins have internal pulldowns and pullups; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.



Schematic Example

Figure 1 shows an example 8N0Q001 application schematic in which the device is operated at $V_{DD} = +3.3V$. The schematic example focuses on functional connections and is intended as an example only and may not represent the exact user configuration. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. For example OE and FSEL[1:0] can be configured from an FPGA instead of set with pull up and pull down resistors as shown.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise, so to achieve optimum jitter performance isolation of the V_{DD} pin from power supply is required. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the $0.1\mu f$

capacitor on the V_{DD} pin must be placed on the device side with direct return to the ground plane though vias. The remaining filter components can be on the opposite side of the PCB.

Power supply filter component recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.




Figure 1. IDT8N0Q001 Schematic Example



Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8N0Q001. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8N0Q001 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power (core)_{MAX} = V_{DD MAX} * I_{DD} = 3.465V * 145mA = 502.43mW

Total Static Power:

= Power (core)_{MAX} = **502.43mW**

Dynamic Power Dissipation at F_{OUT} (max)

Total Power $(F_{OUT\ MAX}) = [(C_{PD} * N) * Frequency * (V_{DD})^2] = [(8pF * 1) * 260MHz * (3.465V)^2] = 24.97mW$

Total Power

- = Static Power + Dynamic Power Dissipation
- = 502.43mW + 24.97mW
- = 529.903mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 49.4°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.530\text{W} *49.4^{\circ}\text{C/W} = 111^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for a 10-lead Ceramic 5mm x 7mm Package, Forced Convection

θ _{JA} by Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	41.0°C/W			



Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 10-lead Ceramic 5mm x 7mm Package

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	41.0°C/W		

Transistor Count

The transistor count for IDT8N0Q001 is: 47,302



Package Outline and Package Dimensions






Table 9. Device Marking

Marking	Industrial Temperature Range (T _A = -40°C to 85°C)	Commercial Temperature Range (T _A = 0°C to 70°C)
	IDT8N0 Q 001 y H-	IDT8N0 Q 001 y H-
	dddd CDI	dddd CD
	y = Option Code, dddd=Default-Frequency and VCXO Pull Range	

NOTE: For available order codes, see the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document. For more information and guidelines on programming of the device for custom frequency configurations, programming for a specific VCXO pull range, the available APR (absolute pull range), the register description and the serial interface description, see the FemtoClock NG Ceramic 5x7 Module Programming Guide.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.