PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 DATA SHEET

General Description

The IDT5V925BI is a high-performance, low skew, low jitter phase-locked loop (PLL) clock driver. It provides precise phase and frequency alignment of its clock outputs to an externally applied clock input or internal crystal oscillator. The IDT5V925BI has been specially designed to interface with Gigabit Ethernet and Fast Ethernet applications by providing a 125MHz clock from 25MHz input. It can also be programmed to provide output frequencies ranging from 3.125MHz to 80MHz with input frequencies ranging from 3.125MHz to 80MHz.

The IDT5V925BI includes an internal RC filter that provides excellent jitter characteristics and eliminates the need for external components. When using the optional crystal input, the chip accepts a 10-30MHz fundamental mode crystal with a maximum equivalent series resistance of 50Ω . The on-chip crystal oscillator includes the feedback resistor and crystal capacitors (nominal load capacitance is 18pF).

Applications

Ethernet/fast ethernet


Block Diagram

- Router
- Network switches
- SAN
- Instrumentation

Features

- 3V to 3.6V operating voltage
- 3.125MHz to 160MHz output frequency range
- Four programmable frequency LVCMOS/LVTTL outputs
- Input from fundamental crystal oscillator or external source
- Balanced drive outputs ±12mA
- PLL disable mode for low frequency testing
- Select inputs (S[1:0]) for divide selection (multiply ratio of 2, 3, 4, 5, 6, 7 and 8)
- 5V tolerant inputs
- Low output skew/jitter
- External PLL feedback, internal loop filter
- -40°C to 85°C ambient operating temperature
- Available in Lead-free (RoHS 6) package
- For functional replacement device use 8T49N242

Pin Assignment



16 LEAD QSOP 0.194" x 0.236" x 0.058" package body

י 194″ x 0.236″ x 0.058″ package. Q Package Top View






Table 1. Pin Descriptions

Number	Name	Ty	уре	Description
1, 2	S1, S0	Input	Pullup/ Pulldown	Three level divider/mode select pins. Float to MID.
3	GNDQ	Power		Ground supply for PLL.
4	V_{DDQ}	Power		Power supply for PLL.
5	X1 ⁽¹⁾	Input		Crystal oscillator input. Connected to GND if oscillator not required.
6	X2 ⁽¹⁾	Output		Crystal oscillator output. Leave unconnected for clock input.
7	CLKIN	Input		Clock input.
8	FB	Input		PLL feedback input which should be connected to Q/N output pin only. PLL locks onto positive edge of FB signal.
9	ŌĒ	Input		High-Impedance output enable. When asserted HIGH, clock outputs are high impedance.
10, 15	GND	Power		Ground supply for output buffers.
11	Q/N	Output		Programmable divide-by-N clock output.
12, 13, 14	Q0, Q1, Q2	Output		Output at N*CLKIN frequency.
16	V_{DD}	Power		Power supply for output buffers.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

NOTE 1: For best accuracy, use parallel resonant crystal specified for a load capacitance of 18pF.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance	CLKIN, FB, OE		4		pF
C _{PD}	Power Dissipation Capacitance (per output)	V _{DD} = 3.6V		15		pF
R _{PULLUP}	Input Pullup Resistor			47		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			47		kΩ
R _{OUT}	Output Impedance	$V_{DD} = 3.3V \pm 0.3V$		16		Ω



Function Tables

Table 3A. Function Table

	Allowable CLKIN Range (MHz) (1, 2)		Output Frequence	cy Relationships
Output Used for Feedback	Minimum Maximum		Q/N	Q[2:0]
Q/N	25/N	160/N	CLKIN	CLKIN x N

NOTE 1: Operation in the specified CLKIN frequency range guarantees that the VCO will operate in the optimal range of 25MHz to 160MHz. Operation with CLKIN outside specified frequency ranges may result in invalid or out-of-lock outputs.

NOTE 2: Q[2:0] are not allowed to be used as feedback.

Table 3B. Divide Selection Table (1)

S1	S0	Divide-by-N Value	Mode
L	L	Factory	Test (2)
L	M	2	PLL
L	Н	3	PLL
М	L	4	PLL
М	M	5 ⁽³⁾ (default)	PLL
М	Н	6	PLL
Н	L	7	PLL
Н	M	8	PLL
Н	Н	16	TEST ⁽⁴⁾

NOTE 1: H = HIGH, M = MEDIUM, L = LOW.

NOTE 2: Factory Test Mode: operation not specified.

NOTE 3: Ethernet mode (use a 25MHz input frequency and Q/N as feedback).

NOTE 4: Test mode for low frequency testing. In this mode, CLKIN bypasses the VCO (VCO powered down). Frequency must be > 1MHz due to dynamic circuits in the frequency dividers. Q[2:0] outputs are divided by 2 in test mode.



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage to Ground, V _{TERM}	-0.5V to +4.6V
DC Input Voltage, V _{IN}	-0.5V to +4.6V
DC Output Voltage, V _{OUT}	-0.5 to V _{DD} +0.5V
Maximum Power Dissipation, T _A = 85°C	0.55W
Storage Temperature, T _{STG}	-65°C to +150°C
Package Thermal Impedance, θ_{JA}	72.3°C/W

Operating Conditions

Symbol	Description	Minimum	Typical	Maximum	Units
$V_{\rm DD}$ / $V_{\rm DDQ}$	Power Supply Voltage	3.0	3.3	3.6	V
Та	Operating Temperature	-40	+25	+85	°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 0.3V, \, T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I _{DDQ}	Quiescent Supply Current	$V_{DD} = V_{DDQ} = 3.6V$; CLKIN = 2.5MHz; S[1:0] = MM, \overline{OE} = H, All Outputs Unloaded		2	4	mA
I _{DD}	Static Supply Current	$V_{DD} = V_{DDQ} = 3.6V;$ $S[1:0] = MM, \overline{OE} = H,$ All Outputs Unloaded		83	102	mA
	Dynamic Supply Current	$V_{DD} = V_{DDQ} = 3.6V$, $f_{OUT} = 70$ MHz; $S[1:0] = LM$, $\overline{OE} = GND$, All Outputs Loaded with 50Ω to GND		80	160	mA

NOTE: H = HIGH, M = MEDIUM, L = LOW



Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IL}	Input Low Voltage					0.8	V
V _{IH}	Input High Voltage			2			V
V _{IHH}	Input High Voltage	S[1:0]	3-Level Input Only	V _{DD} - 0.6			V
V_{IMM}	Input Mid Voltage	S[1:0]	3-Level Input Only	V _{DD} /2 - 0.3		$V_{DD}/2 + 0.3$	V
$V_{ILL}^{(1)}$	Input Low Voltage	S[1:0]	3-Level Input Only			0.6	V
I _{IN} ⁽¹⁾	Input Leakage Current	CLKIN, FB	$V_{IN} = V_{DD}$ or GND, $V_{DD} = Max$.	-5		+5	μA
			V _{IN} = V _{DD,} HIGH Level			200	μA
I ₃ ⁽¹⁾	3-Level Input DC Current	S[1:0]	V _{IN} = V _{DD} /2 _, MID Level	-50		+50	μA
	Do canoni		V _{IN} = GND, LOW Level	-200			μA
I _{IH}	Input High Current	•	$V_{IN} = V_{DD}$	-5	0.07	±5	μΑ
V_{OL}	Output Low Voltage		I _{OL} = 12mA		0.15	0.55	V
V_{OH}	Output High Voltage		I _{OH} = -12mA	2.4	2.8		V

NOTE: Conditions apply unless otherwise specified.

NOTE 1: These inputs are normally wired to V_{DD_i} GND, or unconnected. If the inputs are switched in real time, the function and timing of the outputs may glitch, and the PLL may require an additional lock time before all the datasheet limits are achieved.

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	I	
Frequency		10		30	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.



AC Electrical Characteristics

Table 6A. AC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
t _R / t _F	Rise and Fall Time; NOT	E 1	0.8V to 2V		0.7	1.8	ns
odc	Output Duty Cycle; NOTE 1, 2			44		56	%
t _{PD}	Propagation Delay; NOTE 1, 2	CLKIN to FB		50		450	ps
Output-to-Output Skew;	Output-to-Output Skew;	Q[2:0]				110	ps
isk(O)	tsk(o) NOTE 1, 3, 4	Q/N - Q[2:0]				450	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1, 3					300	ps
f _{OUT}	Output Frequency			25		160	MHz

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: JEDEC Standard 65.

NOTE 1: Guaranteed by design but not production tested.

NOTE 2: Measured from $V_{DD}/2$ of the input crossing point to the output at $V_{DD}/2$.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DD}/2.

Table 6B. Input Timing Requirements, $T_A = -40^{\circ}C$ to $85^{\circ}C$


Symbol	Parameter	Test Conditions	Minimum	Maximum	Units
fosc	Crystal Oscillator Frequency		10	30	MHz
f _{IN}	Input Frequency		25/N	160/N	MHz




Parameter Measurement Information




LVCMOS Output Load AC Test Circuit



Output Skew



Cycle-to-Cycle Jitter




Input and Output Test Waveforms

Propagation Delay



Parameter Measurement Information, continued



Output Duty Cycle/Pulse Width/Period

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLKIN Input

For applications not requiring the use of a clock input, but using the crystal interface, the CLKIN input has to be connected to X2 (output of the crystal oscillator). See Figure 3.

Crystal Inputs

For applications not requiring the use of the crystal oscillator, X2 should be left floating and X1 and should be tied to ground. See Figure 2.

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mbox{k}\Omega$ resistor can be used.

Outputs:

LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no trace attached.

How to Use the IDT5V925BI

The IDT5V925BI is a general-purpose phase-locked loop (PLL) that can be used as a zero delay buffer or a clock multiplier. It generates three outputs at the VCO frequency and one output at the VCO frequency divided by n, where n is determined by the Mode/ Frequency Select input pins S0 and S1. The PLL will adjust the VCO frequency (within the limits of the Function Table) to ensure that the input frequency equals the Q/N frequency.

The IDT5V925BI can accept two types of input signals. The first is a reference clock generated by another device on the board which needs to be reproduced with a minimal delay between the incoming clock and output. The second is an external crystal. When used in the first mode, the crystal input (X1) should be tied to ground and the crystal output (X2) should be left unconnected.

By connecting Q/N to FB (see *Figure 1*), the IDT5V925BI not only becomes a zero delay buffer, but also a clock multiplier. With proper selection of S0 and S1, the Q0–Q2 outputs will generate two, three, or up to eight times the input clock frequency. Make sure that the input and output frequency specifications are not violated (refer to Function Table). There are some applications where higher fan-out is required. These kinds of applications could be addressed by using the IDT5V925BI in conjunction with a clock buffer such as the 49FCT3805. *Figure 2* shows how higher fan-out with different clock rates can be generated.




Figure 1




Figure 2

By connecting one of the 49FCT3505 outputs to the FB input of the IDT5V925BI, the propagation delay from CLKIN to the output of the 49FCT3505 will be nearly zero. To ensure PLL stability, only one 49FCT3505 should be included between Q/N and FB.

The second way to drive the input of the IDT5V925BI is via an external crystal. When connecting an external crystal to pins 5 and 6, the X2 pin must be shorted to the CLKIN (pin 7) as shown in *Figure 3*. To reduce the parasitic between the external crystal and the IDT5V925BI, it is recommended to connect the crystal as close as possible to the X1 and X2 pins.




Figure 3

One of the questions often asked is what is the accuracy of our clock generators? In applications where clock synthesizers are used, the terms frequency accuracy and frequency error are used interchangeably. Here, frequency accuracy (or error) is based on two factors. One is the input frequency and the other is the multiplication factor. Clock multipliers (or synthesizers) are governed by the equation:

$$FOUT = \frac{M}{N} \times FIN$$

Where "M" is the feedback divide and "N" is the reference divide. If the ratio of M/N is not an integer, then the output frequency will not be an exact multiple of the input. On the other hand, if the ratio is a whole number, the output clock would be an exact multiple of the input. In the case of IDT5V925BI, since the reference divide ("N") is "1", the equation is a strong function of the feedback divide ("M"). In addition, since the feedback is an integer, the output frequency error (or accuracy) is merely a function of how accurate the input is. For instance, IDT5V925BI could accept two forms of input, one from a crystal oscillator (see Figure 1) and the other from a crystal (see Figure 3). By using a 20MHz clock with a multiplication factor of 5 (with an accuracy of ± 30 parts per million), one can easily have three copies of 100MHz of clock with ± 30 ppm of accuracy. Frequency accuracy is defined by the following equation:

Where measured frequency is the average frequency over certain number of cycles (typically 10,000) and the nominal frequency is the desired frequency.



Schematic Examples

Figures 4A and 4B show an examples of IDT5V925BI application schematic. In Figure 4A example, the device is operated at $V_{DD} = V_{DDQ} = 3.3V$. The 18pF parallel resonant 25MHz crystal is used. The load capacitance, C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will required adjusting

C1 and C2. In Figure 4B example, the LVCMOS clock reference input is used.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The IDT5V925BI provides separate power supplies to isolate from coupling into the internal PLL.




Figure 4A. IDT5V925BI Application Schematic with Crystal Input Reference



Schematic Examples, continued




Figure 4B. IDT5V925BI Application Schematic with LVCMOS Reference Clock Input

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz.

If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.



Power Considerations

This section provides information on power dissipation and junction temperature for the IDT5V925BI. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT5V925Bl is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 0.3V = 3.6V$, which gives worst case results.

The maximum current at 85°C is as follows:

$$\begin{split} &I_{DD_MAX(Static)} = 102\text{mA} \\ &I_{DDQ_MAX} = 4\text{mA} \\ &C_L = 5\text{pF} \\ &N = \text{number of outputs} \\ &C_{PD} = 15\text{pF} \end{split}$$

Core Output Power Dissipation

• Power (core)_{MAX} = V_{DD_MAX} * ($I_{DD_MAX(Static)} + I_{DDQ_MAX}$) = 3.6V *(102mA + 4mA) = **382mW**

LVCMOS Output Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to Loading 50Ω to $V_{DD}/2$ Output Current $I_{OUT} = V_{DD\ MAX}$ / [2 * $(50\Omega + R_{OUT})$] = 3.6V / [2 * $(50\Omega + 16\Omega)$] = **27.3mA**
- Power Dissipation on the R_{OUT} per LVCMOS output Power $(R_{OUT}) = R_{OUT} * (I_{OUT})^2 = 16\Omega * (27.3mA)^2 = 11.9mW$ per output
- Total Power Dissipation on the R_{OUT}

Total Power (R_{OUT}) = 11.9mW * 3 = **35.7mW**

Dynamic Power Dissipation

• Dynamic Power Dissipation at 160MHz

Total Power (160MHz) = $[(C_{PD} + C_L) * N) * Frequency * (V_{DD})^2] = [(15pF + 5pF) * 3) * 160MHz * (3.6V)^2] = 124.4mW$

Total Power Dissipation

- Total Power
 - = Power (core) + Total Power (R_{OUT}) + Total Power (160MHz)
 - = 382mW + 35.7mW + 124.4mW
 - = 542mW



2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 72.3°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.542\text{W} * 72.3^{\circ}\text{C/W} = 124.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 16-lead QSOP, Forced Convection

$\theta_{\sf JA}$ by Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	72.3°C/W	64.4°C/W	60.0°C/W			



Reliability Information


Table 8. θ_{JA} vs. Air Flow Table for a Q Suffix, 16-lead QSOP


$\theta_{\sf JA}$ by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	72.3°C/W	64.4°C/W	60.0°C/W	




Package Outline and Package Dimensions


Package Outline - Q Suffix for 16 Lead QSOP








SECTION A-A








Table 9. Package Dimensions

JEDEC Variation: AB All Dimensions in Inches					
Symbol	Minimum	Nominal	Maximum		
N	16				
Α	0.061	0.064	.068		
A1	0.004 0.006 0.010				
A2	0.055	0.058	0.061		
D	0.189	0.194	0.196		
E	0.230	0.236	0.244		
E1	0.150	0.155	0.157		
Р	0.274 0.282				
P1	0.142 0.150				
P2	0.175 Basic				
е	0.025 Basic				
Х	0.010 0.018				

Ref. Document: IDT PC/PCG Package Outline, Dwg# PSC-4040



Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
5V925BQGI	IDT5V925BQGI	"Lead-Free" 16 Lead QSOP	Tube	-40°C to 85°C
5V925BQGI8	IDT5V925BQGI	"Lead-Free" 16 Lead QSOP	3000 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



Revision History Sheet

Rev	Table	Page	Description of Change	Date
В		8 10	Applications for Unused I/O Pins application note - corrected Input descriptions. Deleted Overdriving the XTAL Interface application note.	1/21/11
С	10	16	Removed leaded parts from ordering information table	01/07/13
С		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/10/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.