
GENERAL DESCRIPTION

The 9DB306 is a high performance 1-to-6 Differential-to-LVPECL Jitter Attenuator designed for use in PCI Express[™] systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a zero delay buffer may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 9DB306 has 2 PLL bandwidth modes. In low bandwidth mode, the PLL loop BW is about 500kHz and this setting will attenuate much of the jitter from the reference clock input while being high enough to pass a triangular input spread spectrum profile. There is also a high bandwidth mode which sets the PLL bandwidth at 1MHz which will pass more spread spectrum modulation.

For serdes which have x30 reference multipliers instead of x25 multipliers, 5 of the 6 PCI Express outputs (PCIEX1:5) can be set for 125MHz instead of 100MHz by configuring the appropriate frequency select pins (FS0:1). Output PCIEX0 will always run at the reference clock frequency (usually 100MHz) in desktop PC PCI Express Applications.

FEATURES

- Six differential LVPECL output pairs
- One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 140MHz
- Input frequency range: 90MHz 140MHz
- VCO range: 450MHz 700MHz
- Output skew: 135ps (maximum)
- Cycle-to-Cycle jitter: 30ps (maximum)
- RMS phase jitter @ 100MHz, (1.5MHz 22MHz): 3ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- Industrial temperature information available upon request



PIN ASSIGNMENT

	4	28	h yee
Vee 🗖	l'	-	
PCIEXT1 🗖	2	27	PCIEXC0
PCIEXC1 🗖	3	26	PCIEXT0
PCIEXT2 🗖	4	25	FS0
PCIEXC2 🗖	5	24	nCLK
Vcc 🗖	6	23	CLK
nOE0 🗖	7	22	PLL_BW
nOE1 🗖	8	21	
Vcc 🗖	9	20	
PCIEXC3 🗖	10	19	BYPASS
PCIEXT3 🗖	11	18	FS1
PCIEXC4 🗖	12	17	PCIEXT5
PCIEXT4 🗖	13	16	PCIEXC5
Vee 🗖	14	15	Vcc
I			

9DB306

28-Lead TSSOP, 173-MIL 4.4mm x 9.7mm x 0.925mm body package L Package Top View

9DB306

28-Lead, 209-MIL SSOP 5.3mm x 10.2mm x 1.75mm body package F Package Top View

1

BLOCK DIAGRAM

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1, 14, 20	V	Power		Negative supply pins.
2, 3	PCIEXT1, PCIEXC1	Output		Differential output pairs. LVPECL interface levels.
4, 5	PCIEXT2, PCIEXC2	Output		Differential output pairs. LVPECL interface levels.
6, 9, 15, 28	V _{cc}	Power		Core supply pins.
7, 8	nOE0, nOE1	Input	Pulldown	Output enable. When HIGH, forces true outputs (PCIEXTx) to go LOW and the inverted outputs (PCIEXCx) to go HIGH. When LOW, outputs are enabled. LVCMOS/LVTTL interface levels.
10, 11	PCIEXC3, PCIEXT3	Output		Differential output pairs. LVPECL interface levels.
12, 13	PCIEXC4, PCIEXT4	Output		Differential output pairs. LVPECL interface levels.
16, 17	PCIEXC5, PCIEXT5	Output		Differential output pairs. LVPECL interface levels.
18	FS1		Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
19	BYPASS	Input	Pulldown	Bypass select pin. When HIGH, the PLL is in bypass mode, and the device can function as a 1:6 buffer. LVCMOS/LVTTL interface levels.
21	V	Power		Analog supply pin. Requires 24Ω series resistor.
22	PLL_BW	Input	Pullup	Selects PLL Bandwidth input. LVCMOS/LVTTL interface levels.
23	CLK	Input	Pulldown	Non-inverting differential clock input.
24	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. $V_{cc}/2$ default when left floating.
25	FS0	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
26, 27	PCIEXT0, PCIEXC0	Output		Differential output pairs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
	Input Pulldown Resistor			51		kΩ

TABLE 3A. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS0

Inputs	Outputs			
FS0	PCIEX0 PCIEX1 PCIEX2			
0	1	5/4	5/4	
1	1	1	1	

TABLE 3C. OUTPUT ENABLE FUNCTION TABLE, nOE0

Inputs	Outputs
nOE0	PCIEX0:2
0	Enabled
1	Disabled

TABLE 3D. OUTPUT ENABLE				
FUNCTION TABLE, nOE1				
Inputs Outputs				
nOE1	PCIEX3:5			
0	Enabled			
1	Disabled			

TABLE 3B. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS1

Inputs	Outputs				
FS1	PCIEX3 PCIEX4 PCIEX5				
0	1	1	1		
1	5/4	5/4	5/4		

TABLE 3E. PLL BANDWIDTH FUNCTION TABLE

Inputs	Bandwidth		
PLL_BW	Bandwidth		
0	500kHz		
1	1MHz		

TABLE 3F. PLL MODE FUNCTION TABLE

Inputs	PLL Mode
BYPASS	FLL MODE
1	Disabled
0	Enabled

RENESAS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{\rm cc}$	4.6V
Inputs, V	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	49.8°C/W (0 lfpm)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 10\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		2.97	3.3	3.63	V
V	Analog Supply Voltage		V _{cc} – 0.60	3.3	V _{cc}	V
I _{cc}	Power Supply Current				135	mA
	Analog Supply Current				25	mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 10\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	mV
V	Input Low Voltage			-0.3		0.8	mV
I	Input High Current	nOE0, nOE1, FS1, BYPASS	$V_{_{\rm CC}} = V_{_{\rm IN}} = 3.63 V$			150	μA
ін		FS0, PLL_BW				5	μA
I.	Input Low Current	nOE0, nOE1, FS1, BYPASS	$V_{_{\rm CC}} = 3.63 \text{V}, V_{_{\rm IN}} = 0 \text{V}$	-5			μA
IL		FS0, PLL_BW		-150			μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 10\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I III	Input High Current	CLK, nCLK	$V_{cc} = V_{IN} = 3.63V$			150	μA
I _L	Input Low Current	CLK, nCLK	$V_{_{\rm CC}} = 3.63$ V, $V_{_{\rm IN}} = 0$ V			150	μA
V	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V	Common Mode Inpu	t Voltage; NOTE 1, 2		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: V_{μ} should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{μ} .

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 10\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{oh}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V.

TABLE 5A. AC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency				140	MHz
<i>t</i> sk(o)	Output Skew; NOTE 1, 2			55	135	ps
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter, NOTE 2				25	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	Integration Range: 1.5MHz - 22MHz		3		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot following this section.

TABLE 5B. AC CHARACTERISTICS, $V_{cc} = 3.3V \pm 10\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{_MAX}	Output Frequency				140	MHz
<i>t</i> sk(o)	Output Skew; NOTE 1, 2			25	100	ps
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter, NOTE 2				30	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	Integration Range: 1.5MHz - 22MHz		3		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot following this section.




TYPICAL PHASE NOISE AT 100MHz

OFFSET FREQUENCY (Hz)

The illustrated phase noise plot was taken using a low phase noise signal generator, the noise floor of the signal generator is less than that of the device under test.

Using this configuration allows one to see the true spectral purity or phase noise performance of the PLL in the device under test. Due

to the tracking ability of a PLL, it will track the input signal up to its loop bandwidth. Therefore, if the input phase noise is greater than that of the PLL, it will increase the output phase noise performance of the device. It is recommended that the phase noise performance of the input is verified in order to achieve the above phase noise performance.



PARAMETER MEASUREMENT INFORMATION

OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 9DB306 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{cc} and V_{cc} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{cc} pin and also shows that V_{ccc} requires that an additional 24Ω resistor along with a 10µF bypass capacitor be connected to the V_{ccc} pin.




FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_D/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{cc} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{GMR} input requirements. Figures 3A to 3E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples




FIGURE 3A. CLK/nCLK INPUT DRIVEN BY AN IDT LVHSTL DRIVER




FIGURE 3C. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3E. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE

only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for IDT LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3B. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used




FIGURE 4A. LVPECL OUTPUT TERMINATION

to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

SCHEMATIC EXAMPLE

Figure 5 shows an example of 9DB306 application schematic. In this example, the device is operated at $V_{cc} = 3.3$ V. The decoupling capacitor should be located as close as possible to the power pin. The input is driven by a HCSL driver. For LVPECL output

drivers, one of terminations approaches is shown in this schematic. For additional termination approaches, please refer to the LVPECL Termination Application Note.




FIGURE 5. EXAMPLE OF 9DB306 SCHEMATIC

Power Considerations

This section provides information on power dissipation and junction temperature for the 9DB306. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 9DB306 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 10\% = 3.63V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.63V * 135mA = **490.1mW**
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 6 * 30mW = 180mW

Total Power $_{Max}$ (3.63V, with all outputs switching) = 490.1mW + 180mW = 670.1mW

2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 43.9°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: $70^{\circ}C + 0.670W * 43.9^{\circ}C/W = 99.4^{\circ}C$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} for 28-pin TSSOP, Forced Convection

θ_{JA} by Velocity (L	inear Feet per	[·] Minute)	
Single-Layer PCB, JEDEC Standard Test Boards	0 82.9°C/W	200 68.7°C/W	500 60.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	49.8°C/W	43.9°C/W	41.2°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high, $V_{OUT} = V_{OH, MAX} = V_{CC, MAX} - 0.9V$

$$(V_{\text{CC}_{MAX}} - V_{OH_{MAX}}) = 0.9V$$

• For logic low, $V_{\text{OUT}} = V_{\text{OL}_{MAX}} = V_{\text{CC}_{MAX}} - 1.7V$

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{\text{OH}_{MAX}} - (V_{\text{CC}_{MAX}} - 2V))/R_{l}] * (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}) = [(2V - (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}))/R_{l}] * (V_{\text{CC}_{MAX}} - V_{\text{OH}_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8 \text{mW}$

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{cc_{MAX}} - 2V))/R_{l}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{cc_{MAX}} - V_{ol_{MAX}}))/R_{l}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

TABLE 7A. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table For 28 Lead TSSOP Package

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	82.9°C/W	68.7°C/W	60.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	49.8°C/W	43.9°C/W	41.2°C/W

TABLE 7B. $\boldsymbol{\theta}_{_{JA}} \text{vs. Air Flow Table For 28 Lead SSOP Package}$


θ_{JA} by Velocity (Linear Feet per Minute)						
Multi-Layer PCB, JEDEC Standard Test Boards	0 49°C/W	200 36°C/W	500 30°C/W			

TRANSISTOR COUNT

The transistor count for 9DB306 is: 2190

PACKAGE OUTLINE - G SUFFIX FOR 28 LEAD TSSOP

PACKAGE OUTLINE - F SUFFIX FOR 28 LEAD SSOP






TABLE 8A. PACKAGE DIMENSIONS

0/4/201	Millin	neters	
SYMBOL	Minimum	Maximum	
Ν	28		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
с	0.09	0.20	
D	9.60	9.80	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 I	BASIC	
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 8B. PACKAGE DIMENSIONS

CYMDOL	Millin	neters
SYMBOL	Minimum	Maximum
N	2	8
A		2.0
A1	0.05	
A2	1.65	1.85
b	0.22	0.38
С	0.09	0.25
D	9.90	10.50
E	7.40	8.20
E1	5.0	5.60
е	0.65 BASIC	
L	0.55	0.95
α	0°	8°

Reference Document: JEDEC Publication 95, MO-150

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
9DB306BLLF	ICS9DB306BLLF	28 Lead "Lead-Free" TSSOP	Tube	0°C to 70°C
9DB306BLLFT	ICS9DB306BLLF	28 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C
9DB306BFLF	ICS9DB306BFLF	28 Lead "Lead-Free" SSOP	Tube	0°C to 70°C
9DB306BFLFT	ICS9DB306BFLF	28 Lead "Lead-Free" SSOP	tape & reel	0°C to 70°C

			REVISION HISTORY SHEET	
Rev	Table	Page	Description of Change	Date
Α	T3F	2	Added PLL Mode Function Table.	4/7/05
В	T4A	3 6	Power Supply Table - minimum V _{CCA} changed from 3.135V to V _{CC} - 0.60V, and maximum set to V _{CC} . Corrected <i>3.3V Output Load AC Test Circuit diagram</i> to correspond with Power Supply table.	6/16/06
		8	Added Recommendations for Unused Input and Output Pins.	
	Т9	15	Ordering Information Table - added lead-free SSOP part number.	
В		1	Features Section - added Input Frequency Range and VCO Range bullets.	7/14/06
С	Τ5	4	Changed power supply from 3.3V±5% to 3.3V±10% throughout the datasheet. AC Characteristics Table - changed Output Skew from 55ps typ./135ps max. to 25ps typ./100ps max. Changed Cycle-toCycle Jitter from 25ps max. to 30ps max. Changed Output Duty Cycle from 48% min./52% max. to 47% min./53% max. Power Considerations - correct Power Dissipation to coincide with the power supply change.	9/22/06
С	T4C T5A - T5B T9	3 4 7 8 9 15	Differential DC Characteristics Table - updated notes. AC Characteristics Tables - added thermal note. Power Supply Filtering Techniques - deleted last line " The 10ohm resistor can also be replaced by a ferrite bead." Updated Differential Clock Input Interface section. Updated Figures 4A and 4B. Ordering Information Table - deleted ICS prefix in Part/Order Number column. Added 28 Lead SSOP Lead-free marking.	8/13/09
С		14	Package Information - Table 8A and 8B corrected D and N dimensions.	3/14/12
С	Т9	15	Ordering Information - removed leaded devices. Updated data sheet format.	7/24/15
С	Т9	15	Ordering Information - removed quantities in tape and reel. Deleted LF note below table. Updated header and footer.	2/18/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.