

1.8V Low-Power Wide-Range Frequency Clock Driver

Recommended Application:

- DDR2 Memory Modules / Zero Delay Board Fan Out
- Provides complete DDR DIMM logic solution with ICSSSTU32864/SSTUF32864/SSTUF32866/SSTUA32864/SSTUA32866/SSTUA32S868/SSTUA32S865/SSTUA32S869


Product Description/Features:

- Double the drive of the standard 97U877 device
- Low skew, low jitter PLL clock driver
- 1 to 5 differential clock distribution (SSTL_18)
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- Auto PD when input signal is at a certain logic state

Switching Characteristics:


- Period jitter: 40ps
- Half-period jitter: 60ps
- CYCLE - CYCLE jitter 40ps
- OUTPUT - OUTPUT skew: 40ps

Block Diagram



* The Logic Detect (LD) powers down the device when a logic low is applied to both CLK_INT and CLK_INC.

Pin Configuration



28-Ball BGA
Top View

Ball Assignments

	1	2	3	4	5
A	CLKT0	CLKC0	CLKC1	CLKT1	FB_INT
B	CK_INT	V _{DD}	NB	V _{DD}	FB_INC
C	CK_INC	OE	V _{DD}	OS	FB_OUTC
D	AGND	GND	V _{DD}	GND	FB_OUTT
E	AVDD	GND	NB	GND	CLKT2
F	CLKC4	CLKT4	CLKC3	CLKT3	CLKC2

Pin Descriptions

Terminal Name	Description	Electrical Characteristics
AGND	Analog Ground	Ground
AV _{DD}	Analog power	1.8 V nominal
CLK_INT	Clock input with a (10K-100K Ohm) pulldown resistor	Differential input
CLK_INC	Complementary clock input with a (10K-100K Ohm) pulldown resistor	Differential input
FB_INT	Feedback clock input	Differential input
FB_INC	Complementary feedback clock input	Differential input
FB_OUTT	Feedback clock output	Differential output
FB_OUTC	Complementary feedback clock output	Differential output
OE	Output Enable (Asynchronous)	LVCMOS input
OS	Output Select (tied to GND or V _{DDQ})	LVCMOS input
GND	Ground	Ground
V _{DDQ}	Logic and output power	1.8V nominal
CLKT[0:4]	Clock outputs	Differential outputs
CLKC[0:4]	Complementary clock outputs	Differential outputs
NB	No ball	

The PLL clock buffer, **ICS97U2A845A**, is designed for a V_{DDQ} of 1.8 V, a AV_{DD} of 1.8 V and differential data input and output levels. Package options include a plastic 28-ball VFBGA.

ICS97U2A845A is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to five differential pair of clock outputs (CLKT[0:4], CLKC[0:4]) and one differential pair feedback clock outputs (FB_OUTT, FBOUTC). The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT, FB_INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD). When OE is low, the outputs (except FB_OUTT/FB_OUTC) are disabled while the internal PLL continues to maintain its locked-in frequency. OS (Output Select) is a program pin that must be tied to GND or V_{DDQ}. When OS is high, OE will function as described above. When OS is low, OE has no effect on CLKT3/CLKC3 (they are free running in addition to FB_OUTT/FB_OUTC). When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock signals (CLK_INT, CLK_INC) are logic low, the device will enter a low power mode. An input logic detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform a low power state where all outputs, the feedback and the PLL are OFF. When the inputs transition from both being logic low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input clock pair (CLK_INT, CLK_INC) within the specified stabilization time t_{STAB}.

The PLL in **ICS97U2A845A** clock driver uses the input clocks (CLK_INT, CLK_INC) and the feedback clocks (FB_INT, FB_INC) to provide high-performance, low-skew, low-jitter output differential clocks (CLKT[0:4], CLKC[0:4]). **ICS97U2A845A** is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.

ICS97U2A845A is characterized for operation from 0°C to 70°C.

Function Table

Inputs					Outputs				PLL
AVDD	OE	OS	CLK_INT	CLK_INT	CLKT	CLKC	FB_OUTT	FB_OUTC	
GND	H	X	L	H	L	H	L	H	Bypassed/Off
GND	H	X	H	L	H	L	H	L	Bypassed/Off
GND	L	H	L	H	*L(Z)	*L(Z)	L	H	Bypassed/Off
GND	L	L	H	L	*L(Z), CLKT3 active	*L(Z), CLKC3 active	H	L	Bypassed/Off
1.8V(nom)	L	H	L	H	*L(Z)	*L(Z)	L	H	On
1.8V(nom)	L	L	H	L	*L(Z), CLKT3 active	*L(Z), CLKC3 active	H	L	On
1.8V(nom)	H	X	L	H	L	H	L	H	On
1.8V(nom)	H	X	H	L	H	L	H	L	On
1.8V(nom)	X	X	L	L	*L(Z)	*L(Z)	*L(Z)	*L(Z)	Off
1.8V(nom)	X	X	H	H	Reserved				

*L(Z) means the outputs are disabled to a low stated meeting the I_{ODL} limit.

Absolute Maximum Ratings

Supply Voltage (VDDQ & AVDD)	-0.5V to 2.5V
Logic Inputs	GND - 0.5V to $V_{DDQ} + 0.5V$
Ambient Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0 - 70°C; Supply Voltage AVDDQ, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current (CLK_INT, CLK_INC)	I_{IH}	$V_I = V_{DDQ}$ or GND			± 250	μA
Input Low Current (OE, OS, FB_INT, FB_INC)	I_{IL}	$V_I = V_{DDQ}$ or GND			± 10	μA
Output Disabled Low Current	I_{ODL}	$OE = L, V_{ODL} = 100mV$	100			μA
Operating Supply Current	$I_{DD1.8}$	$C_L = 0pf$ @ 270MHz			300	mA
	I_{DDLD}	$C_L = 0pf$			500	μA
Input Clamp Voltage	V_{IK}	$V_{DDQ} = 1.7V$ $I_{in} = -18mA$			-1.2	V
High-level output voltage	V_{OH}	$I_{OH} = -100 \div A$	$V_{DDQ} - 0.2$			V
		$I_{OH} = -18 mA$	1.1	1.45		V
Low-level output voltage	V_{OL}	$I_{OL} = 100 \div A$	0.25		0.10	V
		$I_{OL} = 18 mA$			0.6	V
Input Capacitance ¹	C_{IN}	$V_I = GND$ or V_{DDQ}	2		3	pF
Output Capacitance ¹	C_{OUT}	$V_{OUT} = GND$ or V_{DDQ}	2		3	pF

¹Guaranteed by design, not 100% tested in production.

Recommended Operating Condition (see note1)

$T_A = 0 - 70^\circ\text{C}$; Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{DDQ} , A_{VDD}		1.7	1.8	1.9	V
Low level input voltage	V_{IL}	CLK_INT, CLK_INC, FB_INC, FB_INT			$0.35 \times V_{DDQ}$	V
		OE, OS			$0.35 \times V_{DDQ}$	V
High level input voltage	V_{IH}	CLK_INT, CLK_INC, FB_INC, FB_INT	$0.65 \times V_{DDQ}$			V
		OE, OS	$0.65 \times V_{DDQ}$			V
DC input signal voltage (note 2)	V_{IN}		-0.3		$V_{DDQ} + 0.3$	V
Differential input signal voltage (note 3)	V_{ID}	DC - CLK_INT, CLK_INC, FB_INC, FB_INT	0.3		$V_{DDQ} + 0.4$	V
		AC - CLK_INT, CLK_INC, FB_INC, FB_INT	0.6		$V_{DDQ} + 0.4$	V
Output differential cross- voltage (note 4)	V_{OX}		$V_{DDQ}/2 - 0.10$		$V_{DDQ}/2 + 0.10$	V
Input differential cross- voltage (note 4)	V_{IX}		$V_{DDQ}/2 - 0.15$	$V_{DD}/2$	$V_{DDQ}/2 + 0.15$	V
High level output current	I_{OH}				-18	mA
Low level output current	I_{OL}				18	mA
Operating free-air temperature	T_A		0		70	$^\circ\text{C}$

	1	2	3	4	5	6
A	CLKT1	CLKT0	CLKC0	CLKC5	CLKT5	CLKT6
B	CLKC1	GND	GND	GND	GND	CLKC6
C	CLKC2	GND	NB	NB	GND	CLKC7
D	CLKT2	VDDQ	VDDQ	VDDQ	OS	CLKT7
E	CLK_INT	VDDQ	NB	NB	VDDQ	FB_INT
F	CLK_INC	VDDQ	NB	NB	OE	FB_INC
G	AGND	VDDQ	VDDQ	VDDQ	VDDQ	FB_OUTC
H	AVDD	GND	NB	NB	GND	FB_OUTT
J	CLKT3	GND	GND	GND	GND	CLKT8
K	CLKC3	CLKC4	CLKT4	CLKT9	CLKC9	CLKC8

Notes:

- Unused inputs must be held high or low to prevent them from floating.
- DC input signal voltage specifies the allowable DC execution of differential input.
- Differential inputs signal voltages specifies the differential voltage [VTR-VCP] required for switching, where VTR is the true input level and VCP is the complementary input level.
- Differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signal must be crossing.

Timing Requirements

$T_A = 0 - 70^\circ\text{C}$ Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Max clock frequency	freq_{op}	$1.8V \pm 0.1V @ 25^\circ\text{C}$	95	410	MHz
Application Frequency Range	freq_{App}	$1.8V \pm 0.1V @ 25^\circ\text{C}$	160	410	MHz
Input clock duty cycle	d_{tin}		40	60	%
CLK stabilization	T_{STAB}			15	μs

NOTE: The PLL must be able to handle spread spectrum induced skew.

NOTE: Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low speed system debug.)

NOTE: Application clock frequency indicates a range over which the PLL must meet all timing parameters.

NOTE: Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal, within the value specified by the Static Phase Offset (t_{SPO}), after power-up. During normal operation, the stabilization time is also the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal when CK and CK go to a logic low state, enter the power-down mode and later return to active operation. CK and CK may be left floating after they have been driven low for one complete clock cycle.

Switching Characteristics¹

$T_A = 0 - 70^\circ\text{C}$ Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITION	(MHz)	MIN	TYP	MAX	UNITS
Output enable time	t_{en}	OE to any output			4.73	8	ns
Output disable time	t_{dis}	OE to any output	160 to 410		5.82	8	ns
Period jitter	$t_{\text{jit}}(\text{per})$		160 to 270	-40		40	ps
			271 to 410	-30		30	ps
Half-period jitter	$t_{\text{jit(hper)}}$		160 to 270	-60		60	ps
			271 to 410	-50		50	ps
Input slew rate	$\text{SL}_{\text{R1(i)}}$	Input Clock		1	2.5	4	v/ns
		Output Enable (OE), (OS)		0.5			v/ns
Output clock slew rate	$\text{SL}_{\text{R1(o)}}$		160 to 410	1.5	2.5	3	v/ns
Cycle-to-cycle period jitter	$t_{\text{jit(cc+)}}$			0		40	ps
	$t_{\text{jit(cc-)}}$			0		-40	ps
Dynamic Phase Offset	$t_{(\text{O})\text{dyn}}$		160 to 270	-50		50	ps
			271 to 410	-20		20	ps
Static Phase Offset	t_{SPO} ²		271 to 410	-50	0	50	ps
$t_{\text{jit(per)}} + t_{(\text{O})\text{dyn}} + t_{\text{skew(o)}}$	$\sum_{\text{(su)}}$					80	ps
$t_{(\text{O})\text{dyn}} + t_{\text{skew(o)}}$	$\sum_{\text{(t(h)}}$					60	ps
Output to Output Skew	t_{skew}		160 to 270			40	ps
			271 to 410			30	ps
SSC modulation frequency				30.00		33	kHz
SSC clock input frequency deviation				0.00		-0.50	%
PLL Loop bandwidth (-3 dB from unity gain)				2.0			MHz

Parameter Measurement Information




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit




Figure 3. Cycle-to-Cycle Jitter

Parameter Measurement Information




Figure 4. Static Phase Offset




Figure 5. Output Skew




Figure 6. Period Jitter

Parameter Measurement Information




Figure 7. Half-Period Jitter




Figure 8. Input and Output Slew Rates




Figure 9. Dynamic Phase Offset




Figure 10. Time delay between OE and Clock Output (Y, \bar{Y})





Figure 11. AV_{DD} Filtering

- Place the 2200pF capacitor close to the PLL.
- Use a wide trace for the PLL analog power & ground. Connect PLL & caps to AGND trace & connect trace to one GND via (farthest from PLL).
- Recommended bead: Fair-Rite P/N 2506036017Y0 or equivalent (0.8 Ohm DC max, 600 Ohms @ 100 MHz).



SYMBOL	Millimeter			Inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.165	0.20	0.235	0.006	0.008	0.009
A2	0.16	0.20	0.24	0.006	0.008	0.009
A3	0.475	0.50	0.525	0.019	0.020	0.021
b	0.35	0.40	0.45	0.014	0.016	0.018
D	3.90	4.00	4.10	0.154	0.157	0.161
D1	2.60 BSC			0.102 BSC		
E	4.40	4.50	4.60	0.173	0.177	0.181
E1	3.25 BSC			0.128 BSC		
e	0.65 BSC			0.026 BSC		

Ordering Information

ICS97U2A845AH(LF)-T

Example:

ICS XXXX y H (LF)- T

- Designation for tape and reel packaging
- Lead Free, RoHS Compliant
- Package Type
- H = BGA
- Revision Designator (will not correlate with datasheet revision)
- Device Type
- Prefix

ICS = Standard Device

Revision History

Rev.	Issue Date	Description	Page #
0.1	2/22/2006	Initial Release	-
0.2	6/30/2006	Updated Electrical Characteristics.	4-5

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.