RENESAS

FemtoClock[®] NG Universal Frequency Translator with Phase Build-Out

IDT8T49N205I

General Description

The IDT8T49N205I is a highly flexible FemtoClock® NG general purpose, low phase noise Frequency Translator / Synthesizer with Phase Build-Out (PBO) suitable for networking and communications applications. It is able to generate any output frequency in the 0.98MHz - 312.5MHz range and most output frequencies in the 312.5MHz - 1,300MHz range (see Table 3 for details). A wide range of input reference clocks and a range of low-cost fundamental mode crystal frequencies may be used as the source for the output frequency.

The IDT8T49N205I has three operating modes to support a very broad spectrum of applications:

- 1 Frequency Synthesizer
 - Synthesizes output frequencies from a 16MHz 40MHz fundamental mode crystal.
 - Fractional feedback division is used, so there are no requirements for any specific crystal frequency to produce the desired output frequency with a high degree of accuracy.
- 2) High-Bandwidth Frequency Translator
 - Applications: PCI Express, Computing, General Purpose
 - Translates any input clock in the 16MHz 710MHz frequency range into any supported output frequency.
 - This mode has a high PLL loop bandwidth in order to track input reference changes, such as Spread-Spectrum Clock modulation, so it will not attenuate much jitter on the input reference.
- 3) Low-Bandwidth Frequency Translator
 - Applications: Networking & Communications.
 - Translates any input clock in the 8kHz -710MHz frequency range into any supported output frequency.
 - This mode supports PLL loop bandwidths in the 10Hz 580Hz range and makes use of an external crystal to provide significant jitter attenuation.

This device provides two factory-programmed default power-up configurations burned into One-Time Programmable (OTP) memory. The configuration to be used is selected by the CONFIG pin. The two configurations are specified by the customer and are programmed by IDT during the final test phase from an on-hand stock of blank devices. The two configurations may be completely independent of one another.


One usage example might be to install the device on a line card with two optional daughter cards: an OC-12 option requiring a 622.08MHz LVDS clock translated from a 19.44MHz input and a Gigabit Ethernet option requiring a 125MHz LVPECL clock translated from the same 19.44MHz input reference.

To implement other configurations, these power-up default settings can be overwritten after power-up using the I²C interface and the device can be completely reconfigured. However, these settings would have to be re-written next time the device powers-up.


Features

- Fourth Generation FemtoClock® NG technology
- Universal Frequency Translator/Frequency Synthesizer
 - Zero ppm frequency translation
- Two outputs, individually programmable as LVPECL or LVDS
 - Both outputs may be set to use 2.5V or 3.3V output levels
 - Programmable output frequency: 0.98MHz up to 1,300MHz
- Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, HCSL
 - Input frequency range: 8kHz 710MHz
- Phase Build-Out minimizes output phase change on switchover
- Crystal input frequency range: 16MHz 40MHz
- Two factory-set register configurations for power-up default state
 - · Power-up default configuration pin or register selectable
 - Configurations customized via One-Time Programmable ROM
 - Settings may be overwritten after power-up via I²C
 - I²C Serial interface for register programming
- RMS phase jitter at 155.52MHz, using a 40MHz crystal (12kHz - 20MHz): 378fs (typical), Low Bandwidth Mode (FracN)
- Output supply voltage modes:
 - V_{CC}/V_{CCA}/V_{CCO} 3.3V/3.3V/3.3V 3.3V/3.3V/2.5V 2.5V/2.5V/2.5V
- -40°C to 85°C ambient operating temperature

Pin Assignment



Complete Block Diagram



Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Number Name		/pe	Description				
1 2	XTAL_IN XTAL_OUT	Input		Crystal Oscillator interface designed for 12pF parallel resonant crystals. XTAL_IN (pin 1) is the input and XTAL_OUT (pin 2) is the output.				
3, 7, 13, 29	V _{CC}	Power		Core supply pins. All must be either 3.3V or 2.5V.				
4	CLK_SEL	Input	Pulldown	Input clock select. Selects the active differential clock input. LVCMOS/LVTTL interface levels. 0 = CLK0, nCLK0 (default) 1 = CLK1, nCLK1				
5	CLK0	Input	Pulldown	Non-inverting differential clock input.				
6	nCLK0	Input	Pullup/ Pulldown	Inverting differential clock input. $V_{CC}/2$ default when left floating (set by the internal pullup and pulldown resistors).				
8, 21, 35	V _{EE}	Power		Negative supply pins.				
9	CLK1	Input	Pulldown	Non-inverting differential clock input.				
10	nCLK1	Input	Pullup/ Pulldown	Inverting differential clock input. $V_{CC}/2$ default when left floating (set by the internal pullup and pulldown resistors).				
11, 19, 20, 32	nc	Unused		No connect. These pins are to be left unconnected.				
12	PLL_BYPAS S	Input	Pulldown	Bypasses the VCXO PLL. In bypass mode, outputs are clocked off the falling edge of the input reference. LVCMOS/LVTTL interface levels. 0 = PLL Mode (default) 1 = PLL Bypassed				
14	SDATA	I/O	Pullup	I ² C Data Input/Output. Open drain.				
15	SCLK	Input	Pullup	I ² C Clock Input. LVCMOS/LVTTL interface levels.				
16	CONFIG	Input	Pulldown	Configuration Pin. Selects between one of two factory programmable pre-set power-up default configurations. The two configurations can have different output/input frequency translation ratios, different PLL loop bandwidths, etc. These default configurations can be overwritten after power-up via I^2C if the user so desires. LVCMOS/LVTTL interface levels. 0 = Configuration 0 (default) 1 = Configuration 1				
17	S_A1	Input	Pulldown	I ² C Address Bit 1. LVCMOS/LVTTL interface levels.				
18	S_A0	Input	Pulldown	I ² C Address Bit 0. LVCMOS/LVTTL interface levels.				
22	OE1	Input	Pullup	Active High Output Enable for Q1, nQ1. LVCMOS/LVTTL interface levels. 0 = Output pins high-impedance 1 = Output switching (default)				
23, 24	nQ1, Q1	Output		Differential output pair. Output type is programmable to LVDS or LVPECL interface levels.				
25	V _{CCO}	Power		Output supply pins for Q1, nQ1 and Q0, nQ0 outputs. Either 2.5V or 3.3V.				
26, 27	nQ0, Q0	Output		Differential output pair. Output type is programmable to LVDS or LVPECL interface levels.				
28	OE0	Input	Pullup	Active High Output Enable for Q0, nQ0. LVCMOS/LVTTL interface levels. 0 = Output pins high-impedance 1 = Output switching (default)				
30	LOCK_IND	Output		Lock Indicator - indicates that the PLL is in a locked condition. LVCMOS/LVTTL interface levels.				

Number	Name	Туре	Description
31	CLK_ACTIVE	Output	Indicates which of the two differential clock inputs is currently selected. LVCMOS/LVTTL interface levels. 0 = CLK0, nCLK0 differential input pair 1 = CLK1, nCLK1 differential input pair
33, 34	LF0, LF1	Analog I/O	Loop filter connection node pins. LF0 is the output. LF1 is the input.
36	V _{CCA}	Power	Analog supply voltage. See Applications section for details on how to connect this pin.
37	HOLDOVER	Output	Alarm output reflecting if the device is in a holdover state. LVCMOS/LVTTL interface levels. 0 = Device is locked to a valid input reference 1 = Device is not locked to a valid input reference
38	CLK0BAD	Output	Alarm output reflecting the state of CLK0. LVCMOS/LVTTL interface levels. 0 = Input Clock 0 is switching within specifications 1 = Input Clock 0 is out of specification
39	CLK1BAD	Output	Alarm output reflecting the state of CLK1. LVCMOS/LVTTL interface levels. 0 = Input Clock 1 is switching within specifications 1 = Input Clock 1 is out of specification
40	XTALBAD	Output	Alarm output reflecting the state of XTAL. LVCMOS/LVTTL interface levels. 0 = crystal is switching within specifications 1 = crystal is out of specification

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			3.5		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Functional Description

The IDT8T49N205I is designed to provide two copies of almost any desired output frequency within its operating range (0.98 - 1300MHz) from any input source in the operating range (8kHz - 710MHz). It is capable of synthesizing frequencies from a crystal or crystal oscillator source. The output frequency is generated regardless of the relationship to the input frequency. The output frequency will be exactly the required frequency in most cases. In most others, it will only differ from the desired frequency by a few ppb. IDT configuration software will indicate the frequency error, if any. The IDT8T49N205I can translate the desired output frequency from one of two input clocks. Again, no relationship is required between the input and output frequencies in order to translate to the output clock rate. In this frequency translation mode, a low-bandwidth, jitter attenuation option is available that makes use of an external fixed-frequency crystal or crystal oscillator to translate from a noisy input source. If the input clock is known to be fairly clean or if some modulation on the input needs to be tracked, then the high-bandwidth frequency translation mode can be used, without the need for the external crystal.

The input clock references and crystal input are monitored continuously and appropriate alarm outputs are raised both as register bits and hard-wired pins in the event of any out-of-specification conditions arising. Clock switching is supported in manual, revertive & non-revertive modes.

The IDT8T49N205I has two factory-programmed configurations that may be chosen from as the default operating state after reset. This is intended to allow the same device to be used in two different applications without any need for access to the I^2C registers. These defaults may be over-written by I^2C register access at any time, but those over-written settings will be lost on power-down. Please contact IDT if a specific set of power-up default settings is desired.

Configuration Selection

The IDT8T49N205I comes with two factory-programmed default configurations. When the device comes out of power-up reset the selected configuration is loaded into operating registers. The IDT8T49N205I uses the state of the CONFIG pin or CONFIG register bit (controlled by the CFG_PIN_REG bit) to determine which configuration is active. When the output frequency is changed either via the CONFIG pin or via internal registers, the output behavior may not be predictable during the register writing and output settling periods. Devices sensitive to glitches or runt pulses may have to be reset once reconfiguration is complete.

Once the device is out of reset, the contents of the operating registers can be modified by write access from the l^2C serial port. Users that have a custom configuration programmed may not require l^2C access.

It is expected that the IDT8T49N205I will be used almost exclusively in a mode where the selected configuration will be used from device power-up without any changes during operation. For example, the device may be designed into a communications line card that supports different I/O modules such as a standard OC-12 module running at 622.08MHz or a (255/237) FEC rate OC-12 module running at 669.32MHz. The different I/O modules would result in a different level on the CONFIG pin which would select different divider ratios within the IDT8T49N205I for the two different card configurations. Access via I²C would not be necessary for operation using either of the internal configurations.

Operating Modes

The IDT8T49N205I has three operating modes which are set by the MODE_SEL[1:0] bits. There are two frequency translator modes - low bandwidth and high bandwidth and a frequency synthesizer mode. The device will operate in the same mode regardless of which configuration is active.

Please make use of IDT-provided configuration applications to determine the best operating settings for the desired configurations of the device.

Output Dividers & Supported Output Frequencies

In all 3 operating modes, the output stage behaves the same way, but different operating frequencies can be specified in the two configurations.

The internal VCO is capable of operating in a range anywhere from 1.995GHz - 2.6GHz. It is necessary to choose an integer multiplier of the desired output frequency that results in a VCO operating frequency within that range. The output divider stage N[10:0] is limited to selection of integers from 2 to 2046. Please refer to Table 3 for the values of N applicable to the desired output frequency.

Table 3. Output Divider Settings & Frequency Ranges

Register Setting	Frequency Divider	Minimum f _{OUT}	Maximum ^f оυт
Nn[10:0]	Ν	(MHz)	(MHz)
000000000x	2	997.5	1300
0000000010	2	997.5	1300
0000000011	3	665	866.7
0000000100	4	498.75	650
0000000101	5	399	520
000000011x	6	332.5	433.3
000000100x	8	249.4	325
000000101x	10	199.5	260
	Even N	1995 / N	2600 / N
1111111111x	2046	0.98	1.27

Frequency Synthesizer Mode

This mode of operation allows an arbitrary output frequency to be generated from a fundamental mode crystal input. For improved phase noise performance, the crystal input frequency may be doubled. As can be seen from the block diagram in *Figure 1*, only the upper feedback loop is used in this mode of operation. It is recommended that CLK0 and CLK1 be left unused in this mode of operation.

The upper feedback loop supports a delta-sigma fractional feedback divider. This allows the VCO operating frequency to be a non-integer multiple of the crystal frequency. By using an integer multiple only, lower phase noise jitter on the output can be achieved, however the use of the delta-sigma divider logic will provide excellent performance on the output if a fractional divisor is used.




Figure 1. Frequency Synthesizer Mode Block Diagram

High-Bandwidth Frequency Translator Mode

This mode of operation is used to translate one of two input clocks of the same nominal frequency into an output frequency with little jitter attenuation. As can be seen from the block diagram in Figure 2, similarly to the Frequency Synthesizer mode, only the upper feedback loop is used.




Figure 2. High Bandwidth Frequency Translator Mode Block Diagram

The input reference frequency range is now extended up to 710MHz. A pre-divider stage P is needed to keep the operating frequencies at the phase detector less than 100MHz.

Low-Bandwidth Frequency Translator Mode

As can be seen from the block diagram in Figure 3, this mode involves two PLL loops. The lower loop with the large integer dividers is the low bandwidth loop and it sets the output-to-input frequency translation ratio. This loop drives the upper DCXO loop (digitally controlled crystal oscillator) via an analog-digital converter.




Figure 3. Low Bandwidth Frequency Translator Mode Block Diagram

The pre-divider stage is used to scale down the input frequency by an integer value to achieve a frequency in this range. By dividing down the fed-back VCO operating frequency by the integer divider M1[16:0] to as close as possible to the same frequency, exact output frequency translations can be achieved. For improved phase noise performance, the crystal input frequency may be doubled. The phase detector of the lower loop is designed to work with frequencies in the 8kHz - 16kHz range. For improved phase noise performance, the crystal input frequency may be doubled.

Alarm Conditions & Status Bits

The IDT8T49N205I monitors a number of conditions and reports their status via both output pins and register bits. All alarms will behave as indicated below in all modes of operation, but some of the conditions monitored have no valid meaning in some operating modes. For example, the status of CLK0BAD, CLK1BAD and CLK_ACTIVE are not relevant in Frequency Synthesizer mode. The outputs will still be active and it is left to the user to determine which to monitor and how to respond to them based on the known operating mode.

CLK_ACTIVE - indicates which input clock reference is being used to derive the output frequency.

LOCK_IND - This status is asserted on the pin & register bit when the PLL is locked to the appropriate input reference for the chosen mode of operation. The status bit will not assert until frequency lock has been achieved, but will de-assert once lock is lost.

XTALBAD - indicates if valid edges are being received on the crystal input. Detection is performed by comparing the input to the feedback signal at the upper loop's Phase / Frequency Detector (PFD). If three edges are received on the feedback without an edge on the crystal input, the XTALBAD alarm is asserted on the pin & register bit. Once an edge is detected on the crystal input, the alarm is immediately deasserted.

CLK0BAD - indicates if valid edges are being received on the CLK0 reference input. Detection is performed by comparing the input to the feedback signal at the appropriate Phase / Frequency Detector (PFD). When operating in high-bandwidth mode, the feedback at the upper PFD is used. In low-bandwidth mode, the feedback at the lower PFD is used. If three edges are received on the feedback without an edge on the divided down (÷P) CLK0 reference input, the CLK0BAD alarm is asserted on the pin & register bit. Once an edge is detected on the CLK0 reference input, the alarm is deasserted.

CLK1BAD - indicates if valid edges are being received on the CLK1 reference input. Behavior is as indicated for the CLK0BAD alarm, but with the CLK1 input being monitored and the CLK1BAD output pin & register bits being affected.

HOLDOVER - indicates that the device is not locked to a valid input reference clock. This can occur in Manual switchover mode if the selected reference input has gone bad, even if the other reference input is still good. In automatic mode, this will only assert if both input references are bad.

Input Reference Selection and Switching

When operating in Frequency Synthesizer mode, the CLK0 and CLK1 inputs are not used and the contents of this section do not apply. Except as noted below, when operating in either High or Low Bandwidth Frequency Translator mode, the contents of this section apply equally when in either of those modes.

Both input references CLK0 and CLK1 must be the same nominal frequency. These may be driven by any type of clock source, including crystal oscillator modules. A difference in frequency may cause the PLL to lose lock when switching between input references. Please contact IDT for the exact limits for your situation.

The global control bits AUTO_MAN[1:0] dictate the order of priority and switching mode to be used between the CLK0 and CLK1 inputs.

Manual Switching Mode

When the AUTO_MAN[1:0] field is set to Manual via Pin, then the IDT8T49N205I will use the CLK_SEL input pin to determine which input to use as a reference. Similarly, if set to Manual via Register, then the device will use the CLK_SEL register bit to determine the input reference. In either case, the PLL will lock to the selected reference if there is a valid clock present on that input.

If there is not a valid clock present on the selected input, the IDT8T49N205I will go into holdover (Low Bandwidth Frequency Translator mode) or free-run (High Bandwidth Frequency Translator mode) state. In either case, the HOLDOVER alarm will be raised. This will occur even if there is a valid clock on the non-selected reference input. The device will recover from holdover / free-run state once a valid clock is re-established on the selected reference input. The IDT8T49N205I will only switch input references on command from the user. The user must either change the CLK_SEL register bit (if in Manual via Register) or CLK_SEL input pin (if in Manual via Pin).

Automatic Switching Mode

When the AUTO_MAN[1:0] field is set to either of the automatic selection modes (Revertive or Non-Revertive), the IDT8T49N205I determines which input reference it prefers / starts from by the state of the CLK_SEL register bit only. The CLK_SEL input pin is not used in either Automatic switching mode.

When starting from an unlocked condition, the device will lock to the input reference indicated by the CLK_SEL register bit. It will not pay attention to the non-selected input reference until a locked state has been achieved. This is necessary to prevent 'hunting' behavior during the locking phase.

Once the IDT8T49N205I has achieved a stable lock, it will remain locked to the preferred input reference as long as there is a valid clock on it. If at some point, that clock fails, then the device will automatically switch to the other input reference as long as there is a valid clock there. If there is not a valid clock on either input reference, the IDT8T49N205I will go into holdover (Low Bandwidth Frequency Translator mode) or free-run (High Bandwidth Frequency Translator mode) state. In either case, the HOLDOVER alarm will be raised.

The device will recover from holdover / free-run state once a valid clock is re-established on either reference input. If clocks are valid on both input references, the device will choose the reference indicated by the CLK_SEL register bit.

If running from the non-preferred input reference and a valid clock returns, there is a difference in behavior between Revertive and Non-revertive modes. In Revertive mode, the device will switch back to the reference indicated by the CLK_SEL register bit even if there is still a valid clock on the non-preferred reference input. In Non-revertive mode, the IDT8T49N205I will not switch back as long as the non-preferred input reference still has a valid clock on it.

Switchover Behavior of the PLL

Even though the two input references have the same nominal frequency, there may be minor differences in frequency and potentially large differences in phase between them. The IDT8T49N205I has two options: Phase Build-Out or Phase-Slope Limiting to determine how it will adjust its output to the new input reference when operating in Low-Bandwidth mode. Only Phase-Slope limiting is available in High-Bandwidth mode. The PBO_DISABLE bit is used to determine which method is used in Low_bandwidth mode.

In Phase Slope Limiting operation, the IDT8T49N205I will adjust the output phase at a fixed maximum rate until the output phase and frequency are now aligned to the new input reference. Phase will always be adjusted so that no unacceptably short clock periods are generated on the output of the IDT8T49N205I. Please contact IDT if more information on the maximum phase slope adjustment rate is needed.

In Phase Build-Out operation, the device will absorb most of the phase difference between the two inputs (or between the input and current VCO setting if recovering from holdover). Please refer to

Table 6 for exact limits. Any phase difference that is not absorbed will be reflected on the output at the same maximum rate as in Phase Slope Limiting operation.

Holdover / Free-run Behavior

When both input references have failed (Automatic mode) or the selected input has failed (Manual mode), the IDT8T49N205I will enter holdover (Low Bandwidth Frequency Translator mode) or free-run (High Bandwidth Frequency Translator mode) state .

If operating in Low Bandwidth Frequency Translation mode, the PLL will continue to reference itself to the local oscillator and will hold its output phase and frequency in relation to that source. Output stability is determined by the stability of the local oscillator in this case.

However, if operating in High Bandwidth Frequency Translation mode, the PLL no longer has any frequency reference to use and the VCO will return to the center of its tuning range. Similarly, if operating in Low-Bandwidth mode and no initial frequency lock has been achieved, the VCO will stay at or return to the center of its tuning range.

If the device is programmed to perform Manual switching, once the selected input reference recovers, the IDT8T49N205I will switch back to that input reference. If programmed for either Automatic mode, the device will switch back to whichever input reference has a valid clock first.

The switchover that results from returning from holdover or free-run is handled in the same way as a switch between two valid input references as described in the previous section.

Output Configuration

The two outputs of the IDT8T49N205I both provide the same clock frequency. Both must operate from the same output voltage level of 3.3V or 2.5V, although this output voltage may be less than or equal to the core voltage (3.3V or 2.5V) the rest of the device is operating from. The output voltage level used on the two outputs is supplied on the V_{CCO} pin.

The two outputs are individually selectable as LVDS or LVPECL output types via the Q0_TYPE and Q1_TYPE register bits. These two selection bits are provided in each configuration to allow different output type settings under each configuration.

The two outputs can be enabled individually also via both register control bits and input pins. When both the OEn register bit and OEn pin are enabled, then the appropriate output is enabled. The OEn register bits default to enabled so that by default the outputs can be directly controlled by the input pins. Similarly, the input pins are provisioned with weak pull-ups so that if they are left unconnected, the output state can be directly controlled by the register bits. When the differential output is in the disabled state, it will show a high impedance condition.

Serial Interface Configuration Description

The IDT8T49N205I has an I²C-compatible configuration interface to access any of the internal registers (Table 4D) for frequency and PLL parameter programming. The IDT8T49N205I acts as a slave device on the I²C bus and has the address 0b11011xx, where xx is set by the values on the S_A0 & S_A1 pins (see Table 4A for details). The interface accepts byte-oriented block write and block read operations. An address byte (P) specifies the register address (Table 4D) as the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first, see table 4B, 4C). Read

and write block transfers can be stopped after any complete byte transfer. It is recommended to terminate I^2C the read or write transfer after accessing byte #23.

For full electrical I²C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of $50k\Omega$ typical.

Note: if a different device slave address is desired, please contact IDT.

Table 4A. I²C Device Slave Address

1 1 0 1 1	S_A1 S_A0 R/W
-----------	---------------

Table 4B. Block Write Operation

Bit	1	2:8	9	10	11:18	19	20:27	28	29-36	37	•••		
Description	START	Slave Address	W (0)	ACK	Address Byte (P)	ACK	Data Byte (P)	ACK	Data Byte (P+1)	ACK	Data Byte 	ACK	STOP
Length (bits)	1	7	1	1	8	1	8	1	8	1	8	1	1

Table 4C. Block Read Operation

Bit	1	2:8	9	10	11:18	19	20	21:27	28	29	30:37	38	39-46	47			
Description	START	Slave Address	W (0)	A C K	Address Byte (P)	A C K	Repeate d START	Slave Address	R (1)	A C K	Data Byte (P)	A C K	DataByte (P+1)	A C K	Data Byte 	A C K	STOP
Length (bits)	1	7	1	1	8	1	1	7	1	1	8	1	8	1	8	1	1

Register Descriptions

Please consult IDT for configuration software and/or programming guides to assist in selection of optimal register settings for the desired configurations.

Table 4D. I²C Register Map

	Binary	Register Bit									
Reg	Register Address	D7	D6	D5	D4	D3	D2	D1	D0		
0	00000	MFRAC0[17]	MFRAC0[16]	MFRAC0[15]	MFRAC0[14]	MFRAC0[13]	MFRAC0[12]	MFRAC0[11]	MFRAC0[10]		
1	00001	MFRAC1[17]	MFRAC1[16]	MFRAC1[15]	MFRAC1[14]	MFRAC1[13]	MFRAC1[12]	MFRAC1[11]	MFRAC1[10]		
2	00010	MFRAC0[9]	MFRAC0[8]	MFRAC0[7]	MFRAC0[6]	MFRAC0[5]	MFRAC0[4]	MFRAC0[3]	MFRAC0[2]		
3	00011	MFRAC1[9]	MFRAC1[8]	MFRAC1[7]	MFRAC1[6]	MFRAC1[5]	MFRAC1[4]	MFRAC1[3]	MFRAC1[2]		
4	00100	MFRAC0[1]	MFRAC0[0]	MINT0[7]	MINT0[6]	MINT0[5]	MINT0[4]	MINT0[3]	MINT0[2]		
5	00101	MFRAC1[1]	MFRAC1[0]	MINT1[7]	MINT1[6]	MINT1[5]	MINT1[4]	MINT1[3]	MINT1[2]		
6	00110	MINT0[1]	MINT0[0]	P0[16]	P0[15]	P0[14]	P0[13]	P0[12]	P0[11]		
7	00111	MINT1[1]	MINT1[0]	P1[16]	P1[15]	P1[14]	P1[13]	P1[12]	P1[11]		
8	01000	P0[10]	P0[9]	P0[8]	P0[7]	P0[6]	P0[5]	P0[4]	P0[3]		
9	01001	P1[10]	P1[9]	P1[8]	P1[7]	P1[6]	P1[5]	P1[4]	P1[3]		
10	01010	P0[2]	P0[1]	P0[0]	P0[0] M1_0[16] M1_0[15]		M1_0[14]	M1_0[13]	M1_0[12]		
11	01011	P1[2]	P1[1]	P1[0]	M1_1[16]	M1_1[15]	M1_1[14]	M1_1[13]	M1_1[12]		
12	01100	M1_0[11]	M1_0[10]	M1_0[9]	M1_0[8]	M1_0[7]	M1_0[6]	M1_0[5]	M1_0[4]		
13	01101	M1_1[11]	M1_1[10]	M1_1[9]	M1_1[8]	M1_1[7]	M1_1[6]	M1_1[5]	M1_1[4]		
14	01110	M1_0[3]	M1_0[2]	M1_0[1]	M1_0[0]	N0[10]	N0[9]	N0[8]	N0[7]		
15	01111	M1_1[3]	M1_1[2]	M1_1[1]	M1_1[0]	N1[10]	N1[9]	N1[8]	N1[7]		
16	10000	N0[6]	N0[5]	N0[4]	N0[3]	N0[2]	N0[1]	N0[0]	BW0[6]		
17	10001	N1[6]	N1[5]	N1[4]	N1[3]	N1[2]	N1[1]	N1[0]	BW1[6]		
18	10010	BW0[5]	BW0[4]	BW0[3]	BW0[2]	BW0[1]	BW0[0]	Q1_TYPE0	Q0_TYPE0		
19	10011	BW1[5]	BW1[4]	BW1[3]	BW1[2]	BW1[1]	BW1[0]	Q1_TYPE1	Q0_TYPE1		
20	10100	MODE_SEL[1]	MODE_SEL[0]	CONFIG	CFG_PIN_REG	OE1	OE0	Rsvd	Rsvd		
21	10101	CLK_SEL	AUTO_MAN[1]	AUTO_MAN[0]	0	ADC_RATE[1]	ADC_RATE[0]	LCK_WIN[1]	LCK_WIN[0]		
22	10110	1	0	1	0	DBL_XTAL	0	PBO_DISABLE	1		
23	10111	CLK_ACTIVE	HOLDOVER	CLK1BAD	CLK0BAD	XTAL_BAD	LOCK_IND	Rsvd	Rsvd		

Register Bit Color Key

Configuration 0 Specific Bits
Configuration 1 Specific Bits
Global Control & Status Bits

The register bits described in Table 4E are duplicated, with one set applying for Configuration 0 and the other for Configuration 1. The functions of the bits are identical, but only apply when the

configuration they apply to is enabled. Replace the lowercase n in the bit field description with 0 or 1 to find the field's location in the bitmap in Table 4D.

Table 4E. Configuration-Specific Control Bits

Register Bits	Function
Q0_TYPEn	Determines the output type for output pair Q0, nQ0 for Configuration n. 0 = LVPECL 1 = LVDS
Q1_TYPEn	Determines the output type for output pair Q1, nQ1 for Configuration n. 0 = LVPECL 1 = LVDS
Pn[16:0]	Reference Pre-Divider for Configuration n.
M1_n[16:0]	Integer Feedback Divider in Lower Feedback Loop for Configuration n.
M_INTn[7:0]	Feedback Divider, Integer Value in Upper Feedback Loop for Configuration n.
M_FRACn[17:0]	Feedback Divider, Fractional Value in Upper Feedback Loop for Configuration n.
Nn[10:0]	Output Divider for Configuration n.
BWn[6:0]	Internal Operation Settings for Configuration n. Please use IDT IDT8T49N205I Configuration Software to determine the correct settings for these bits for the specific configuration. Alternatively, please consult with IDT directly for further information on the functions of these bits.The function of these bits are explained in Tables 4J and 4K.

Table 4F. Global Control Bits

Register Bits	Function
MODE_SEL[1:0]	PLL Mode Select 00 = Low Bandwidth Frequency Translator 01 = Frequency Synthesizer 10 = High Bandwidth Frequency Translator 11 = High Bandwidth Frequency Translator
CFG_PIN_REG	Configuration Control. Selects whether the configuration selection function is under pin or register control. 0 = Pin Control 1 = Register Control
CONFIG	Configuration Selection. Selects whether the device uses the register configuration set 0 or 1. This bit only has an effect when the CONFIG_PIN_REG bit is set to 1 to enable register control.
OE0	Output Enable Control for Output 0. Both this register bit and the corresponding Output Enable pin OE0 must be asserted to enable the Q0, nQ0 output. 0 = Output Q0, nQ0 disabled 1 = Output Q0, nQ0 under control of the OE0 pin
OE1	Output Enable Control for Output 1. Both this register bit and the corresponding Output Enable pin OE1 must be asserted to enable the Q1, nQ1 output. 0 = Output Q1, nQ1 disabled 1 = Output Q1, nQ1 under control of the OE1 pin
Rsvd	Reserved bits - user should write a '0' to these bit positions if a write to these registers is needed
AUTO_MAN[1:0]	Selects how input clock selection is performed. 00 = Manual Selection via pin only 01 = Automatic, non-revertive 10 = Automatic, revertive 11 = Manual Selection via register only

CLK_SEL	In manual clock selection via register mode, this bit will command which input clock is selected. In the automatic modes, this indicates the primary clock input. In manual selection via pin mode, this bit has no effect. 0 = CLK0 1 = CLK1
ADC_RATE[1:0]	Sets the ADC sampling rate in Low-Bandwidth Mode as a fraction of the crystal input frequency. 00 = Crystal Frequency / 16 01 = Crystal Frequency / 8 10 = Crystal Frequency / 4 (recommended) 11 = Crystal Frequency / 2
LCK_WIN[1:0]	Sets the width of the window in which a new reference edge must fall relative to the feedback edge: 00 = 125nsec (recommended), 01 = 500nsec, $10 = 2\mu$ sec, $11 = 8\mu$ sec
PBO_DISABLE	Disables the use of Phase Build-Out when switching between inputs: 0 = PBO Enabled 1 = PBO Disabled and only Phase-Slope Limiting used
DBL_XTAL	When set, this bit will double the frequency of the crystal input before applying it to the Phase-Frequency Detector.

Table 4G. Global Status Bits

Register Bits	Function
CLK0BAD	Status Bit for input clock 0. This function is mirrored in the CLK0BAD pin. 0 = input 0 good 1 = input 0 bad. Self clears when input clock returns to good status
CLK1BAD	Status Bit for input clock 1. This function is mirrored in the CLK1BAD pin. 0 = input 0 good 1 = input 0 bad. Self clears when input clock returns to good status
XTALBAD	Status Bit. This function is mirrored on the XTALBAD pin. 0= crystal input good 1 = crystal input bad. Self-clears when the XTAL clock returns to good status
LOCK_IND	Status bit. This function is mirrored on the LOCK_IND pin. 0 = PLL unlocked 1 = PLL locked
HOLDOVER	Status Bit. This function is mirrored on the HOLDOVER pin. 0 = Input to phase detector is within specifications and device is tracking to it 1 = Phase detector input not within specifications and DCXO is frozen at last value
CLK_ACTIVE	Status Bit. Indicates which input clock is active. Automatically updates during fail-over switching. Status also indicated on CLK_ACTIVE pin.

Table 4H. BW[6:0] Bits

Mode	BW[6]	BW[5]	BW[4]	BW[3]	BW[2]	BW[1]	BW[0]
Synthesizer Mode	PLL2_LF[1]	PLL2_LF[0]	DSM_ORD	DSM_EN	PLL2_CP[1]	PLL2_CP[0]	PLL2_LOW_lcp
High-Bandwidth Mode	PLL2_LF[1]	PLL2_LF[0]	DSM_ORD	DSM_EN	PLL2_CP[1]	PLL2_CP[0]	PLL2_LOW_lcp
Low-Bandwidth Mode	ADC_GAIN[3]	ADC_GAIN[2]	ADC_GAIN[1]	ADC_GAIN[0]	PLL1_CP[1]	PLL1_CP[0]	PLL2_LOW_lcp

Table 4I. Functions of Fields in BW[6:0]

Register Bits	Function
PLL2_LF[1:0]	Sets loop filter values for upper loop PLL in Frequency Synthesizer & High-Bandwidth modes. Defaults to setting of 00 when in Low Bandwidth Mode. See Table 4L for settings.
DSM_ORD	Sets Delta-Sigma Modulation to 2nd (0) or 3rd order (1) operation
DSM_EN	Enables Delta-Sigma Modulator 0 = Disabled - feedback in integer mode only 1 = Enabled - feedback in fractional mode
PLL2_CP[1:0]	Upper loop PLL charge pump current settings: $00 = 173\mu A$ (defaults to this setting in Low Bandwidth Mode) $01 = 346\mu A$ $10 = 692\mu A$ 11 = reserved
PLL2_LOW_lcp	Reduces Charge Pump current by 1/3 to reduce bandwidth variations resulting from higher feedback register settings or high VCO operating frequency (>2.4GHz).
ADC_GAIN[3:0]	Gain setting for ADC in Low Bandwidth Mode.
PLL1_CP[1:0]	Lower loop PLL charge pump current settings (lower loop is only used in Low Bandwidth Mode): $00 = 800\mu A$ $01 = 400\mu A$ $10 = 200\mu A$ $11 = 100\mu A$

Table 4J. Upper Loop (PLL2) Bandwidth Settings

Desired Bandwidth	PLL2_CP	PLL2_LOW_ICP	PLL2_LF
	Frequency S	Synthesizer Mode	
200kHz	00	1	00
400kHz	01	1	01
800kHz	10	1	10
2MHz	10	1	11
High E	Bandwidth Fre	equency Translator	Mode
200kHz	00	1	00
400kHz	01	1	01
800kHz	10	1	10
4MHz	10	0	11

NOTE: To achieve 4MHz bandwidth, reference to the phase detector should be 80MHz.

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{CC}	3.6V	
Inputs, V _I XTAL_IN Other Inputs	0V to 2V -0.5V to V _{CC} + 0.5V	
Outputs, V _O (LVCMOS)	-0.5V to V _{CCO} + 0.5V	
Outputs, I _O (LVPECL) Continuous Current Surge Current	50mA 100mA	
Outputs, I _O (LVDS) Continuous Current Surge Current	10mA 15mA	
Package Thermal Impedance, θ_{JA}	32.4°C/W (0 mps)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Electrical Characteristics

Table 5A. LVPECL Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{CC} – 0.30	3.3	V _{CC}	V
V _{CCO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				320	mA
I _{CCA}	Analog Supply Current				30	mA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		$V_{CC} - 0.30$	3.3	V _{CC}	V
V _{CCO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				320	mA
I _{CCA}	Analog Supply Current				30	mA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		2.375	2.5	2.625	V
V _{CCA}	Analog Supply Voltage		V _{CC} – 0.26	2.5	V _{CC}	V
V _{CCO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				304	mA
I _{CCA}	Analog Supply Current				26	mA

Table 5C. LVPECL Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Table 5D. LVDS Power Supply DC Characteristics, V_{CC} = V_{CCO} = 3.3V±5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{CC} - 0.30	3.3	V _{CC}	V
V _{CCO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{CC}	Power Supply Current				273	mA
I _{CCA}	Analog Supply Current				30	mA
I _{CCO}	Output Supply Current				42	mA

Table 5E. LVDS Power Supply DC Characteristics, V_{CC} = 3.3V±5%, V_{CCO} = 2.5V±5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{CC} - 0.30	3.3	V _{CC}	V
V _{CCO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{CC}	Power Supply Current				273	mA
I _{CCA}	Analog Supply Current				30	mA
I _{CCO}	Output Supply Current				42	mA

Table 5F. LVDS Power Supply DC Characteristics, V_{CC} = V_{CCO} = 2.5V±5%, T_{A} = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		2.375	2.5	2.625	V
V _{CCA}	Analog Supply Voltage		V _{CC} – 0.26	2.5	V _{CC}	V
V _{CCO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{CC}	Power Supply Current				263	mA
I _{CCA}	Analog Supply Current				26	mA
I _{CCO}	Output Supply Current				42	mA

Symbol	Paramete	r	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High	Voltogo	$V_{CC} = 3.3V$	2.2		V _{CC} + 0.3	V
V _{IH}	Input High	i voltage	V _{CC} = 2.5V	1.7		V _{CC} + 0.3	V
V.	Input Low	Voltago	$V_{CC} = 3.3V$	-0.3		0.8	V
V _{IL}	L Input Low Voltage		$V_{CC} = 2.5V$	-0.3		0.7	V
	Input	CLK_SEL, CONFIG, PLL_BYPASS, S_A[1:0]	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μA
Iн	High Current	OE0, OE1, SCLK, SDATA	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
	Input	CLK_SEL, CONFIG, PLL_BYPASS, S_A[1:0]	$V_{CC} = 3.465 V \text{ or } 2.625 V,$ $V_{IN} = 0 V$	-5			μA
Ι _{ΙL}	Low Current	OE0, OE1, SCLK, SDATA	$V_{CC} = 3.465 V \text{ or } 2.625 V,$ $V_{IN} = 0 V$	-150			μA
	Output	HOLDOVER, SDATA	V _{CC} = 3.465V, I _{OH} = -8mA	2.6			V
V _{OH}	High Voltage	CLK_ACTIVE, LOCK_IND, XTALBAD, CLK0BAD, CLK1BAD	V _{CC} = 2.625V, I _{OH} = -8mA	1.8			v
V _{OL}	Output Low Voltage	HOLDOVER, SDATA CLK_ACTIVE, LOCK_IND, XTALBAD, CLK0BAD, CLK1BAD	V _{CC} = 3.465V or 2.625V, I _{OL} = 8mA			0.5	v

Table 5G. LVCMOS/LVTTL DC Characteristics, T_A = -40°C to $85^\circ C$

Table 5H. Differential DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Paramete	er	Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK0, nCLK0, CLK1, nCLK1	V _{CC} = V _{IN} = 3.465V or 2.625V			150	μA
	Input Low	CLK0, CLK1	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-5			μA
ιL	Current	nCLK0, nCLK1	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-150			μA
V _{PP}	Peak-to-F	Peak Voltage		0.15		1.3	V
V _{CMR}	Common NOTE 1	Mode Input Voltage;		V _{EE} + 0.5		V _{CC} – 1.0	V

NOTE 1: Common mode input voltage is defined as the crosspoint voltage.

Table 5I. LVPECL DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CCO} – 1.1	V _{CCO} – 0.7	V
V _{OL}	Output Low Voltage NOTE 1		V _{CCO} – 2.0	V _{CCO} – 1.5	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6	1.0	V

NOTE 1: Outputs terminated with 50 Ω to V_{CCO} – 2V.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CCO} – 1.1		V _{CCO} – 0.7	V
V _{OL}	Output Low Voltage NOTE 1		V _{CCO} -2.0		V _{CCO} – 1.5	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

Table 5J. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{CCO} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1: Outputs terminated with 50 Ω to V_{CCO} – 2V.

Table 5K. LVDS DC Characteristics, V_{CC} = V_{CCO} = 3.3V \pm 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.125		1.375	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 5L. LVDS DC Characteristics, V_{CC} = 3.3V ± 5% or 2.5V±5%, V_{CCO} = 2.5V±5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.125		1.375	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 6. Input Frequency Characteristics, V_{CC} = V_{CCO} = 3.3V \pm 5%, T_{A} = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input Frequency	XTAL_IN, XTAL_OUT NOTE 1		16		40	MHz
f _{IN}		CLK0, nCLK0,	High Bandwidth Mode	16		710	MHz
		CLK1, nCLK1	Low Bandwidth Mode	0.008		710	MHz
		SCLK				5	MHz

NOTE 1: For the input crystal and CLKx, nCLKx frequency range, the M value must be set for the VCO to operate within the 1995MHz to 2600MHz range.

Table 7. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency		16		40	MHz
Equivalent Series Resistance (ESR)				100	Ω
Shunt Capacitance				7	pF

AC Electrical Characteristics

Table 8. AC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ or 2.5V±5%, or $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 5\%$ (LVPECL Only), $V_{EE} = 0V$, $T_A = -40^{\circ}$ C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
fout	Output Frequence	су		0.98		1300	MHz
f _{VCO}	VCO Frequency			1995		2600	MHz
			Synth Mode (Integer FB), f _{OUT} = 400MHz, 40MHz XTAL, Integration Range: 12kHz – 40MHz		245	385	fs
			Synth Mode (FracN FB), f _{OUT} = 698.81MHz, 40MHz XTAL, Integration Range: 12kHz – 20MHz		355	605	fs
<i>t</i> jit(Ø)	RMS Phase Jitte Integer Divide R		LVDS output (NOTE 1), HBW Mode, $f_{IN} = 133.33MHz$, $f_{OUT} = 400MHz$, Integration Range: 12kHz – 20MHz		320	460	fs
			LVPECL output, LBW Mode (FracN), 40MHz XTAL, $f_{IN} = 10MHz$, $f_{OUT} = 155.52MHz$, Integration Range: 12kHz – 20MHz		379	610	fs
			LVPECL output, LBW Mode (FracN), 40MHz XTAL, f _{IN} = 25MHz, f _{OUT} = 161.1328125MHz, Integration Range: 12kHz – 20MHz		396	650	fs
£'. + ()	Cycle-to-Cycle J	litter;	Frequency Synthesizer Mode			40	ps
<i>t</i> jit(cc)	NOTE 2, 5		Frequency Translator Mode			40	ps
<i>t</i> sk(o)	Output Skew; N	OTE 2, 3, 5				35	ps
fiit/por)	RMS Period	LVPECL Outputs			2.0	6.5	ps
<i>t</i> jit(per)	Jitter; NOTE 5	LVDS Outputs			2.0	4.5	ps
t _{ERR}	Initial Phase Erro	or	f _{IN0} = 8kHz, f _{IN1} = 8kHz with 40usec phase offset, Low-Bandwidth mode		4.5		ns
t _{PWL}	Switchover Phas	se Slope	High-Bandwidth mode, 800kHz loop BW; $f_{OUT} = 100MHz$, 4µS phase error		1.5		ms / s
+ /+	Output Rise/Fall Time;	LVPECL Outputs	20% to 80%	95		485	ps
t _R / t _F	NOTE 5	LVDS Outputs	20% to 80%	128		498	ps
odc	Output Duty Cycle;	LVPECL Outputs	f _{OUT} < 600MHz	47		53	%
UUC	NOTE 5	LVDS Outputs	$f_{OUT} \ge 600MHz$	45		55	%
t _{SET}	Output Re-config Settling Time N		from falling edge of the 8th SCLK for a register change		200		ns
5	Setting Time NC		from edge on CONFIG pin		10		ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium



has been reached under these conditions.

NOTE 1: Measured using a Rohde & Schwarz SMA100 Signal Generator, 9kHz to 6GHz as the input source.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 4: This settling time does not include PLL re-calibration and locking if required. Since those times are highly dependent on the specific configuration, please contact IDT for times if PLL re-configuration is performed as part of the configuration change.


NOTE 5: Measurements are collected with the following output frequencies: 19.44MHz, 38.88MHz, 66.6667Mhz, 125MHz, 156.25MHz, 161.1328125MHz, 311.04MHz, 400MHz, 480MHz, 622.08MHz 1000MHz, 1200MHz, 1300MHz.

RENESAS


Typical Phase Noise at 400MHz (3.3V)




Parameter Measurement Information




3.3 Core/3.3V LVPECL Output Load Test Circuit




3.3 Core/2.5V LVPECL Output Load Test Circuit




2.5 Core/2.5V LVDS Output Load Test Circuit



2.5 Core/2.5V LVPECL Output Load Test Circuit




3.3 Core/3.3V LVDS Output Load Test Circuit




3.3 Core/2.5V LVDS Output Load Test Circuit


RENESAS

Parameter Measurement Information, continued
















Cycle-to-Cycle Jitter



LVDS Output Rise/Fall Time


RMS Period Jitter




LVPECL Output Rise/Fall Time

RENESAS


Parameter Measurement Information, continued




Offset Voltage Setup



Differential Output Duty Cycle/Output Pulse Width/Period







Differential Output Voltage Setup

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLKx/nCLKx Inputs

For applications not requiring the use of either differential input, both CLKx and nCLKx can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLKx to ground. It is recommended that CLKx, nCLKx be left unconnected in frequency synthesizer mode.

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVPECL Outputs

All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating there should be no trace attached.

LVCMOS Outputs

All unused LVCMOS outputs can be left floating. There should be no trace attached.

Recommended Values for Low-Bandwidth Mode Loop Filter

External loop filter components are not needed in Frequency Synthesizer or High-Bandwidth modes. In Low-Bandwidth mode, the loop filter structure and components shown in *Figure 11* are recommended. Please consult IDT if other values are needed.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 4 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{CC}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{CC} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 1.25V. The values below are for when both the single ended swing and V_{CC} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{CC} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 4. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 5A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and changing R2 to 50Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 5B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 5A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 5B. General Diagram for LVPECL Driver to XTAL Input Interface

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 6A to 6E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult

with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 8A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 6A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 6C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver





Figure 6E. CLK/nCLK Input Driven by a 3.3V HCSL Driver









Figure 6D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z₀) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 7A* can be used with either type of output structure. *Figure 7B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



LVDS Termination

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω




Figure 8A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 8A and 8B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 8B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 10A and *Figure 9B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CCO} - 2V. For V_{CCO} = 2.5V, the V_{CCO} - 2V is very close to ground

 $V_{CCO} = 2.5V$ F_{1} F_{250} F_{250}

Figure 9A. 2.5V LVPECL Driver Termination Example




Figure 9C. 2.5V LVPECL Driver Termination Example

V_{CCO} = 2.5V 50Ω 2.5V LVPECL Driver T R1 50 R2 50 R3 18

Figure 9B. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 9B can be eliminated and the termination is shown in *Figure 9C*.

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 10*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.




Figure 10. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Schematic Layout


Figure 11 (next page), shows an example of the UFT (8T49N205) application schematic. Input and output terminations shown are intended as examples only and may not represent the exact user configuration. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

In this example, the device is operated at V_{CC}=3.3V. For 2.5V option, please refer to the "Termination for 2.5V LVPECL Outputs" for output termination recommendation. A 12pF parallel resonant Fox FX325BS Series 16MHz to 40MHz crystal is used in this example. Different crystal frequencies may be used. The C1 = C2 = 5pF are recommended for frequency accuracy. If different crystal types are used, please consult IDT for recommendations. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. It is recommended that the loop filter components be laid out for the 3-pole option. This will also allow either 2-pole or 3-pole filter to be used. The 3-pole filter construction is used, the LF0 and LF1 pins must be tied-together and to the filter.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The UFT (8T49N205) provides separate V_{CC} , V_{CCA} and V_{CCO} power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is highly recommended that the 0.1μ F capacitors on the device side of the ferrite beads be placed on the device side of the PCB as close to the power pins as possible. This is represented by the placement of these capacitors in the schematic. If space is limited, the ferrite beads and 10µf capacitors connected to 3.3V can be placed on the opposite side of the PCB. If space permits, place all filter components on the device side of the board.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.





LVPECL Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T49N205I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8T49N205I is the sum of the core power plus the output power dissipated due to loading. The following is the output power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating output power dissipated due to loading.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 320mA = 1108.8W
- Power (outputs)_{MAX} = 33.2mW/Loaded Output pair If all outputs are loaded, the total power is 2 * 33.2mW = 66.4mW

Total Power_MAX (3.465V, with all outputs switching) = 1108.8mW + 66.4mW = 1175.2mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 32.4°C/W per Table 9 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 1.175W * 32.4°C/W = 123.1°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 9. Thermal Resistance θ_{JA} for 40 Lead VFQFN, Forced Convection

θ _{JA} by Velocity					
Meters per Second 0 1 2.5					
Multi-Layer PCB, JEDEC Standard Test Boards	32.4°C/W	25.7°C/W	23.4°C/W		

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 12.




Figure 12. LVPECL Driver Circuit and Termination

To calculate output power dissipation due to loading, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CCO} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} 0.7V$ ($V_{CCO_MAX} - V_{OH_MAX}$) = 0.7V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} 1.5V$ ($V_{CCO_MAX} - V_{OL_MAX}$) = 1.5V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.7\mathsf{V})/50\Omega] * 0.7\mathsf{V} = \mathbf{18.2mW}$

 $\mathsf{Pd}_{\mathsf{L}} = [(\mathsf{V}_{\mathsf{OL}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - 1.5\mathsf{V})/50\Omega] * 1.5\mathsf{V} = \mathbf{15}\mathsf{mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 33.2mW

LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T49N205I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8T49N205I is the sum of the core power plus the output power dissipation due to the load. The following is the output power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

- Power (core)_{MAX} = V_{CC MAX} * (I_{CC MAX} + I_{CCA MAX}) = 3.465V * (273mA + 30mA) = 1049.895mW
- Power (outputs)_{MAX} = V_{CCO_MAX} * I_{CCO_MAX} = 3.465V * 42mA = 145.53mW

Total Power_MAX = 1049.895mW + 145.53mW = 1195.425mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 32.4°C/W per Table 10 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 1.195W * 32.4°C/W = 123.7°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 10. Thermal Resistance θ_{JA} for 40 Lead VFQFN, Forced Convection

θ_{JA} by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	32.4°C/W	25.7°C/W	23.4°C/W		



Reliability Information


Table 11. θ_{JA} vs. Air Flow Table for a 40 Lead VFQFN

θ_{JA} vs. Air Flow					
Meters per Second 0 1 2.5					
Multi-Layer PCB, JEDEC Standard Test Boards	32.4°C/W	25.7°C/W	23.4°C/W		

Transistor Count


The transistor count for IDT8T49N205I is: 53,727

RENESAS





RENESAS



40 Lead VFQFN Package Outline and Package Dimensions, continued

Ordering Information

Table 12. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T49N205A-dddNLGI	IDT8T49N205A-dddNLGI	"Lead-Free" 40 Lead VFQFN	Tray	-40°C to +85°C
8T49N205A-dddNLGI8	IDT8T49N205A-dddNLGI	"Lead-Free" 40 Lead VFQFN	Tape & Reel	-40°C to +85°C

NOTE: For the specific -ddd order codes, refer to FemtoClock NG Universal Frequency Translator Ordering Product Information document.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.