Description

The IDT8S89873I is a high speed Differential-to-LVDS Buffer/Divider with Internal Termination. The IDT8S89873I has a selectable $\div 2$, $\div 4$, $\div 8$, $\div 16$ output dividers. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components.

The nRESET/nDISABLE asynchronously resets the QB output bank. QA outputs are synchronously enabled or disabled on the next falling edge of IN, or rising edge of nIN. Please refer to the timing diagram for details.


The device is packaged in a small, 3 x 3 mm VFQFN package, making it ideal for use on space-constrained boards.

Features

- Three LVDS outputs
- Frequency divide select options: ÷2, ÷4, ÷8, ÷16
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Output frequency: 2GHz (maximum) in pass-through mode
- Additive phase jitter: 0.185ps (typical) RMS
- Output skew: 9ps (typical), QBx, nQBx outputs
- Propagation Delay: 540ps (typical)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Block Diagram





Number	Name	Ту	ре	Description
1, 2	QB0, nQB0	Output		Differential output pair. LVDS interface levels.
3, 4	QB1, nQB1	Output		Differential output pair. LVDS interface levels.
5, 6	QA, nQA	Output		Differential output pair. LVDS interface levels.
7, 14	V _{DD}	Power		Power supply pins.
8	nRESET/ nDISABLE	Input	Pullup	Output reset and enable/disable pin. When LOW, resets the divider select, and align Bank A and Bank B edges. In addition, when LOW, Bank A and Bank B will be disabled. Input threshold is $V_{DD}/2V$. Includes an internal $37k\Omega$ pull-up resistor. LVTTL/LVCMOS interface levels.
9	nIN	Input		Inverting differential LVPECL clock input. R_{IN} = 50 Ω termination to V_T .
10	V _{REF_AC}	Output		Reference voltage for AC-coupled applications. Equal to $V_{DD} - 1.4V$ (approx.).
11	V _T	Input		Termination input.
12	IN	Input		Non-inverting LVPECL differential clock input. R_{IN} = 50 Ω termination to V_T .
13	GND	Power		Power supply ground.
15, 16	S1, S0	Input	Pullup	Select pins. Logic HIGH if left unconnected (\div 16 mode). S0 = LSB. Input threshold is V _{DD} /2. 37k Ω internal pull-up resistor. LVCMOS/LVTTL interface levels.

Table 1. Pin Descriptions

NOTE: Pull-up refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R _{PULLUP}	Input Pullup Resistor			37		kΩ
C _{IN}	Input Capacitance			2		pF


Function Tables

Table 3. Truth Table

In	puts		Outputs		
nRESET/nDISABLE	S1	S0	Bank A	Bank B	
1 (default)	0	0	Input Clock	Input Clock ÷2	
1	0	1	Input Clock	Input Clock ÷4	
1	1	0	Input Clock	Input Clock ÷8	
1	1 (default)	1 (default)	Input Clock	Input Clock ÷16	
0	Х	Х	QA = LOW, nQA = HIGH; NOTE 1	QBx = LOW, nQBx = HIGH; NOTE 2	

NOTE 1: On the next negative transition of the input signal.

NOTE 2: Asynchronous reset/disable function.





Absolute Maximum Ratings

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, I _O Continuous Current Surge Current	10mA 15mA
Input Current, IN, nIN	±50mA
V _T Current, I _{VT}	±100mA
V _{REF_AC} Input Sink/Source, I _{REF_AC}	±2mA
Operating Temperature Range, T _A	-40°C to +85°C
Package Thermal Impedance, θ_{JA} , (Junction-to-Ambient)	74.7°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{DD} = 3.3V ± 10%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.0	3.3	3.6	V
I _{DD}	Power Supply Current				100	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, V_{DD} = 3.3V ± 10%, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2.2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			0		0.8	V
I _{IH}	Input High Current	S[1:0], nRESET/nDISABLE	V _{DD} = V _{IN} = 3.6V			10	μA
IIL	Input Low Current	S[1:0], nRESET/nDISABLE	V _{DD} = 3.6V, V _{IN} = 0V	-150			μA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
R _{IN}	Input Resistance	IN, nIN	IN to V_T , nIN to V_T		50		Ω
V _{IH}	Input High Voltage	IN, nIN		0.15		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	IN, nIN		0		V _{DD} – 0.15	V
V _{IN}	Input Voltage Swing; NOTE 1			0.15		1.2	V
V _{DIFF_IN}	Differential Input Voltage Swing			0.3		2.4	V
V _{REF_AC}	Bias Voltage			V _{DD} – 1.4	V _{DD} – 1.425	V _{DD} – 1.34	V

Table 4C. Differential DC Characteristics, V_{DD} = 3.3V \pm 10%, T_A = -40°C to 85°C

NOTE 1: Refer to Parameter Measurement Information, *Input Voltage Swing* diagram. NOTE 2: Guaranteed by design.

Table 4D. LVDS DC Characteristics, V_{DD} = 3.3V \pm 10%, T_{A} = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OUT}	Output Voltage Swing		370	470	570	mV
V _{OH}	Output High Voltage		1.366	1.500	1.690	V
V _{OL}	Output Low Voltage		0.860	1.040	1.226	V
V _{OCM}	Output Common Mode Voltage		1.125	1.27	1.400	V
ΔV _{OCM}	Change in Common Mode Voltage				50	mV

AC Electrical Characteristics

Table 5. AC Characteristics, V_{DD} = 3.3V \pm 10%, T_{A} = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency; NOTE 5		Output Swing ≥ 200mV			2	GHz
+	Propagation Delay;	IN-to-Q	Input Swing: <400mV	430	525	640	ps
t _{PD}	NOTE 1	IN-10-Q	Input Swing: ≥400mV	420	510	620	ps
tok(a)	Output Skew;	QB0-to-QB1			9	40	ps
<i>t</i> sk(o)	NOTE 2, 3	QA-to-QBx			12	30	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4					250	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section; NOTE 5		156.25MHz, Integration Range: 12kHz - 20MHz		0.185	0.220	ps
t _{RR}	Reset Recovery Time			600			ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	45	125	285	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters characterized at \leq 2GHz unless otherwise noted.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points. NOTE 5: Device is in pass-through mode.


Parameter Measurement Information




Output Load AC Test Circuit




Part-to-Part Skew




Single-Ended & Differential Voltage Swing



Differential Input Level











RENESAS


Parameter Measurement Information, continued





Differential Output Voltage Setup





Offset Voltage Setup

Applications Information

3.3V LVPECL Input with Built-In 50 Ω Termination Interface

The IN /nIN with built-in 50 Ω terminations accept LVDS, LVPECL, CML and other differential signals. Both signals must meet the V_{IN} and V_{IH} input requirements. *Figures 2A to 2D* show interface examples for the IN/nIN input with built-in 50 Ω terminations driven by




Figure 2A. IN/nIN Input with Built-In 50 Ω Driven by an LVDS Driver




Figure 2C. IN/nIN Input with Built-In 50 Ω Driven by a CML Driver

the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. IN/nIN Input with Built-In 50 Ω Driven by an LVPECL Driver




Figure 2D. IN/nIN Input with Built-In 50 Ω Driven by a CML Driver with Built-In 50 Ω Pullup

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

LVDS Driver Termination


For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z₀) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, we recommend that there is no trace attached.

standard termination schematic as shown in *Figure 4A* can be used with either type of output structure. *Figure 4B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



LVDS Termination

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8S89873I. Equations and example calculations are also provided.

The maximum current at 85°C is as follows $I_{DD MAX} = 96.32 \text{mA}$

1. Power Dissipation.

The total power dissipation for the IDT8S89873I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{DD} = 3.3V + 0.3V = 3.6V, which gives worst case results.

- Power_MAX = V_{DD_MAX} * I_{DD_MAX} = 3.6V * 100mA = 360mW
- Power Dissipation for internal termination R_T Power $(R_T)_{MAX} = (V_{IN_MAX})^2 / R_T_{MIN} = (1.2V)^2 / 80\Omega = 18mW$

Total Power_MAX = 360mW + 18mW = **378mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.378W * 74.7°C/W = 113.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 16 Lead VFQFN, Forced Convection

θ _{JA} by Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			

Reliability Information

Table 7. θ_{JA} vs. Air Flow Table for a 16 Lead VFQFN

θ _{JA} by Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			

Transistor Count

The transistor count for IDT8S89873I is: 415 Pin compatible with ICS889873

Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8S89873ANLGI	873AI	"Lead-Free" 16 Lead VFQFN	Tray	-40°C to 85°C
8S89873ANLGI8	873AI	"Lead-Free" 16 Lead VFQFN	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.


Revision History

Revision Date	Description of Change	
November 29 2017	Updated the package outline drawings; however, no technical changes Completed other minor changes	
July 10, 2012	Initial release.	

RENESAS

16-QFN Package Outline Drawing


3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad NL/NLG16P2, PSC-4169-02, Rev 04, Page 1





16-QFN Package Outline Drawing

3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad NL/NLG16P2, PSC-4169-02, Rev 04, Page 2



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
- 2. TOP DOWN VIEW-AS VIEWED ON PCB
- 3. LAND PATTERN RECOMMENDATION IS PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

Package Revision History				
Date Created	Rev No.	Description		
Oct 25, 2017	Rev 04	Remove Bookmak at Pdf Format & Update Thickness Tolerance		
Aug 15, 2017	Rev 03	Update Epad Range		

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.