# **Description**


The 8S89831I is a high speed 1-to-4 Differential- to-LVPECL/ECL Fanout Buffer. The 8S89831I is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fiber Channel. The internally terminated differential input and VREF\_AC pin allow other differential signal families such as LVDS, LVHSTL and CML to be easily interfaced to the input with minimal use of external components.

The device also has an output enable pin which may be useful for system test and debug purposes. The 8S89831I is packaged in a small 3mm x 3mm 16-pin VFQFN package which makes it ideal for use in space-constrained applications.


#### **Features**

- Four LVPECL/ECL outputs
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- $50\Omega$  internal input termination to  $V_T$
- Output frequency: >2.1GHz
- Output skew: 30ps (maximum)
- Part-to-part skew: 185ps (maximum)
- Additive phase jitter, RMS: 0.31ps (typical)
- Propagation Delay: 570ps (maximum)
- LVPECL mode operating voltage supply range:
   V<sub>CC</sub> = 2.5V±5%, 3.3V±5%, V<sub>FF</sub> = 0V
- ECL mode operating voltage supply range:
   V<sub>CC</sub> = 0V, V<sub>EE</sub> = -3.3V±5%, -2.5V±5%
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- Supports ≤105°C board temperature operations

# **Block Diagram**



# Pin Assignment



8S89831I

16-Lead VFQFN 3mm x 3mm x 0.925mm package body K Package Top View



**Table 1. Pin Descriptions** 

Number	Name	Ту	pe	Description
1, 2	Q1, nQ1	Output		Differential output pair. LVPECL/ECL interface levels.
3, 4	Q2, nQ2	Output		Differential output pair. LVPECL/ECL interface levels.
5, 6	Q3, nQ3	Output		Differential output pair. LVPECL/ECL interface levels.
7, 14	V <sub>cc</sub>	Power		Power supply pins.
8	EN	Input	Pullup	Synchronizing clock enable. When LOW, Qx outputs will go LOW and nQx outputs will go HIGH on the next LOW transition at IN input. Input threshold is $V_{CC}/2$ . Includes a 37k $\Omega$ pull-up resistor. Default state is HIGH when left floating. The internal latch is clocked on the falling edge of the input signal IN. LVTTL / LVCMOS interface levels.
9	nIN	Input		Inverting differential LVPECL clock input. RT = $50\Omega$ termination to V <sub>T</sub> .
10	V <sub>REF_AC</sub>	Output		Reference voltage for AC-coupled applications.
11	V <sub>T</sub>	Input		Termination input. I <sub>REF_AC</sub> (max.) < ±2mA.
12	IN	Input		Non-inverting LVPECL differential clock input. RT = $50\Omega$ termination to V <sub>T</sub> .
13	V <sub>EE</sub>	Power		Negative supply pin.
15, 16	Q0, nQ0	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLUP</sub>	Input Pullup Resistor			37		kΩ



## **Function Tables**

**Table 3A. Control Input Function Table** 

Input	Outputs			
EN	Q0:Q3	nQ0:nQ3		
0	Disabled; LOW	Disabled; HIGH		
1	Enabled	Enabled		

NOTE: After EN switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in *Figure 1*.




Figure 1. EN Timing Diagram

Table 3B. Truth Table

	Inputs		0	utputs
IN	nIN	EN	Q0:Q3	nQ0:nQ3
0	1	1	0	1
1	0	1	1	0
Х	Х	0	0 (NOTE 1)	1(NOTE 1)

NOTE 1: On the next negative transition of the input signal (IN).



# **Absolute Maximum Ratings**

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V <sub>CC</sub>	4.6V (LVPECL mode, V <sub>EE</sub> = 0V)	
Negative Supply Voltage, V <sub>EE</sub>	-4.6V (ECL mode, V <sub>CC</sub> = 0V)	
Inputs, V <sub>I</sub> (LVPECL mode)	-0.5V to V <sub>CC</sub> + 0.5V	
Inputs, V <sub>I</sub> (ECL mode)	0.5V to V <sub>EE</sub> – 0.5V	
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA	
Input Current, IN, nIN	±50mA	
V <sub>T</sub> Current, I <sub>VT</sub>	±100mA	
V <sub>REF_AC</sub> Input Sink/Source Current, I <sub>REF_AC</sub>	±2mA	
Junction Temperature, T <sub>j</sub>	125°C	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	



## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC}$  = 2.5V ± 5%, 3.3V ± 5%,  $T_A$  = -40°C to 85°C or  $T_B$  = -40°C to 105°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		2.375	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				45	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC}$ = 2.5V ± 5%, 3.3V ± 5%, $T_A$ = -40°C to 85°C or $T_B$ = -40°C to 105°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		0		0.8	V
I <sub>IH</sub>	Input High Current	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V			10	μA
I <sub>IL</sub>	Input Low Current	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA

## Table 4C. Differential DC Characteristics, $V_{CC}$ = 2.5V ± 5%, 3.3V ± 5%, $T_A$ = -40°C to 85°C or $T_B$ = -40°C to 105°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
R <sub>IN</sub>	Differential Input Resistance	(IN, nIN)	IN to VT, nIN to VT	40	50	60	Ω
V <sub>IH</sub>	Input High Voltage	(IN, nIN)		1.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage	(IN, nIN)		0		V <sub>IH</sub> – 0.15	V
V <sub>IN</sub>	Input Voltage Swing			0.15		1.2	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swir	ıg		0.3			V
I <sub>IN</sub>	Input Current; NOTE 1	(IN, nIN)				35	mA
V <sub>REF_AC</sub>	Bias Voltage			V <sub>CC</sub> – 1.45	V <sub>CC</sub> – 1.37	V <sub>CC</sub> – 1.32	V

NOTE 1: Guaranteed by design.

## Table 4D. LVPECL DC Characteristics, $V_{CC}$ = 2.5V ± 5%, 3.3V ± 5%, $T_A$ = -40°C to 85°C or $T_B$ = -40°C to 105°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.175		V <sub>CC</sub> – 0.85	V
$V_{OL}$	Output Low Voltage; NOTE 1		$V_{CC} - 2.0$		V <sub>CC</sub> – 1.575	V
V <sub>OUT</sub>	Output Voltage Swing		0.6		1.0	V
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing		1.2		2.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2V.



## **AC Electrical Characteristics**

**Table 5. AC Characteristics,**  $V_{CC}$  = 0V;  $V_{EE}$  = -3.3V ± 5%, -2.5V ± 5% or  $V_{CC}$  = 2.5V ± 5%, 3.3V ± 5%,  $V_{EE}$  = 0V,  $V_{A}$  = -40°C to 85°C or  $V_{CC}$  = -40°C to 105°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequence	су	Output Swing ≥ 450mV	2.1			GHz
+	Propagation Dela	ay; (Differential);	Input Swing: 150mV	300		570	ps
t <sub>PD</sub>	NOTE 1		Input Swing: 800mV	255		510	ps
tsk(o)	Output Skew; NOTE 2, 4					30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					185	ps
<i>t</i> jit	Buffer Additive Jitter; RMS; refer to Additive Phase Jitter Section		155.52MHz, Integration Range: 12kHz – 20MHz		0.31		ps
t <sub>S</sub>	Clock Enable Setup Time	EN to IN/nIN		300			ps
t <sub>H</sub>	Clock Enable Hold Time	EN to IN/nIN		300			ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall	Time	20% to 80%	100		250	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters characterized at  $\leq$  1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




## **Parameter Measurement Information**




**Output Load AC Test Circuit** 




Part-to-Part Skew




Single-ended & Differential Input Voltage Swing



#### **Differential Input Level**




**Output Skew** 




**Propagation Delay** 



# **Parameter Measurement Information, continued**





**Setup & Hold Time** 

**Output Rise/Fall Time** 

# **Application Information**

## **Recommendations for Unused Output Pins**

## **Outputs**

## **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



### 3.3V Differential Input with Built-In 50 $\Omega$ Termination Interface

The IN /nIN with built-in  $50\Omega$  terminations accept LVDS, LVPECL, LVHSTL, CML, SSTL and other differential signals. Both signals must meet the V<sub>IN</sub> and V<sub>IH</sub> input requirements. *Figures 2A to 2D* show interface examples for the IN/nIN input with built-in  $50\Omega$  terminations driven by the most common driver types. The input interfaces

suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. IN/nIN Input with Built-In 50Ω Driven by an LVDS Driver




Figure 2C. IN/nIN Input with Built-In 50 $\Omega$  Driven by a CML Driver with Open Collector




Figure 2B. IN/nIN Input with Built-In  $50\Omega$  Driven by an LVPECL Driver




Figure 2D. IN/nIN Input with Built-In 50 $\Omega$  Driven by an SSTL Driver



### 2.5V LVPECL Input with Built-In 50 $\Omega$ Termination Interface

The IN /nIN with built-in  $50\Omega$  terminations accept LVDS, LVPECL, CML, SSTL and other differential signals. Both signals must meet the  $V_{IN}$  and  $V_{IH}$  input requirements. *Figures 3A to 3D* show interface examples for the IN/nIN with built-in  $50\Omega$  termination input driven by

the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3A. IN/nIN Input with Built-In 50 $\Omega$  Driven by an LVDS Driver




Figure 3B. IN/nIN Input with Built-In 50 $\Omega$  Driven by an LVPECL Driver




Figure 3C. IN/nIN Input with Built-In 50 $\Omega$  Driven by a CML Driver with Open Collector




Figure 3D. IN/nIN Input with Built-In 50 $\Omega$  Driven by an SSTL Driver



## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination



## **Termination for 2.5V LVPECL Outputs**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



### **Schematic Example**

Figure 7 shows a schematic example of the 8S89831I. This schematic provides examples of input and output handling. The 8S89831I input has built-in  $50\Omega$  termination resistors. The input can directly accept various types of differential signal without AC couple. For AC couple termination, the 8S89831I also provides the VREF\_AC pin for proper offset level after the AC couple. This example shows the 8S89831I input driven by a 2.5V LVPECL driver

with AC couple. The 8S89831I outputs are LVPECL driver. In this example, we assume the traces are long transmission line and the receiver is high input impedance without built-in matched load. An example of 3.3V LVPECL termination is shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




Figure 7. 8S89831I Application Schematic Example



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8S89831I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8S89831I is the sum of the core power plus the power dissipation in the load(s).

The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

Note: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 45mA = 155.925mW
- Power (outputs)<sub>MAX</sub> = 32.94mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 32.94mW = 131.76mW
- Power Dissipation for internal termination  $R_T$ Power  $(R_T)_{MAX} = (V_{IN\ MAX})^2/R_{T\ MIN} = (1.2V)^2/80\Omega = 18mW$

Total Power\_MAX (3.3V, with all outputs switching) = 155.925mW + 131.76mW + 18mW = 305.685mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd total +  $T_A$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.306\text{W} * 74.7^{\circ}\text{C/W} = 107.9^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{\text{JA}}$  for 16 Lead VFQFN, Forced Convection

Thermal Parameters by Velocity					
Meters per Second 0 1 2.5					
$\theta_{\sf JA}$	74.7°C/W	65.3°C/W	58.5°C/W		
$\theta_{JB}$	5.7°C/W	-	-		
$\theta_{\sf JC}$	59.7°C/W	-	-		



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

The LVPECL output driver circuit and termination are shown in Figure 8.




Figure 8. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.85V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.85V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.575V$  $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.575V$

Pd\_H is power dissipation when the output drives high.

Pd L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.85V)/50\Omega] * 0.85V = 19.55mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.575V)/50\Omega] * 1.575V = 13.39mW$$

Total Power Dissipation per output pair = Pd H + Pd L = 32.94mW

#### **Transistor Count**

The transistor count for 8S89831I is: 328

This device is pin and function compatible and a suggested replacement for 889831.




### **Case Temperature Considerations**

This device supports applications in a natural convection environment that does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters, which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, IDT recommends using the junction-to-board thermal characterization parameter  $\Psi_{JB}$  (Psi-JB) to calculate the junction temperature ( $T_{J}$ ) and ensure it does not exceed the maximum allowed operating junction temperature in the Absolute Maximum Ratings.

The junction-to-board thermal characterization parameter,  $\Psi_{JB}$  is calculated using the following equation:

$$T_J = T_B + \Psi_{JB} \times P_{D_s}$$
 where:

- T<sub>J</sub> = Junction temperature at steady state condition in (°C)
- T<sub>B</sub> = Board or case temperature (Bottom) at steady state condition in (°C)
- $\Psi_{JB}$  = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board
- P<sub>D</sub> = Power dissipation (W) in desired operating configuration



The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It is critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC bottom case temperature ( $T_{CB}$ ). A good connection ensures that temperature at the exposed pad ( $T_{CB}$ ) and the board temperature ( $T_{CB}$ ) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption, and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.

Example Calculation for Junction Temperature (T<sub>J</sub>): T<sub>J</sub> = T<sub>B</sub> +  $\Psi$ <sub>JB</sub> x P<sub>D</sub>

Package type	16L-QFN
Body size (mm)	$3.0 \times 3.0 \times 1.0 \text{ mm}$
ePad size (mm)	1.7 × 1.7 mm
Thermal Via	2 × 2 Matrix
$\Psi_{JB}$	5.7°C/W
T <sub>B</sub>	105°C
P <sub>D</sub>	0.305W

For the variables above, the junction temperature is equal to 106.2°C. Since this operating junction temperature is below the maximum operating junction temperature of 125°C, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 107.9°C, this device can function without the degradation of the specified AC or DC parameters.



# **Package Outline Drawings**

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

# **Ordering Information**

### **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8S89831AKILF	831A	"Lead-Free" 16 Lead VFQFN	Tube	-40°C to 85°C
8S89831AKILFT	831A	"Lead-Free" 16 Lead VFQFN	Tape & Reel	-40°C to 85°C

# **Revision History**

Revision Date	Description of Change	
November 9, 2017	Replaced operating temperature with junction temperature in Absolute Maximum Ratings; also removed the package thermal information  Changed the T <sub>A</sub> and T <sub>B</sub> temperature ranges to indicate "or" in all electrical table titles	
October 3, 2017	Added a new bullet to Features about board temperature Added "TB = -40°C to 105°C" to Tables 4A, 4B, 4C, 4D, and 5 Added Case Temperature Considerations	
September 22, 2017	Updated the package outline drawings; however, no mechanical changes  Completed other minor improvements	
June 22, 2017	Updated the thermal characteristics in Table 6 Updated the package drawings - no technical changes	
January 27, 2016	Removed ICS from part numbers where needed.  General Description - Deleted ICS chip.  Ordering Information - Deleted quantity in tape in reel. Deleted LF note below table.  Updated header and footer.	
April 22, 2010	Deleted Differential Input with Built-in $50\Omega$ Termination Unused Input Handling application section. This section does not apply when there is only one input.  Power Considerations - in Power Dissipation section, corrected Power (RT) calculation. Calculation = 18mV from 98mW. Total Power and Junction Temperature calculations have also been updated.	

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.