**DATA SHEET** 

## **General Description**


The ICS8714004I is Zero-Delay Buffer/Frequency Multiplier with four differential HCSL output pairs, and uses external feedback (differential feedback input and output pairs) for "zero delay" clock regeneration. In PCI Express and Ethernet applications, 100MHz and 125MHz are the most commonly used reference clock frequencies and each of the four output pairs can be independently set for either 100MHz or 125MHz. With an output frequency range of 98MHz to 165MHz, the device is also suitable for use in a variety of other applications such as Fibre Channel (106.25MHz) and XAUI (156.25MHz). The M-LVDS Input/Output pair is useful in backplane applications when the reference clock can either be local (on the same board as the ICS8714004I) or remote via a backplane connector. In output mode, an input from a local reference clock applied to the CLK, nCLK input pins is translated to M-LVDS and driven out to the MLVDS, nMLVDS pins. In input mode, the internal M-LVDS driver is placed in a High-Impedance state using the OE\_MLVDS pin and MLVDS, nMLVDS pin then becomes an input (e.g. from a backplane).

The ICS8714004I uses low phase noise FemtoClock technology, thus making it ideal for such applications as PCI Express Generation 1, 2 and 3 as well as for Gigabit Ethernet, Fibre Channel, and 10 Gigabit Ethernet. It is packaged in a 40-VFQFN package (6mm x 6mm).

#### **Features**

- Four 0.7V differential HCSL output pairs, individually selectable for 100MHz or 125MHz for PCle and Ethernet applications
- One differential clock input pair CLK, nCLK can accept the following differential input levels: LVPECL, LVDS, M-LVDS, LVHSTL, HCSL
- One M-LVDS I/O pair (MLVDS, nMLVDS)
- Output frequency range: 98MHz 165MHz
- Input frequency range: 19.6MHz 165MHz
- VCO range: 490MHz 660MHz
- PCI Express (2.5 Gb/s), Gen 2 (5 Gb/s), and Gen 3 (8 Gb/s) jitter compliant
- External feedback for "zero delay" clock regeneration
- RMS phase jitter @ 125MHz (1.875MHz 20MHz): 0.558ps (typical)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- · Lead-free (RoHs 6) packaging


# **Pin Assignment**



ICS8714004I
40-Lead VFQFN
6mm x 6mm x 0.925mm package body
4.65mm x 4.65mm Epad Size
K Package
Top View



# **Block Diagram**



Pull-up resistor (PU) on pin (power-up default is HIGH if not externally driven) Pull-down resistor (PD) on pin (power-up default is LOW if not externally driven)



# **Pin Description and Pin Characteristic Tables**

**Table 1. Pin Descriptions** 

Number	Name	1	уре	Description
1, 11, 22, 30, 35	$V_{DD}$	Power		Core supply pins.
2	OE_MLVDS	Input	Pullup	Active High Output Enable. When HIGH, the M-LVDS output driver is active and provides a buffered copy of reference clock applied the CLK, nCLK input to the MLVDS, nMLVDS output pins. The MLVDS, nMLVDS frequency equals the CLK, nCLK frequency divided by the PDIV Divider value (selectable ÷1, ÷4, ÷5, ÷8). When LOW, the M-LVDS output driver is placed into a High Impedance state and the MLVDS, nMLVDS pins can accept a differential input. LVCMOS/LVTTL interface levels.
3	MLVDS	I/O		Non-Inverting M-LVDS input/output. The input/output state is determined by the OE_MLVDS pin. When OE_MLVDS = HIGH, this pin is an output and drives the non-inverting M-LVDS output. When OE_MLVDS = LOW, this pin is an input and can accept the following differential input levels: M-LVDS, LVDS, LVPECL, HSTL, HCSL.
4	nMLVDS	I/O		Inverting M-LVDS input/output. The input/output state is determined by the OE_MLVDS pin. When OE_MLVDS = HIGH, this pin is an output and drives the inverting M-LVDS output. When OE_MLVDS = LOW, this pin is an input and can accept the following differential input levels: M-LVDS, LVDS, LVPECL, HSTL, HCSL.
5	PLL_SEL	Input	Pullup	PLL select. Determines if the PLL is in bypass or enabled mode (default). In enabled mode, the output frequency = VCO frequency/QDIV divider. In bypass mode, the output frequency = reference clock frequency/ (PDIV*QDIV). LVCMOS/LVTTL interface levels.
6	FBO_DIV	Input	Pulldown	Output Divider Control for the feedback output pair, FBOUT, nFBOUT. Refer to Table 3D. LVCMOS/LVTTL interface levels.
7	MR	Input	Pulldown	Active High master reset. When logic HIGH, the internal dividers are reset causing the Qx, nQx outputs to drive High Impedance. Note that assertion of MR overrides the OE[1:0] control pins and all outputs are disabled. When logic LOW, the internal dividers are enabled and the state of the outputs is determined by OE[1:0]. MR must be asserted on power-up to ensure outputs phase aligned. LVCMOS/LVTTL interface levels.
8	OE0	Input	Pullup	Output Enable. Together with OE1, determines the output state of the outputs with the default state: all output pairs switching. Refer to Table 3B Truth table. LVCMOS/LVTTL Interface levels.
9	OE1	Input	Pullup	Output Enable. Together with OE0, determines the output state of the outputs with the default state: all output pairs switching. Refer to Table 3B Truth table. LVCMOS/LVTTL Interface levels
10, 16, 27	GND	Power		Power supply ground.
12	FBI_DIV0	Input	Pullup	Feedback Input Divide Select 0. Together with FBI_DIV1, determines the feedback input divider value. Refer to Table 3C. LVCMOS/LVTTL interface levels.
13	FBI_DIV1	Input	Pullup	Feedback Input Divide Select 1. Together with FBI_DIV0, determines the feedback input divider value. Refer to Table 3C. LVCMOS/LVTTL interface levels.
14	nFBIN	Input	Pullup/ Pulldown	Inverted differential feedback input to the PLL for regenerating clocks with "Zero Delay."
15	FBIN	Input	Pulldown	Non-inverted differential feedback input to the PLL for regenerating clocks with "Zero Delay."



Number	Name	Т	уре	Description
17	QDIV0	Input	Pulldown	Output Divider Control for Q0, nQ0. Refer to Table 3F. LVCMOS/LVTTL interface levels.
18	QDIV1	Input	Pulldown	Output Divider Control for Q1, nQ1. Refer to Table 3F. LVCMOS/LVTTL interface levels.
19	QDIV2	Input	Pulldown	Output Divider Control for Q2, nQ2. Refer to Table 3F. LVCMOS/LVTTL interface levels.
20	QDIV3	Input	Pulldown	Output Divider Control for Q3, nQ3. Refer to Table 3F. LVCMOS/LVTTL interface levels.
21	IREF	Input		An external fixed precision resistor from this pin to ground is needed to provide a reference current for the differential HCSL outputs. A resistor value of $475\Omega$ provides an HCSL voltage swing of approximately 700mV.
23, 24	nFBOUT, FBOUT	Output		Differential feedback output pair. The feedback output pair always switches independent of the output enable settings on the OE[1:0] pins. HCSL interface levels.
25, 26	nQ3, Q3	Output		Differential output pair. HCSL interface levels.
28, 29	nQ2, Q2	Output		Differential output pair. HCSL interface levels.
31, 32	nQ1, Q1	Output		Differential output pair. HCSL interface levels.
33, 34	nQ0, Q0	Output		Differential output pair. HCSL interface levels.
36	V <sub>DDA</sub>	Power		Analog supply pin.
37	CLK	Input	Pulldown	Non-inverting differential clock input. Accepts HCSL, LVDS, M-LVDS, HSTL, LVPECL input levels.
38	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. Accepts HCSL, LVDS, M-LVDS, HSTL, LVPECL input levels.
39	PDIV0	Input	Pulldown	Input Divide Select 0. Together with PDIV1 determines the input divider value. Refer to Table 3E. LVCMOS/LVTTL Interface levels.
40	PDIV1	Input	Pulldown	Input Divide Select 1. Together with PDIV0 determines the input divider value. Refer to Table 3E. LVCMOS/LVTTL Interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**Table 2. Pin Characteristics** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



# **Function Tables**

Table 3A. Common Configuration Table NOTE 1

Input Frequency	Output Frequency	Application	Frequency Mult. Factor	PDIV	FBI_DIV	FBO_DIV	QDIVx
100MHz	100MHz	PCle Buffer	1	÷1	÷1	÷5	÷5
125MHz	125MHz	PCle, Ethernet Buffer	1	÷1	÷1	÷4	÷4
100MHz	125MHz	PCIe Multiplier	5/4	÷1	÷1	÷5	÷4
125MHz	100MHz	PCle Divider	4/5	÷1	÷1	÷4	÷5
25MHz	100MHz	PCIe Multiplier	4	÷1	÷4	÷5	÷5
25MHz	125MHz	PCle, Ethernet Multiplier	5	÷1	÷4	÷5	÷4
25MHz	156.25MHz	XAUI Multiplier	25/4	÷1	÷5	÷5	÷4
62.5MHz	125MHz	Ethernet Multiplier	2	÷1	÷2	÷4	÷4
53.125MHz	106.25MHz	Fibre Channel Multiplier	2	÷1	÷2	÷5	÷5

NOTE 1: This table shows common configurations and is not exhaustive. When using alternate configurations, the user must ensure the VCO frequency is always within its range of 490MHz – 660MHz.

**Table 3B. Output Enable Truth Table** 

Inp	outs	Output State	Output State				
OE1	OE0	Q0, nQ0	Q1, nQ1	Q2, nQ2	Q3, nQ3		
0	0	Q0, nQ0 switching	Disabled (High Impedance)	Disabled (High Impedance)	Disabled (High Impedance)		
0	1	Q0, nQ0 switching	Q1, nQ1 switching	Disabled (High Impedance)	Disabled (High Impedance)		
1	0	Q0, nQ0 switching	Q1, nQ1 switching	Q2, nQ2 switching	Disabled (High Impedance)		
1(default)	1(default)	Q0, nQ0 switching	Q1, nQ1 switching	Q2, nQ2 switching	Q3, nQ3 switching		

Table 3C. Feedback Input Divider Control Table

Inp	uts	
FBI_DIV1 FBI_DIV0		Feedback Input Divider Values
0	0	÷1
0	1	÷2
1	0	÷4
1	1	÷5 (default)

**Table 3E. Input Divide Select Control Table** 

Inp	uts	
PDIV1 PDIV0		Input Divider Values
0	0	÷4 (default)
0	1	÷5
1	0	÷8
1	1	÷1

**Table 3D. Feedback Output Divider Control Table** 

Inputs	
FBO_DIV	Feedback Output Divider Value
0	÷4 (default)
1	÷5

**Table 3F. Output Divider Control Control Table** 

Inputs	
QDIV[3:0]	Output Divider Value
0	÷4 (default)
1	÷5



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	32.4°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.15	3.3	$V_{DD}$	V
$I_{DD}$	Power Supply Current	Outputs Unloaded		170	210	mA
I <sub>DDA</sub>	Analog Supply Current	Outputs Unloaded		11	15	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Volta	age		2.2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volta	ıge		-0.3		0.8	V
	Input	MR, PDIV[1:0], QDIV[3:0], FBO_DIV	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			150	μΑ
High Curren	High Current	PLL_SEL, OE_MLVDS, FBI_DIV[1:0], OE[1:0]	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input	MR, PDIV[1:0], QDIV[3:0], FBO_DIV	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μΑ
I IIL	Low Current	PLL_SEL, OE_MLVDS, FBI_DIV[1:0], OE[1:0]	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μΑ



Table 4C. Differential DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%, \, T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK, nCLK, FBIN, nFBIN	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I <sub>IL</sub>	Input Low Current	CLK, FBIN	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μΑ
		nCLK, nFBIN	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Voltage; NOTE 1			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V <sub>DD</sub> – 0.85	V

NOTE 1:  $V_{\rm IL}$  should not be less than -0.3V. NOTE 2: Common mode input voltage is defined as  $V_{\rm IH}$ .

Table 4D. M-LVDS DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%, \, T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		370	410	470	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		0.3		2.3	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV



### **AC Electrical Characteristics**

Table 5A. PCI Express Jitter Specifications,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	PCIe Industry Specification	Units
t <sub>i</sub>	Phase Jitter	f = 100MHz, Evaluation Band: 0Hz - Nyquist (clock frequency/2)		20	30	86	ps
(PCIe Gen 1)	Peak-to-Peak; NOTE 1, 4	f = 125MHz, Evaluation Band: 0Hz - Nyquist (clock frequency/2)		12	25	86	ps
t <sub>REFCLK</sub> HF RMS F	Phase Jitter RMS;	f= 100MHz High Band: 1.5MHz - Nyquist (clock frequency/2)		2	3	3.1	ps
(PCle Gen 2)	NOTE 2, 4	f = 125MHz High Band: 1.5MHz - Nyquist (clock frequency/2)		0.8	1.4	3.1	ps
t <sub>REFCLK_LF_RMS</sub>	Phase Jitter RMS;	f= 100MHz Low Band: 10kHz - 1.5MHz		0.1	0.4	3.0	ps
(PCIe Gen 2)	NOTE 2, 4	f= 125MHz Low Band: 10kHz - 1.5MHz		0.1	0.4	3.0	ps
t <sub>REFCLK</sub> RMS	Phase Jitter RMS; NOTE 3, 4	f = 100MHz Evaluation Band: 0Hz - Nyquist (clock frequency/2)		0.5	0.7	0.8	ps
(PCIe Gen 3)		f = 125MHz Evaluation Band: 0Hz - Nyquist (clock frequency/2)		0.2	0.4	0.8	ps

**NOTE:** Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions. For additional information, refer to the *PCI Express Application Note section* in the datasheet. **NOTE 1:** Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86ps peak-to-peak for a sample size of 10<sup>6</sup> clock periods.

**NOTE 2:** RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps RMS for  $t_{REFCLK\_HF\_RMS}$  (High Band) and 3.0ps RMS for  $t_{REFCLK\_LF\_RMS}$  (Low Band).

**NOTE 3:** RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the *PCI Express Base Specification Revision 0.7, October 2009* and is subject to change pending the final release version of the specification.

**NOTE 4:** This parameter is guaranteed by characterization. Not tested in production.



**Table 5B. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		98		165	MHz
fjit(cc)	Cycle-to-Cycle Jitter; NOTE 1			35	80	ps
tsk(o)	Output Skew; NOTE 1, 2	Outputs measured Q[0:3]		100	210	ps
fit/(Z)\	RMS Phase Jitter (Random);	125MHz, Integration Range: 1.875MHz – 20MHz		0.558		ps
tjit(∅)	NOTE 3, 4	100MHz, Integration Range: 1.875MHz – 20MHz		0.567		ps
t <sub>L</sub>	PLL Lock Time				100	ms
V <sub>MAX</sub>	Absolute Max Output Voltage; NOTE 5, 6				1150	mV
V <sub>MIN</sub>	Absolute Min Output Voltage; NOTE 5, 7		-300			mV
V <sub>RB</sub>	Ringback Voltage; NOTE 8, 9		-100		100	mV
t <sub>STABLE</sub>	Time before V <sub>RB</sub> is allowed; NOTE 8, 9		500			ps
V <sub>CROSS</sub>	Absolute Crossing Voltage; NOTE 10, 11		150		550	mV
$\Delta V_{CROSS}$	Total Variation of V <sub>CROSS</sub> over all edges; NOTE 10, 12				140	mV
Rise/Fall Edge Rate	Rising/Falling Edge Rate; NOTE 8, 13	Measured between -150mV	0.6		4	V/ns
odc	Output Duty Cycle; NOTE 14		45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions. Characterized with configurations in Table 3A.

- NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
- NOTE 3: Refer to the Phase Noise plots.
- NOTE 4: Measurements depend on input source used.
- NOTE 5: Measurement taken from single-ended waveform.
- NOTE 6: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.
- NOTE 7: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.
- NOTE 8: Measurement taken from a differential waveform.
- NOTE 9:  $t_{STABLE}$  is the time the differential clock must maintain a minimum  $\pm 150$ mV differential voltage after rising/falling edges before it is allowed to drop back into the  $V_{BB}$   $\pm 100$ mV differential range. See Parameter Measurement Information Section.
- NOTE 10: Measured at crossing point where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx. See Parameter Measurement Information Section
- NOTE 11: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Parameter Measurement Information Section.
- NOTE 12: Defined as the total variation of all crossing voltage of rising Qx and falling nQx. This is the maximum allowed variance in the  $V_{CROSS}$  for any particular system. See Parameter Measurement Information Section.
- NOTE 13: Measured from -150mV to +150mV on the differential waveform (derived from Qx minus nQx). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing. See Parameter Measurement Information Section.
- NOTE 14: Input duty cycle must be 50%.




# **Typical Phase Noise at 125MHz**



Offset Frequency (Hz)




# **Typical Phase Noise at 100MHz**




Offset Frequency (Hz)




## **Parameter Measurement Information**




## 3.3V HCSL Output Load Test Circuit




#### 3.3V M-LVDS Output Load Test Circuit




**Output Skew** 



## 3.3V HCSL Output Load Test Circuit




#### **Differential Input Level**




**Cycle-to-Cycle Jitter** 


# **Parameter Measurement Information, continued**




**RMS Phase Jitter** 




M-LVDS Differential Output Voltage Setup




**Single-ended Measurement Points for Delta Cross Point** 



M-LVDS Offset Voltage Setup




**Differential Measurement Points for Ringback** 




Single-ended Measurement Points for Absolute Cross Point/Swing



# **Parameter Measurement Information, continued**



**Differential Measurement Points for Duty Cycle/Period** 



**Differential Measurement Points for Rise/Fall Time** 



## **Application Information**

#### Overview

The is a high performance FemtoClock Zero Delay Buffer/ Multiplier/Divider which uses external feedback for accurate clock regeneration and low static and dynamic phase offset. It can be used in a number different ways:

- Backplane clock multiplier. Many backplane clocks are relatively low frequency because of heavy electrical loading. The ICS8714004l can multiply a low frequency backplane clock (e.g. 25MHz) to an appropriate reference clock frequency for PCle, Ethernet, 10G Ethernet: 100MHz, 125MHz, 156.25MHz. The device can also accept a high frequency local reference (100MHz or 125MHz, for example) and divide the frequency down to 25MHz M-LVDS to drive a backplane.
- PCIe frequency translator for PCIe add-in cards. In personal computers, the PCIe reference clock is 100MHz, but some 2.5G serdes used in PCI Express require a 125MHz reference. The ICS8714004I can perform the 100MHz → 125MHz and 125MHz → 100MHz frequency translation for a PCI Express add-in card while delivering low dynamic and static phase offset.
- · General purpose, low phase noise Zero Delay Buffer

## **Configuration Notes and Examples**

When configuring the output frequency, the main consideration is keeping the VCO within its range of 490MHz - 660MHz. The designer must ensure that the VCO will always be within its allowed range for the expected input frequency range by using the appropriate choice of feedback output and input dividers. There are two input modes for the device. In the first mode, a reference clock is provided to the CLK/nCLK input and this reference clock is divided by the value of the PDIV divider (selectable ÷1, ÷4, ÷5, ÷8). In the second mode, a reference clock is provided to the MLVDS, nMLVDS input pair. OE\_MLVDS determines the input mode. When OE\_MLVDS = HIGH (default), the M-LVDS driver is active and provides an M-LVDS output to the MLVDS, nMLVDS pins and also the reference to the phase detector via the PDIV divider. When OE\_MLVDS is LOW, the internal M-LVDS driver is in High Impedance state and the MLVDS, nMLVDS pin pair becomes an input and the reference clock applied to this input is applied to the phase detector.

#### MLVDS, nMLVDS Output Mode

OE\_MLVDS = HIGH (default)

**VCO** frequency = CLK/nCLK frequency \* FBI\_DIV \* FBO\_DIV/ (PDIV value)

Allowed VCO frequency = 490MHz - 660MHz

**Output frequency** = VCO frequency/QDIVx value = CLK/nCLK freq. \* FBI\_DIV \* FBO\_DIV/(PDIV\*QDIVx)

Example: a frequency synthesizer provides a 125MHz reference

clock to CLK, nCLK input. The ICS8714004I must provide a 25MHz M-LVDS clock to the backplane and also provide two local clocks: one 100MHz HCSL output to an ASIC and one 125MHz output to the PCI Express serdes.

Solution: Since only two outputs are needed, the two unused outputs can be disabled. Set OE[1:0] = 01b so that only Q0, nQ0 and Q1, nQ1 are switching. Since a 25MHz backplane clock is needed from a 125MHz reference clock, set PDIV = ÷5 and OE MLVDS = HIGH to enable the M-LVDS driver, 25MHz is applied to the MLVDS, nMLVDS pins and to the phase detector input. Set FBO\_DIV = 4 and FBI\_DIV = 5 which makes the VCO run at 500MHz (25MHz \* 4 \* 5 = 500MHz). Set QDIV0 = 0 ( $\div$ 4) for 125MHz output and QDIV1 = 1 ( $\div$ 5) for 100MHz output. To figure out what pins must pulled up or down externally with resistors, check the internal pullup or pulldown resistors on each pin in the pin description table or on the block diagram. PDIV[1:0] defaults to 00/÷4 and we need 01/÷5. So PDIV1 can be left floating (it has an internal pulldown resistor) and PDIV0 must be driven or pulled up via external pullup resistor to HIGH state. OE\_MLVDS defaults to Logic 1 (active) and this is what we need, so that pin can be left floating. The FBO DIV and FBIN dividers default to the desired values, so their respective control pins can be left floating (FBO\_DIV and FBI\_DIV[1:0]). QDIV0 needs to be ÷4, which is a default value so this pin can be left floating. QDIV1 must be HIGH for ÷5, so this pin must be pulled high or driven high externally. OE[1:0] = 01, so OE0 can Float and OE1 must be pulled Low.

#### MLVDS, nMLVDS Input Mode

OE\_MLVDS = LOW

VCO frequency = MLVDS, nMLVDS freq. \* FBI\_DIV \* FBO\_DIV

Output frequency = VCO frequency/QDIVx value = MLVDS, nMLVDS freq. \* FBI\_DIV \* FBO\_DIV/(QDIVx)

Example - backplane: The 8714004l sits on a backplane card and must multiply a 25MHz reference that comes from the backplane into one 125MHz reference clock for a gigabit Ethernet serdes and one 100MHz reference clock for a PCI Express serdes.

Solution. Since only two outputs are needed, the two unused outputs can be disabled. Set OE1:0 = 01b so that only Q0, nQ0 and Q1, nQ1 are switching. Set OE MLVDS = 0 so the internal M-LVDS driver is in a High Impedance state, allowing the MLVDS, nMLVDS pins to function as an input for the 25MHz clock reference. Set FBO\_DIV = 4 and FBI DIV = 5 which makes the VCO run at 500MHz (25MHz \* 4 \* 5 = 500MHz). Set QDIV0 = 0 (÷4) for 125MHz output and QDIV1 = 1 (÷5) for 100MHz output. To figure out what pins must pulled up or down externally with resistors, check the internal pullup or pulldown resistors on each pin in the pin description table or on the block diagram. PDIV[1:0] defaults to 00/÷4 and we need 01/÷5. So PDIV1 can be left floating (it has an internal pulldown resistor) and PDIV0 must be driven or pulled up via external pullup resistor to HIGH state. OE MLVDS defaults to Logic 1 (active) and this is what we need, so that pin can be left floating. The FBO DIV and FBIN dividers default to the desired values, so their respective control pins can be left



floating (FBO\_DIV and FBI\_DIV1:0). QDIV0 needs to be ÷4, which is a default value so this pin can be left floating. QDIV1 must be HIGH

for  $\div 5$ , so this pin must be pulled high or driven high externally. OE[1:0] = 01, so OE0 can Float and OE1 must be pulled Low.




Figure 1, Example Backplane Application

Bold lines indicate active clock path

This example shows a case where each card may be dynamically configured as a master or slave card, hence the need for an ICS8714004I and ICS841402I on each card. On the master timing card, the ICS841402I provides a 100MHz reference to the ICS8714004I CLK, nCLK input. The M-LVDS pair on the ICS8714004I is configured as an output (OE\_MLVDS = Logic 1) and the internal divider is set to ÷4 to generate 25MHz M-LVDS to the backplane. The 25MHz clock is also used as a reference to the FemtoClock PLL which multiplies to a VCO frequency of 500MHz. Each of the four output pairs may be individually set for ÷4 or ÷5 for 125MHz or 100MHz operation respectively and in this example, one output pair is set to 100MHz for the FPGA and another output pair is set to 125MHz for the PCI Express serdes. For the slave card, the

M-LVDS pair is configured as an input (OE\_MLVDS = LOW) and the FemtoClock PLL multiplies this reference frequency to 500MHz VCO frequency and the output dividers are set to provide 100MHz to the FPGA and 125MHz to the PCI Express Serdes as shown.



## Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock swing is 3.3V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



## **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 3A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 3B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a quartz crystal as the input.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface



## **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the

vendor of the driver component to confirm the driver termination requirements. For example, in Figure 4A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 4A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 4B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 4E. CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 4F. CLK/nCLK Input Driven by a 3.3V MLVDS Driver



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



## **Recommendations for Unused Input and Output Pins**

## Inputs:

#### **LVCMOS Control Pins:**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1 \mathrm{k}\Omega$  resistor can be used.

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1 \mathrm{k}\Omega$  resistor can be tied from CLK to ground.

## **MLVDS**, nMLVDS Inputs

For applications not requiring the use of the differential input, both MLVDS and nMLVDS can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from MLVDS to ground.

## **Outputs:**

## **Differential Outputs**

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### **M-LVDS Outputs**

All unused M-LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.



#### **Recommended Termination**

Figure 6A is the recommended source termination for applications where the driver and receiver will be on a separate PCBs. This termination is the standard for PCI Express™and HCSL output types.

All traces should be  $50\Omega$  impedance single-ended or  $100\Omega$  differential.




Figure 6A. Recommended Source Termination (where the driver and receiver will be on separate PCBs)

Figure 6B is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmission-line reflections will

be minimized. In addition, a series resistor (Rs) at the driver offers flexibility and can help dampen unwanted reflections. The optional resistor can range from  $0\Omega$  to  $33\Omega.$  All traces should be  $50\Omega$  impedance single-ended or  $100\Omega$  differential.




Figure 6B. Recommended Termination (where a point-to-point connection can be used)



### **PCI Express Application Note**

PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used *Common Clock Architecture* in which a copy of the reference clock is provided to both ends of the PCI Express Link.


In the jitter analysis, the transmit (Tx) and receive (Rx) serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called H1, H2, and H3 respectively. The overall system transfer function at the receiver is:

$$Ht(s) = H3(s) \times [H1(s) - H2(s)]$$

The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum X(s) and is:


$$Y(s) = X(s) \times H3(s) \times [H1(s) - H2(s)]$$

In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on X(s)\*H3(s) \* [H1(s) - H2(s)].




**PCI Express Common Clock Architecture** 

For **PCI Express Gen 1**, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g for a 100MHz reference clock: 0Hz - 50MHz) and the jitter result is reported in peak-peak.




**PCIe Gen 1 Magnitude of Transfer Function** 

For **PCI Express Gen 2**, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in rms. The two evaluation ranges for PCI Express Gen 2 are 10kHz – 1.5MHz (Low Band) and 1.5MHz – Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht.




PCIe Gen 2A Magnitude of Transfer Function



PCIe Gen 2B Magnitude of Transfer Function

For **PCI Express Gen 3**, one transfer function is defined and the evaluation is performed over the entire spectrum. The transfer function parameters are different from Gen 1 and the jitter result is reported in RMS.



**PCle Gen 3 Magnitude of Transfer Function** 

For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note *PCI Express Reference Clock Requirements*.



## Schematic Example

Figure 7 (next page) shows an example ICS8714004I application schematic. The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. Input and output terminations shown are also intended as examples only and may not represent the exact user configuration.

In this particular schematic the MLVDS port is in output mode, configured by setting OE\_MLVDS = 1. Since the zero delay function is local to the chip, the FBOUT to FBIN connection is a special case of a point to point PCIe link. The close proximity of these two ports means that the  $33\Omega$  series resistors are not necessary and the  $49.9\Omega$  termination resistors are to be placed at the FBIN port.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS8714004l provides separate  $V_{\rm DD}$  and  $V_{\rm DDA}$  power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is highly recommended that the 0.1uF capacitors be placed on the device side of the PCB as close to the power pins as possible. This is represented by the placement of these capacitors in the schematic. If space is limited, the ferrite bead, 10uf and 0.1uF capacitors connected to 3.3V can be placed on the opposite side of the PCB. If space permits, place all filter components on the device side of the board.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.






Figure 7. ICS8714004I Schematic Example



## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS8714004I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8714004I is the sum of the core power plus the analog power plus the output power dissipated due to the load. The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating output power dissipated due to the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\ MAX}$  \* ( $I_{DD\ MAX}$  +  $I_{DDA\ MAX}$ ) = 3.465V \*(210mA + 15mA) = **779.6mW**
- Power (outputs)<sub>MAX</sub> = 44.5mW/Loaded Output pair
   If all outputs are loaded, the total power is 5 \* 44.5mW = 222.5mW

Total Power\_MAX = 779.6 mW + 222.5 mW = 1002.1 mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 32.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 1.002\text{W} * 32.4^{\circ}\text{C/W} = 117.5^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 40 Lead VFQFN, Forced Convection

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	32.4°C/W	28.3°C/W	25.4°C/W		



#### 3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 8.




Figure 8. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $50\Omega$  load to ground.

The highest power dissipation occurs when V<sub>DD\_MAX</sub>.

$$\begin{split} & \text{Power} &= (V_{DD\_MAX} - V_{OUT}) * I_{OUT}, \\ & \text{since } V_{OUT} = I_{OUT} * R_L \\ &= (V_{DD\_MAX} - I_{OUT} * R_L) * I_{OUT} \\ &= (3.465V - 17\text{mA} * 50\Omega) * 17\text{mA} \end{split}$$

Total Power Dissipation per output pair = 44.5mW



# **Reliability Information**

# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 40 Lead VFQFN

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	32.4°C/W	28.3°C/W	25.4°C/W		


## **Transistor Count**


The transistor count for ICS8714004I is: 3799




## **Package Outline and Package Dimensions**

### Package Outline - K Suffix for 40 Lead VFQFN







There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type C: Mouse bite on the paddle (near pin 1)

**Table 8. Package Dimensions** 

JEDEC Variation: VJJD-2/-5 All Dimensions in Millimeters						
Symbol	Minimum	Maximum				
N	4	0				
Α	0.80	1.00				
A1	0 0.05					
А3	0.25	Ref.				
b	0.18 0.30					
N <sub>D</sub> & N <sub>E</sub>	1	0				
D&E	6.00	Basic				
D2 & E2	4.65 4.65					
е	0.50 Basic					
L	0.30	0.50				

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pin-out are shown on the front page. The package dimensions are in Table 8.



# **Ordering Information**

# **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8714004DKILF	ICS714004DIL	"Lead-Free" 40 Lead VFQFN	Tray	-40°C to 85°C
8714004DKILFT	ICS714004DIL	"Lead-Free" 40 Lead VFQFN	Tape & Reel	-40°C to 85°C



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.