RENESAS Zero Delay, Differential-to-LVCMOS/ LVTTL Clock Generator

Not Recommend for New Designs

DATA SHEET


GENERAL DESCRIPTION

The 8705I is a highly versatile 1:8 Differential-to-LVCMOS/ LVTTL Clock Generator. The 8705I has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differential input levels. The single ended CLK0 input accepts LVCMOS or LVTTL input levels. The 8705I has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

FEATURES

- Eight LVCMOS/LVTTL outputs, 7Ω typical output impedance
- Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs
- CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- CLK0 input accepts LVCMOS or LVTTL input levels
- Output frequency range: 15.625MHz to 250MHz
- Input frequency range: 15.625MHz to 250MHz
- VCO range: 250MHz to 500MHz
- External feedback for "zero delay" clock regeneration with configurable frequencies
- Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
- · Fully integrated PLL
- · Cycle-to-cycle jitter: 45ps (maximum)
- Output skew: CLK0, 65ps (maximum) CLK1, nCLK1, 55ps (maximum)
- Static Phase Offset: 25 ±125ps (maximum), CLK0
- Full 3.3V or 2.5V operating supply
- Lead-Free package available
- -40°C to 85°C ambient operating temperature
- Not Recommended for New Designs For new designs, contact IDT.

PIN ASSIGNMENT



7mm x 7mm x 1.4 mm Y Package Top View

BLOCK DIAGRAM




TABLE 1. PIN DESCRIPTIONS

Number	Name	т	уре	Description
1, 2	SEL0, SEL1	Input	Pulldown	Determines output divider values in Table 3. LVCMOS/LVTTL interface levels.
3	CLK0	Input	Pulldown	Clock input. LVCMOS/LVTTL interface levels.
4	nc			No connect.
5	CLK1	Input	Pulldown	Non-inverting differential clock input.
6	nCLK1	Input	Pullup	Inverting differential clock input.
7	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects differential CLK1, nCLK1. When LOW, selects LVCMOS CLK0. LVCMOS/LVTTL interface levels.
8	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels
9, 32	V _{DD}	Power		Core supply pins.
10	FB_IN	Input	Pulldown	LVCMOS/LVTTL feedback input to phase detector for regenerating clocks with "zero delay". Connect to one of the outputs. LVCMOS/LVTTL interface levels.
11	SEL2	Input	Pulldown	Determines output divider values in Table 3. LVCMOS/LVTTL interface levels.
12, 16, 20, 24, 28	V _{DDO}	Power		Output supply pins.
13, 15, 17, 19, 21, 23, 25, 27	Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	Output		Clock output. 7Ω typical output impedance. LVCMOS/LVTTL interface levels.
14, 18, 22, 26	GND	Power		Power supply ground.
29	SEL3	Input	Pulldown	Determines output divider values in Table 3. LVCMOS/LVTTL interface levels.
30	V _{DDA}	Power		Analog supply pin.
31	PLL_SEL	Input	Pullup	Selects between the PLL and reference clock as input to the dividers. When LOW, selects the reference clock (PLL Bypass). When HIGH, selects PLL (PLL Enabled). LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		KΩ
R _{pulldown}	Input Pulldown Resistor			51		KΩ
C _{PD}	Power Dissipation Capacitance (per output)	$V_{\rm DD}, V_{\rm DDA}, V_{\rm DDO} = 3.465 V$		23		pF
R _{out}	Output Impedance		5	7	12	Ω

TABLE 3A. PLL ENABLE FUNCTION TABLE

			Inputs		Outputs PLL_SEL = 1 PLL Enable Mode
SEL3	SEL2	SEL1	SEL0	Reference Frequency Range (MHz)	Q0:Q7
0	0	0	0	125 - 250	÷ 1
0	0	0	1	62.5 - 125	÷ 1
0	0	1	0	31.25 - 62.5	÷ 1
0	0	1	1	15.625 -31.25	÷ 1
0	1	0	0	125 - 250	÷ 2
0	1	0	1	62.5 - 125	÷ 2
0	1	1	0	31.25 - 62.5	÷ 2
0	1	1	1	125 - 250	÷ 4
1	0	0	0	62.5 - 125	÷ 4
1	0	0	1	125 - 250	÷ 8
1	0	1	0	62.5 - 125	x 2
1	0	1	1	31.25 - 62.5	x 2
1	1	0	0	15.625 - 31.25	x 2
1	1	0	1	31.25 - 62.5	x 4
1	1	1	0	15.625 - 31.25	x 4
1	1	1	1	15.625 - 31.25	x 8

TABLE 3B. PLL BYPASS FUNCTION TABLE

	In	puts		Outputs PLL_SEL = 0 PLL Bypass Mode
SEL3	SEL2	SEL1	SEL0	Q0:Q7
0	0	0	0	÷ 8
0	0	0	1	÷ 8
0	0	1	0	÷ 8
0	0	1	1	÷ 16
0	1	0	0	÷ 16
0	1	0	1	÷ 16
0	1	1	0	÷ 32
0	1	1	1	÷ 32
1	0	0	0	÷ 64
1	0	0	1	÷ 128
1	0	1	0	÷ 4
1	0	1	1	÷ 4
1	1	0	0	÷ 8
1	1	0	1	÷ 2
1	1	1	0	÷ 4
1	1	1	1	÷ 2

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V ₁	-0.5V to $V_{_{\rm DD}}$ + 0.5 V
Outputs, V _o	-0.5V to V_{DDO} + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	47.9°C/W (0 lfpm)
Storage Temperature, $T_{\rm STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				90	mA
I _{DDA}	Analog Supply Current				15	mA
I _{DDO}	Output Supply Current				20	mA

TABLE 4B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	PLL_SEL, CLK_SEL, SEL0, SEL1, SEL2, SEL3, FB_IN, MR		2		V _{DD} + 0.3	V
		CLK0		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	PLL_SEL, CLK_SEL, SEL0, SEL1, SEL2, SEL3, FB_IN, MR		-0.3		0.8	V
		CLK0		-0.3		1.3	V
I _{IH}	Input High Current	CLK0, CLK_SEL MR, FB_IN, SEL0, SEL1, SEL2, SEL3	$V_{DD} = V_{IN} = 3.465V$			150	μA
		PLL_SEL	$V_{DD} = V_{IN} = 3.465V$			5	μA
I _{IL}	Input Low Current	CLK0, CLK_SEL MR, FB_IN, SEL0, SEL1, SEL2, SEL3	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μA
		PLL_SEL	V _{DD} = 3.465V, V _{IN} = 0V	-150			μA
V _{OH}	Output High V	oltage; NOTE 1		2.6			V
V _{ol}	Output Low Vo	oltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 Ω to V_{DDO}/2. In the Parameter Measurement Information section, see "3.3V Output Load Test Circuit" figure.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
1	Input High Current	CLK1	$V_{DD} = V_{IN} = 3.465V$			150	μA
чн		nCLK1	$V_{DD} = V_{IN} = 3.465V$			5	μA
		CLK1	$V_{\rm DD} = 3.465 V, V_{\rm IN} = 0 V$	-5			μA
'IL	Input Low Current	nCLK1	$V_{_{DD}} = 3.465 \text{V}, V_{_{IN}} = 0 \text{V}$	-150			μA
V _{PP}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	it Voltage;		GND + 0.5		V _{DD} - 0.85	V

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

NOTE 1: Common mode voltage is defined as V_{μ} .

NOTE 2: For single ended applications, the maximum input voltage for CLK1, nCLK1 is V_{DD} + 0.3V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency			15.625		250	MHz
ta	Propagation Delay,	CLK0	PLL_SEL = 0V, f ≤ 250MHz, Qx ÷ 2	5		7	ns
tp _{LH}	Low-to-High; NOTE 1	CLK1, nCLK1	PLL_SEL = 0V, f ≤ 250MHz, Qx ÷ 2	5		7.3	ns
		CLK0	PLL_SEL = 3.3V, fREF ≤ 200MHz, Qx ÷ 1	Qx $\div 2$ 57.3ns3.3V, z, Qx $\div 1$ -10025150ps3.3V, z, Qx $\div 1$ -15 $\div 135$ 285ps3.3V, z, Qx $\div 1$ -50 $\div 100$ 250ps	ps		
t(Ø)	Static Phase Offset; NOTE 2, 4	,	PLL_SEL = 3.3V, fREF ≤ 167MHz, Qx ÷ 1	-15	+135	285	ps
			PLL_SEL = 3.3V, fREF = 200MHz, Qx ÷ 1	-50	+100	250	ps
	Output Skew;	CLK0	PLL_SEL = 0V			65	ps
tsk(o)	NOTE 3, 4	CLK1, nCLK1	PLL_SEL = 0V			55	ps
tjit(cc)	Cycle-to-Cycle Jitter; N	IOTE 4	f _{out} > 40MHz			45	ps
t	PLL Lock Time					1	mS
t _R	Output Rise Time			400		950	ps
t _F	Output Fall Time			400		950	ps
odc	Output Duty Cycle			43		57	%

TABLE 5A. AC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V\pm5\%$, TA = -40°C to 85°C

All parameters measured at f_{MAX} unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the output at V_{DDO}/2. NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at $V_{\text{DDO}}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V _{dda}	Analog Supply Voltage		2.375	2.5	2.625	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				90	mA
	Analog Supply Current				15	mA
I _{DDO}	Output Supply Current				20	mA

Table 4D. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, TA = -40°C to 85°C

TABLE 4E. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	PLL_SEL, CLK_SEL, SEL0, SEL1, SEL2, SEL3, FB_IN, MR		2		V _{DD} + 0.3	V
		CLK0		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	PLL_SEL, CLK_SEL, SEL0, SEL1, SEL2, SEL3, FB_IN, MR		-0.3		0.8	V
	_	CLK0		-0.3		1.3	V
I _{IH}	Input High Current	CLK0, CLK_SEL MR, FB_IN, SEL0, SEL1, SEL2, SEL3	$V_{DD} = V_{IN} = 2.625V$			150	μA
		PLL_SEL	$V_{DD} = V_{IN} = 2.625V$			5	μA
I _{IL}	Input Low Current	CLK0, CLK_SEL MR, FB_IN, SEL0, SEL1, SEL2, SEL3	$V_{_{DD}} = 2.625V, V_{_{IN}} = 0V$	-5			μA
		PLL_SEL	V _{DD} = 2.625V, V _{IN} = 0V	-150			μA
V _{OH}	Output High V	oltage; NOTE 1		1.8			V
V _{OL}	Output Low Vo	oltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 Ω to V_{DDO}/2. In the Parameter Measurement Information section, see "2.5V Output Load Test Circuit" figure.

TABLE 4F. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V\pm5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK1	$V_{DD} = V_{IN} = 2.625V$			150	μA
I'IH		nCLK1	$V_{DD} = V_{IN} = 2.625V$			5	μA
		CLK1	$V_{_{DD}} = 2.625V, V_{_{IN}} = 0V$	-5			μA
'ı_	Input Low Current	nCLK1	$V_{DD} = 2.625V, V_{IN} = 0V$	-150			μA
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{H} . NOTE 2: For single ended applications, the maximum input voltage for CLK1, nCLK1 is V_{DD} + 0.3V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency			15.625		250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1	CLK0	PLL_SEL = 0V, f ≤ 250MHz, Qx ÷ 2	5		7	ns
		CLK1, nCLK1	PLL_SEL = 0V, f ≤ 250MHz, Qx ÷ 2	5		7.3	ns
t(Ø)	Static Phase Offset; NOTE 2, 4	CLK0	PLL_SEL = 2.5V, fREF ≤ 200MHz, Qx ÷ 1	-250	25	200	ps
		CLK1, nCLK1	PLL_SEL = 2.5V, fREF = 133MHz, Qx ÷ 1	-50	100	250	ps
			PLL_SEL = 2.5V, fREF = 200MHz, Qx ÷ 1	-100	+100	300	ps
tsk(o)	Output Skew; NOTE 3, 4	CLK0	PLL_SEL = 0V			65	ps
		CLK1, nCLK1	PLL_SEL = 0V			55	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 4		f _{out} > 40MHz			45	ps
tjit(q)	Phase Jitter; NOTE 4, 5		PLL_SEL = 2.5V, fREF = 66MHz, Qx * 2			±50	ps
t	PLL Lock Time					1	mS
t _R	Output Rise Time			400		950	ps
t _F	Output Fall Time			400		950	ps
odc	Output Duty Cycle			43		57	%

TABLE 5B. AC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V\pm5\%$, TA = -40°C to 85°C


All parameters measured at f_{MAX} unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the output at V_{DDO}/2. NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at $V_{\text{DDO}}/2$.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Phase jitter is dependent on the input source used.



PARAMETER MEASUREMENT INFORMATION

Zero Delay, Differential-to-LVCMOS/ LVTTL Clock Generator



APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 8705I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} , and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 Ω resistor along with a 10µF and a .01µF bypass capacitor should be connected to each V_{DDA} .





FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio


of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{cc} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



RENESAS

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3D show interface examples for theCLK/nCLK input driven by the most common driver types. The input interfaces suggested here are








FIGURE 3C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

LAYOUT GUIDELINE

The schematic of the 8705I layout example is shown in *Figure 4A*. The 8705I recommended PCB board layout for this example is shown in *Figure 4B*. This layout example is used as a general guideline. The layout in the actual system will

depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 4A. 8705I LVCMOS CLOCK GENERATOR SCHEMATIC EXAMPLE

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.


Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the $V_{_{\rm DDA}}$ pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 50 $\!\Omega$ output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The series termination resistors should be located as close to the driver pins as possible.




RELIABILITY INFORMATION

Table 6. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 32 Lead LQFP

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

TRANSISTOR COUNT

The transistor count for 8705I is: 3126



PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP

TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
	BBA				
SYMBOL	MINIMUM	NOMINAL	MAXIMUM		
Ν	32				
Α			1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
с	0.09		0.20		
D	9.00 BASIC				
D1	7.00 BASIC				
D2	5.60 Ref.				
E	9.00 BASIC				
E1	7.00 BASIC				
E2	5.60 Ref.				
е	0.80 BASIC				
L	0.45	0.60	0.75		
θ	0°		7°		
ccc			0.10		

Reference Document: JEDEC Publication 95, MS-026

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8705BYILF	ICS8705BYILF	32 Lead "Lead Free" LQFP	tray	-40°C to 85°C
8705BYILFT	ICS8705BYILF	32 Lead "Lead Free" LQFP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date		
в	3A	3	PLL Enable Function Table - revised the Reference Frequency Range column			
	5A	5	3.3V AC Characteristics Table - updated the Output Frequency row from 275MHz Max. to 250MHz Max.	4/5/02		
	5B	7	2.5V AC Characteristics Table - updated the Output Frequency row from 275MHz Max. to 250MHz Max.			
В	1	2	Pin Description Table - revised power pin descriptions.	4/10/02		
В	2	2	Pin Characteristics Table - added 23pF to C _{PD} row.	7/15/02		
В	1	2	Pin Description Table - Pin# 10 from description, replaced "Connect to pin 10." with "Connect to one of the outputs."	8/1/02		
В	1	1	2	Revised CLK0 description and MR description.	8/21/02	
		8	Revised Output Rise/Fall Time Diagram.	0/21/02		
С	1 4A & 4D	2 4 & 6	Pin Description table - revised MR and $V_{_{DD}}$ descriptions. Power Supply Table - changed $V_{_{DD}}$ parameter to correspond with the pin description.	1/22/03		
	5A & 5B	5&7	AC tables - Changed the Static Phase Offset limits for CLK1, nCLK1.			
D T5B		7	2.5V AC Characteristics Table - added Phase Jitter spec, and Note 5.	3/14/03		
		9	Replaced Static Phase Offset Diagram with Phase Jitter & SPO Diagram.	3/14/03		
_	T2	2	Pin Characteristics Table - changed C_{IN} 4pF max. to 4pF typical. R_{OUT} , added 5W min. and 12W max.	7/1 / /00		
D		11	Added Differential Clock Input Interface section.	7/14/03		
		12 & 13	Added Layout Guideline and PCB Board Layout.			
D	Т8	1 16	Added Lead-Free bullet to Features section. Added Lead-Free part number to Ordering Information table.	7/8/04		
E	T8	16 18	Updated datasheet's header/footer with IDT from ICS. Removed ""ICS"" prefix from Part/Order Number column. Corrected packaging column Added Contact Page.	7/16/10		
E		1	NRND - Nor Recommended For New Designs	5/30/13		
E	Т8	16	Ordering Information - removed leaded devices. Updated data sheet format	7/13/15		



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.