
GENERAL DESCRIPTION

The 87021I is a high performance ÷1/÷2 Differential-to-LVCMOS/LVTTL Clock Generator and a member of the family of High Performance Clock Solutions from IDT. The CLK, nCLK pair can accept most standard differential input levels. Guaranteed part-to-part skew characteristics make the 87021I ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- Two single-ended LVCMOS/LVTTL outputs
- One differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- · Maximum output frequency: 250MHz
- Additive phase jitter, RMS: 0.18ps (typical)
- · Output skew: 50ps (maximum)
- Part-to-part skew: 450ps (maximum)
- Propagation delay: 3.4ns (maximum)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- · Availabe in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT



87021I
8-Lead SOIC
3.90mm x 4.90mm x 1.375mm package body
M Package
Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	CLK	Input	Pulldown	Non-inverting differential clock input.
2	nCLK	Input	Pullup	Inverting differential clock input.
3	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels. See Table 3.
4	F_SEL	Input	Pulldown	Selects divider value for Qx outputs as described in Table 3. LVCMOS / LVTTL interface levels.
5	GND	Power		Power supply ground.
6	Q1	Output		Singled-ended output. LVCMOS/LVTTL interface levels.
7	Q0	Output		Singled-ended output. LVCMOS/LVTTL interface levels.
8	V _{DD}	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C	Power Dissipation Capacitance	V _{DD} = 3.465V		24		pF
C _{PD}	(per output)	$V_{_{DD}} = 2.625V$		16		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ
R _{out}	Output Impedance	V _{DD} = 3.465V		9		Ω



TABLE 3. FUNCTION TABLE

MR	F_SEL	Divide Value	
1	Х	Reset: Q0, Q1 outputs low	
0	0	÷1	
0	1	÷2	




FIGURE 1. TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V₂₂ 4.6V

Inputs, $V_{_{DD}}$ -0.5 V to $V_{_{DD}}$ + 0.5 V

Outputs, V_{DD} + 0.5V

Package Thermal Impedance, $\theta_{_{JA}}$ 103°C/W (0 Ifpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positive Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				60	mA

Table 4B. Power Supply DC Characteristics, $V_{_{DD}}$ = 2.5V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				35	mA

Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage		1.3		V _{DD} + 0.3	٧
V _{IL}	Input Low Voltage		-0.3		0.7	V
I _{IH}	Input High Current	$V_{DD} = V_{N} = 3.465V$			150	μA
I _{IL}	Input Low Current	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μA
V _{OH}	Output High Voltage; NOTE 1	V _{DD} = 3.465V	2.6			V
V	Output Low Voltage; NOTE 1	V _{DD} = 3.465V or 2.625V			0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{DD}/2$. See Parameter Measurement Information section,

Table 4D. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage		1.1		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage		-0.3		0.5	V
I _{IH}	Input High Current	$V_{_{DD}} = V_{_{IN}} = 2.625V$			150	μΑ
I	Input Low Current	$V_{_{DD}} = 2.625V, V_{_{IN}} = 0V$	-5			μΑ
V _{OH}	Output High Voltage; NOTE 1	V _{DD} = 2.625V	1.8			V
V _{OL}	Output Low Voltage; NOTE 1	$V_{_{DD}} = 2.625V$			0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{DD}/2$. See Parameter Measurement Information section,

[&]quot;3.3V Output Load Test Circuit" diagram.

[&]quot;2.5V Output Load Test Circuit" diagram.



 $\textbf{Table 4E. Differential DC Characteristics, V}_{\tiny DD} = 3.3V \pm 5\% \quad \text{or V}_{\tiny DD} = 2.5V \pm 5\%, \, \text{Ta} = -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465 \text{V or } 2.625 \text{V}$			150	μΑ
' н		nCLK	$V_{DD} = V_{IN} = 3.465 \text{V or } 2.625 \text{V}$			5	μΑ
,	Input Low Current	CLK	$V_{DD} = 3.465 \text{V or } 2.625 \text{V}, V_{IN} = 0 \text{V}$	-5			μΑ
I _{IL}	Imput Low Current	nCLK	$V_{DD} = 3.465 \text{V or } 2.625 \text{V}, V_{IN} = 0 \text{V}$	-150			μA
V	Peak-to-Peak Input \	/oltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1	t Voltage;		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as $V_{_{\rm II}}$.

Table 5A. AC Characteristics, $V_{dd} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
t _{PD}	Propagation Delay; NOTE 1 CLK to Qx			2.1		3.4	ns
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section		250MHz, Integration Range: 12kHz – 20MHz		0.18		ps
tsk(pp)	Part-to-Part Skew; NO	TE 2, 3				450	ps
tsk(o)	Output Skew; NOTE 3	, 4				50	ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	250		700	ps
odc	Output Duty Cycle;		Fout ≤ 133MHz	45		55	%
louc	Output Duty Cycle,	NOTE 5	Fout > 133MHz	40		60	%

NOTE 1: Measured from the differential input crossing point to the output at $V_{00}/2$.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V /2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions.

NOTE 5: Output Duty Cycle assuming 50% input duty cycle.

Table 5B. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
t _{PD}	Propagation Delay; NOTE 1	CLK to Qx		2.7		3.4	ns
<i>t</i> jit	Buffer Additive Phase refer to Additive Phase tion		250MHz, Integration Range: 12kHz – 20MHz		0.3		ps
tsk(pp)	Part-to-Part Skew; NO	TE 2, 3				450	ps
tsk(o)	Output Skew; NOTE 3	, 4				25	ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	250		700	ps
odc	Output Duty Cycle;		Fout ≤ 133MHz	45		55	%
louc	Output Duty Cycle,	NOTE 5	Fout > 133MHz	40		60	%


For NOTES, please see above Table 5A.



ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels


(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)




PARAMETER MEASUREMENT INFORMATION




3.3V OUTPUT LOAD AC TEST CIRCUIT




2.5V OUTPUT LOAD AC TEST CIRCUIT









PART-TO-PART SKEW




OUTPUT SKEW



OUTPUT RISE/FALL TIME



PROPAGATION DELAY



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\tiny DD}=3.3V, V_{\tiny REF}$ should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.



DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY IDT HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} vs.$ Air Flow Table for 8 Lead SOIC

$\theta_{\text{\tiny JA}}$ by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards123°C/W110°C/W99°C/WMulti-Layer PCB, JEDEC Standard Test Boards103°C/W94°C/W89°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 87021I is: 414



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

CVMDOL	Millin	neters
SYMBOL	MINIMUN	MAXIMUM
N	8	3
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 E	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87021AMILF	87021AIL	8 lead "Lead Free" SOIC	Tube	-40°C to +85°C
87021AMILFT	87021AIL	8 lead "Lead Free" SOIC	Tape and Reel	-40°C to +85°C



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В	T2	2	Pin Characteristics Table - added R _{out} row.	8/26/08
В	Т8	1 1 12	Removed ICS from the part numbers where needed. General Description - Removed the ICS chip and HiPerClockS. Features Section - Removed reference to lead free packages. Ordering Information - removed quantity from tape and reel. Deleted LF note below the table. Updated header and footer.	1-26-16
В	8	12	Changed Shipping Packaging from "Tray" to "Tube".	9-2-2021

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/