**DATA SHEET** 

# **General Description**


The ICS853S54I is a dual 2:1 and 1:2 Multiplexer. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one input to one of two outputs. This device is useful for multiplexing multi-rate Ethernet PHYs which have 100 M bit and 1000 bit transmit/receive pairs onto an optical SFP module which has a single transmit/receive pair. See Application Section for further information.


The ICS853S54I is optimized for applications requiring very high performance and has a maximum operating frequency of 2.5GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.

#### **Features**


- Three differential LVPECL output pairs
- Three differential LVPECL clock inputs
- PCLKx/nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 2.5GHz
- Part-to-part skew: 200ps (maximum)
- Propagation delay: QA, nQA: 450ps (maximum) QBx, nQBx: 420ps (maximum)
- LVPECL mode operating voltage supply range:
   V<sub>CC</sub> = 2.375V to 3.465V, V<sub>EE</sub> = 0V
- ECL mode operating voltage supply range:  $V_{CC}$  = 0V,  $V_{EE}$  = -3.465V to -2.375V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packaging

# **Block Diagram**





# **Pin Assignment**



ICS853S54I 16-Lead VFQFN Top View



**Table 1. Pin Descriptions** 

Number	Name	Ту	ре	Description
1, 2	QB0, nQB0	Output		Differential output pair. LVPECL/ECL interface levels.
3, 4	QB1, nQB1	Output		Differential output pair. LVPECL/ECL interface levels.
5	PCLKB	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
6	nPCLKB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
7	CLK_SELB	Input	Pulldown	Clock select pin for QBx outputs. When HIGH, selects QB1/nQB1 outputs. When LOW, selects QB0/nQB0 outputs. LVCMOS/LVTTL interface levels.
8	V <sub>EE</sub>	Power		Negative supply pin.
9	nPCLKA1	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
10	PCLKA1	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
11	nPCLKA0	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
12	PCLKA0	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
13	V <sub>CC</sub>	Power		Positive supply pin.
14	CLK_SELA	Input	Pulldown	Clock select pin for QA output. When HIGH, selects QA output. When LOW, selects nQA output. LVCMOS/LVTTL interface levels.
15, 16	nQA, QA	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
R <sub>PULLDOWN</sub>	Input Pullup Resistor			37.5		kΩ
R <sub>VCC/2</sub>	RPullup/Pulldown Resistor			37.5		kΩ

# **Function Tables**

Table 3A. Control Input Function Table, (Bank A)

Bank A				
Control Input Outputs				
CLK_SELA	QA, nQA			
0 (default)	Selects PCLKA0, nPCLKA0			
1	Selects PCLKA1, nPCLKA1			

Table 3B. Control Input Function Table, (Bank B)

Bank B						
Control Input Outputs						
CLK_SELB	QB0, nQB0	QB1, nQB1				
0 (default)	Follows PCLKB input	Logic Low				
1	Logic Low	Follows PCLKB input				



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V (LVPECL mode, V <sub>EE</sub> = 0V)
Negative Supply Voltage, V <sub>EE</sub>	-4.6V (ECL mode, V <sub>CC</sub> = 0V)
Inputs, V <sub>I</sub> (LVPECL mode)	-0.5V to V <sub>CC</sub> + 0.5V
Inputs, V <sub>I</sub> (ECL mode)	0.5V to V <sub>EE</sub> – 0.5V
Outputs, I <sub>O</sub>	
Continuous Current	50mA
Surge Current	100mA
Operating Termperature Range, T <sub>A</sub>	-40°C to 85°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
Package Thermal Impedance, $\theta_{JA}$	74.7°C/W (0 mps)

## **DC Electrical Characteristics**

#### Table 4A. Power Supply DC Characteristics, $V_{CC}$ = 2.375V to 3.465V, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positivo Supply Voltago		3.135	3.3	3.465	V
	Positive Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				45	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC}$ = 2.375V to 3.465V, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.3V <sub>CC</sub>	V
I <sub>IH</sub>	Input High Current	CLK_SELA, CLK_SELB	V <sub>CC</sub> = V <sub>IN</sub>			150	μΑ
I <sub>IL</sub>	Input Low Current	CLK_SELA, CLK_SELB	V <sub>CC</sub> = V <sub>IN</sub>	-150			μΑ

## Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{CC}$ = 0V, $V_{EE}$ = -3.465V to -2.375V, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.3V <sub>EE</sub>		0.3	V
V <sub>IL</sub>	Input Low Voltage			V <sub>EE</sub> - 0.3		0.7V <sub>EE</sub>	V
I <sub>IH</sub>	Input High Current CLK CLK	_SELA, _SELB	V <sub>CC</sub> = V <sub>IN</sub>			150	μA
I <sub>IL</sub>		_SELA, _SELB	V <sub>CC</sub> = V <sub>IN</sub>	-150			μA



Table 4D. LVPECL DC Characteristics,  $V_{\rm CC}$  = 2.375V to 3.465V,  $V_{\rm EE}$  = 0V,  $T_{\rm A}$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input	PCLKA[0:1], PCLKB	V <sub>CC</sub> = V <sub>IN</sub>			200	μA
I <sub>IH</sub>	High Current	nPCLKA[0:1], nPCLKB	V <sub>CC</sub> = V <sub>IN</sub>			200	μA
	Input	PCLKA[0:1], PCLKB	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-200			μA
I IIL	Low Current	nPCLKA[0:1], nPCLKB	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-200			μA
V <sub>PP</sub>	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.2	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			1.2		V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Current; NOTE 3			V <sub>CC</sub> – 1.125	V <sub>CC</sub> – 1.005	V <sub>CC</sub> – 0.875	V
V <sub>OL</sub>	Output Low Current; NOTE 3			V <sub>CC</sub> – 1.895	V <sub>CC</sub> – 1.78	V <sub>CC</sub> – 1.62	V
V <sub>SWING</sub>	Peak-to-Peak	Output Voltage Swing		0.6		1.0	V

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as VIH.

NOTE 3: Outputs terminated with 50  $\!\Omega$  to  $V_{CC}$  – 2V.

# **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC}$  = 2.375V to 3.465V,  $V_{FF}$  = 0V or  $V_{CC}$  = 0V,  $V_{FF}$  = -3.465V to -2.375V,  $T_A$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency					2.5	GHz
	Propagation Delay;	QA, nQA		225	335	445	ps
t <sub>PD</sub>	NOTE 1 QBx, nQBx			195	305	420	ps
tsk(pp)	Part-to-Part Skew; N	IOTE 2, 3				200	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 4		622.08MHz Integration Range: 12kHz - 20MHz		0.035		ps
MUX_ISOLATION	MUX Isolation; NOTE 5		$f_{\text{OUT}}$ = 622.08MHz, V <sub>PP</sub> = 800mV		65		dB
$t_R / t_F$	Output Rise/Fall Tim	ie	20% to 80%	75	155	250	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured ≤ 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Measured using clock input at 622.08MHz.


NOTE 5: Q/nQ output measured differentially. See Parameter Measurement Information for MUX Isolation diagram.



## **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm)

or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

The source generator "IFR2042 10kHz – 56.4GHz Low Noise Signal Generator as external input to an Agilent 8133A 3GHz Pulse Generator".



## **Parameter Measurement Information**



**LVPECL Output Load AC Test Circuit** 

└**←** tsk(pp)




Part-to-Part Skew

Part 1


nQx

Qx


nQy Part 2




**Output Rise/Fall Time** 



**Differential Input Level** 



**Propagation Delay** 



**MUX** Isolation



# **Application Information**

### Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{CC}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

## **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **PCLK/nPCLK Inputs**

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a  $1 \text{k}\Omega$  resistor can be tied from PCLK to ground.

### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



## LVPECL Differential Clock Input Interface (3.3V)

The PCLK /nPCLK accepts LVDS, LVPECL, and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 2A to 2C show interface examples for the PCLK/nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver




Figure 2B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2D. PCLK/nPCLK Input Driven by an SSTL Driver




Figure 2E. PCLK/nPCLK Input Driven by a CML Driver




Figure 2F. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver



## LVPECL Clock Input Interface (2.5V)

The PCLK /nPCLK accepts LVPECL, LVDS and other differential signals. The differential signal must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 2A to 2C show interface examples for the PCLK/nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver




Figure 2C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 2B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5A. 3.3V LVPECL Output Termination




Figure 5B. 3.3V LVPECL Output Termination



## **Termination for 2.5V LVPECL Outputs**

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to ground

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6B. 2.5V LVPECL Driver Termination Example





Figure 6C. 2.5V LVPECL Driver Termination Example



# A Typical Application for the ICS853S54I

Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module.


Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY to the single Tx/Rx pair on the SFP Module.



## Mode 1, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.

Bold red lines \_\_\_\_\_ are active connections highlighting the signal path.






# Mode 2, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.

Bold red lines \_\_\_\_\_ are active connections highlighting the signal path.





#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS853S54I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS853S54I is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 45mA = 155.925mW
- Power (outputs)<sub>MAX</sub> = 32mW/Loaded Output pair
   If all outputs are loaded, the total power is 3 \* 32mW = 96mW

Total Power\_MAX (3.3V, with all outputs switching) = 155.925mW + 96mW = 251.925mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.252\text{W} * 74.7^{\circ}\text{C/W} = 103.8^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 16 Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity						
Meters per Second	0					
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

The LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.875V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.875V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.62V$  $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.62V$

Pd H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.875V)/50\Omega] * 0.875V = 19.69mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.62V)/50\Omega] * 1.62V = 12.31mW ] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - 1.62V)/50\Omega] * 1.62V = 12.31mW ] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - 1.62V)/50\Omega] * 1.62V = 12.31mW ] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - 1.62V)/50\Omega] * 1.62V = 12.31mW ] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L} * (V_{CC\_MAX} - V_{OL\_MAX}) = (2V - (V_{CC\_MAX} - V_{OL\_$$

Total Power Dissipation per output pair = Pd H + Pd L = 32mW



# **Reliability Information**

# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 16 Lead VFQFN

$\theta_{JA}$ by Velocity						
Meters per Second	0					
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			


## **Transistor Count**

The transistor count for ICS853S54I is: 296

This is a suggested replacement for ICS85354




# **Package Outline Drawings (Sheet 1)**





# **Package Outline Drawings (Sheet 2)**





# **Ordering Information**

# **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
853S54AKILF	S54A	"Lead-Free" 16 Lead VFQFN	Tube	-40°C to 85°C
853S54AKILFT	S54A	"Lead-Free" 16 Lead VFQFN	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
А	Т9	1 8 19	Deleted HiperClockS Logo. Added CML to 3rd bullet. Added figures 2D, 2E and 2F. Deleted quantity from tape and reel.	10/30/2012
В	-	18	Updated the package outline drawings.	5/27/2017

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.