


# GENERAL DESCRIPTION

The 83904-02 is a low skew, high performance 1-to-4 Crystal-to-LVCMOS Fanout Buffer. The 83904-02 has selectable single-ended clock or two crystal-oscillator inputs. There is an output enable to disable the outputs by placing them into a high-impedance state.

Guaranteed output and part-to-part skew characteristics make the 83904-02 ideal for those applications demanding well defined performance and repeatability.

# BLOCK DIAGRAM



# **F**EATURES

- Four LVCMOS/LVTTL outputs,  $19\Omega \text{ typical output impedance } @ \text{ V}_{\tiny DD} = \text{V}_{\tiny DDO} = 3.3 \text{V}$
- Two Crystal oscillator input pairs One LVCMOS/LVTTL clock input
- Crystal input frequencry range: 12MHz 38.88MHz
- Output frequency: 200MHz (maximum)
- Output Skew: 40ps (maximum) @ V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- RMS phase jitter @ 25MHz output, using a 25MHz crystal (100Hz - 1MHz): 0.16ps (typical) @ V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- RMS phase noise at 25MHz:

<u>Offset</u>	Noise Power
100Hz	118.4 dBc/Hz
1kHz	141.5 dBc/Hz
10kHz	157.2 dBc/Hz
100kHz	157.2 dBc/Hz

Supply Voltage Modes:

(Core/Output)

3.3V/3.3V

3.3V/2.5V


3.3V/1.8V 2.5V/2.5V

Z.3 V/Z.3 V

2.5V/1.8V

- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

# PIN ASSIGNMENT



83904-02 16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 7	CLK_SEL0, CLK_SEL1	Input	Pulldown	Clock select inputs. See Table 3, Input Reference Function Table. LVCMOS / LVTTL interface levels.
2, 3	XTAL_OUT0, XTAL_IN0	Input		Crystal oscillator interface. XTAL_IN0 is the input. XTAL_OUT0 is the output.
4	V <sub>DD</sub>	Power		Positive supply pin.
5, 6	XTAL_IN1, XTAL_OUT1	Input		Crystal oscillator interface. XTAL_IN1 is the input. XTAL_OUT1 is the output.
8	CLK	Input	Pulldown	Single-ended clock input. LVCMOS/LVTTL interface levels.
9	OE	Input	Pullup	Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels.
10, 16	V <sub>DDO</sub>	Power		Output supply pins.
11, 12, 14, 15	Q3, Q2, Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
13	GND	Power		Power supply ground.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ
	5 5	V <sub>DDO</sub> = 3.465V		8		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DDO</sub> = 2.625V		7		pF
	(por surpar)	V <sub>DDO</sub> = 2.0V		7		pF
		V <sub>DDO</sub> = 3.3V		19		Ω
R <sub>out</sub>	Output Impedance	V <sub>DDO</sub> = 2.5V		21		Ω
		V <sub>DDO</sub> = 1.8V		32		Ω

TABLE 3. INPUT REFERENCE FUNCTION TABLE

Contro	l Inputs	Reference
CLK_SEL1	CLK_SEL0	neielelice
0	0	XTAL0 (default)
0	1	XTAL1
1	0	CLK
1	1	CLK



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{_{|}}$  -0.5V to  $V_{_{|}D}$  + 0.5 V Outputs,  $V_{_{|}}$  -0.5V to  $V_{_{|}DD}$  + 0.5V Package Thermal Impedance,  $\theta_{_{|}}$  100.3°C/W (0 mps)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		3.135	3.3	3.465	V
	Power Supply Current	No Load & XTALx selected @ 12MHz			7	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
I <sub>DDO</sub>	Output Supply Current	No Load & CLK selected			1	mA

Table 4B. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDD} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		2.375	2.5	2.625	V
	Dower Cupply Current	No Load & XTALx selected @ 12MHz			7	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
I <sub>DDO</sub>	Output Supply Current	No Load & CLK selected			1	mA

Table 4C. Power Supply DC Characteristics,  $V_{dd} = 3.3V \pm 5\%$ ,  $V_{ddd} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C to

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		1.6	1.8	2.0	V
,	Power Supply Current	No Load & XTALx selected @ 12MHz			7	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
DDO	Output Supply Current	No Load & CLK selected			1	mA

Table 4D. Power Supply DC Characteristics,  $V_{DD} = V_{DDD} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		2.375	2.5	2.625	V
	Power Cupply Current	No Load & XTALx selected @ 12MHz			3	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
DDO	Output Supply Current	No Load & CLK selected			1	mA



Table 4E. Power Supply DC Characteristics,  $V_{dd} = 2.5V \pm 5\%$ ,  $V_{ddd} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
	Power Supply Current	No Load & XTALx selected @ 12MHz			3	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
I <sub>DDO</sub>	Output Supply Current	No Load & CLK selected			1	mA

Table 4F. DC Characteristics,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	2.2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	1.6		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	-0.3		1.3	V
V	Imput Low Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	-0.3		0.9	V
I <sub>IH</sub>	Input High Current	CLK, CLK_ SEL0:1	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$			150	μΑ
IH IH		OE	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$			5	μA
I <sub>IL</sub>	Input Low Current	CLK, CLK_ SEL0:1	$V_{DD} = 3.3V \text{ or } 2.5V \pm 5\%$	-5			μA
		OE	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$	-150			μA
			$V_{_{\rm DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$	2.6			V
V <sub>OH</sub>	Output HighVoltage		$V_{_{\rm DDO}} = 2.5 \text{V} \pm 5\%; \text{ NOTE 1}$	1.8			V
			$V_{DDO} = 1.8V \pm 0.2V$ ; NOTE 1	1.2			V
			$V_{_{\rm DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$			0.6	V
V <sub>oL</sub>	Output Low Voltage		$V_{_{\rm DDO}} = 2.5 \text{V} \pm 5\%; \text{ NOTE 1}$			0.5	V
			$V_{DDO} = 1.8V \pm 0.2V$ ; NOTE 1			0.4	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{_{DDO}}/2$ . See Parameter Measurement section, "Load Test Circuit" diagrams.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		12		38.88	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW



Table 6A. AC Characteristics,  $V_{DD} = V_{DDD} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
,	Output Fraguanay	w/external XTAL		12		38.88	MHz
MAX	Output Frequency	w/external CLK				200	MHz
tp <sub>LH</sub>	Propagation Delay,	Low-to-High; NOTE		1.4	1.9	2.4	ns
tsk(o)	Output Skew; NOT	Ē 2				40	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					700	ps
tjit(Ø)	RMS Phase Jitter, Random; NOTE 2, 4		25MHz, Integration Range: 100Hz – 1MHz		0.16		ps
t <sub>r</sub> / t <sub>r</sub>	Output Rise/Fall Tir	ne	20% to 80%	100		800	ps
	Output	w/external XTAL		45		55	%
odc Dut	Duty Cycle	w/external CLK	f < 150MHz	46		54	%
t <sub>en</sub>	Output Enable Time; NOTE 5					10	ns
t	Output Disable Tim	e; NOTE 5				10	ns

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DD}/2$  of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>ppc</sub>/2.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

Table 6B. AC Characteristics,  $V_{dd} = 3.3V \pm 5\%$ ,  $V_{dd} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Frequency	w/external XTAL		12		38.88	MHz
MAX		w/external CLK				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE			1.5	2.0	2.5	ns
tsk(o)	Output Skew; NOTE 2					40	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					700	ps
tjit(Ø)	RMS Phase Jitter, Random; NOTE 2, 4		25MHz, Integration Range: 100Hz - 1MHz		0.16		ps
t <sub>r</sub> / t <sub>r</sub>	Output Rise/Fall Time		20% to 80%	100		800	ps
odc	Output	w/external XTAL		45		55	%
louc	Duty Cycle	w/external CLK	f < 150MHz	46		54	%
t <sub>EN</sub>	Output Enable Time; NOTE 5					10	ns
t	Output Disable Time; NOTE 5					10	ns

NOTE 1: Measured from V<sub>DD</sub>/2 of the input to V<sub>DD</sub>/2 of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{ppo}/2$ .

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.



Table 6C. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Frequency	w/external XTAL		12		38.88	MHz
MAX		w/external CLK				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE			1.7	2.2	2.7	ns
tsk(o)	Output Skew; NOTE 2					40	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					700	ps
<i>t</i> jit(Ø)	RMS Phase Jitter, Random; NOTE 2, 4		25MHz, Integration Range: 100Hz - 1MHz		0.16		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%	100		1000	ps
odc	Output	w/external XTAL		45		55	%
louc	Duty Cycle	w/external CLK	f < 150MHz	46		54	%
t <sub>en</sub>	Output Enable Time; NOTE 5					10	ns
t	Output Disable Time; NOTE 5					10	ns

NOTE 1: Measured from  $V_{_{DD}}/2$  of the input to  $V_{_{DDO}}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>ppd</sub>/2.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

**Table 6D. AC Characteristics,**  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
r.	Output Frequency	w/external XTAL		12		38.88	MHz
MAX		w/external CLK				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE			1.5	2.2	3.0	ns
tsk(o)	Output Skew; NOTE 2					40	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					700	ps
tjit(Ø)	RMS Phase Jitter, Random; NOTE 2, 4		25MHz, Integration Range: 100Hz - 1MHz		0.20		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Tir	ne	20% to 80%	100		800	ps
odc	Output	w/external XTAL		45		55	%
louc	Duty Cycle	w/external CLK	f < 150MHz	48		52	%
t <sub>EN</sub>	Output Enable Time; NOTE 5					10	ns
t	Output Disable Time; NOTE 5					10	ns

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DD}/2$  of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>ppc</sub>/2.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.



**Table 6E. AC Characteristics,**  $V_{dd} = 2.5V \pm 5\%$ ,  $V_{dd0} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguanay	w/external XTAL		12		38.88	MHz
MAX	Output Frequency	w/external CLK				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE 1			1.7	2.5	3.3	ns
tsk(o)	Output Skew; NOTE 2					40	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					700	ps
tjit(Ø)	RMS Phase Jitter, Random; NOTE 2, 4		25MHz, Integration Range: 100Hz - 1MHz		0.19		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%	100		1000	ps
	Output	w/external XTAL		45		55	%
odc	Duty Cycle	w/external CLK	f < 150MHz	46		54	%
t <sub>EN</sub>	Output Enable Time; NOTE 5					10	ns
t	Output Disable Time; NOTE 5					10	ns

NOTE 1: Measured from V<sub>DD</sub>/2 of the input to V<sub>DDD</sub>/2 of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{ppo}/2$ .


NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.



#### TYPICAL PHASE NOISE AT 25MHz 0 -10 25MHz -20 -30 -40 -50 -60 -70 -80 -90


Noise Power dBc




OFFSET FREQUENCY (Hz)




# PARAMETER MEASUREMENT INFORMATION






#### 3.3V Core/3.3V OUTPUT LOAD ACTEST CIRCUIT


#### 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






## 3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT

3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT







2.5 CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT

PART-TO-PART SKEW




# PARAMETER MEASUREMENT INFORMATION, CONTINUED






# **OUTPUT SKEW**

# PROPAGATION DELAY





### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

# OUTPUT RISE/FALL TIME



# **APPLICATION INFORMATION**

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CRYSTAL INPUTS**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **CLK INPUT**

For applications not requiring the use of the clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### SELECT PINS

All select pins have internal pull-ups and pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **O**UTPUTS:

#### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.



#### **CRYSTAL INPUT INTERFACE**

Figure 1 shows an example of 83904-02 crystal interface with a parallel resonant crystal. The frequency accuracy can be fine tuned by adjusting the C1 and C2 values. For a parallel crystal with loading capacitance CL = 18pF, we suggest C1 = 15pF and C2 = 15pF to start with. These values may be slightly fine tuned further to optimize the frequency accuracy for different board layouts. Slightly increasing the C1 and C2 values will slightly reduce the frequency. Slightly decreasing the C1 and C2 values will slightly increase the frequency. For the oscillator circuit below, R1 can be used, but is not required. For new designs, it is recommended that R1 not be used.




FIGURE 1. CRYSTAL INPUT INTERFACE

#### OVERDRIVING THE CRYSTAL INTERFACE

The XTAL\_IN input can a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 2A. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched

termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega.$  This can also be accomplished by removing R1 and making R2  $50\Omega.$  By overdring the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




FIGURE 2A. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE




FIGURE 2A. GENERAL DIAGRAM FOR LVPECL DRIVER TO XTAL INPUT INTERFACE



# RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}}$  vs. Air Flow Table for 16 Lead TSSOP

# $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 100.3°C/W 96.0°C/W 93.9°C/W

### TRANSISTOR COUNT

The transistor count for 83904-02 is: 205

#### PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWIDOL	Minimum	Maximum		
N	1	6		
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	4.90	5.10		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



# TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83904AG-02LF	3904A02L	16 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
83904AG-02LFT	3904A02L	16 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
А	Т9		Updated Overdriving the Crystal Interface section.  Ordering Information Table - deleted the "ICS" prefix in the Part/Order Number column and corrected the Temperature column.  Updated header/footer.	9/3/10			
Α	Т9	14	Ordering Information - Removed leaded devices. Updated data sheet format.	3/25/15			
Α	Т9	14	Ordering Information - Deleted LF note below table. Updated header and footer.	3/17/16			



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.