

3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCH16601A OBSOLETE PART

FEATURES:

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- Available in SSOP package

DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

FUNCTIONAL

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication system

DESCRIPTION:

The LVCH16601A 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. The LVCH16601A combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.


Data flow in each direction is controlled by output-enable (OEAB and OEBA), latched-enable (LEAB and LEBA), and clock (CLKAC and CLKBA) inputs. The clock can be concolled by the clock-enable OF ENAB and CLKENBA) inputs.

For A-to-B data flow, it e device operates is the canspirent mode when LEAB is high. When a AB colow, the A data is atched in CLKAB is held at a high or low locities rep. If LEAB is low, the A-bas data is stored in the latch/ flip-flop on the log-to-high transition of CL (AB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high in operance state. Data flow for B to A is similar to that of Acto B but uses (EBA), ELA, CLKBA and CLKENBA.

All pins can be kniw of om either 3.3 cor EV devices. This feature allows the use of the device as a translate in a mixed 3.3V/5V supply system. The VCCH1. S01A has been easily of with a ± 24 mA output driver. This


The VECH10501A has been as gread with a ±24mA output driver. This there are pable of driving a moverate to heavy load while maintaining the performance.

The LVCH of the rest ous-hold" which retains the inputs' last state whenever the input cleast of a high impedance. This prevents floating inputs and eline indices the need for pull-up/down resistors.



JUNE 2006

PINCONFIGURATION



CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
Ci/o	I/O Port Capacitance	VIN = 0V	6.5	8	pF

NOTE:

1. As applicable to the device type.

INDUSTRIALTEMPERATURERANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
Іік Іок	Continuous Clamp Current, VI < 0 or Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

Pin Names	Description
ŌĒĀB	A-to-B Output Enable Input (Active LOW)
ŌĒBĀ	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Вx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾
CLKENAB	A-to-B Clock Enable Input (Active LOW)
CLKENBA	B-to-A Clock Enable Input (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE^(1,2)

	Inputs				
CLKENAB	OEAB	LEAB	CLKAB	Ах	Вх
Х	Н	Х	Х	Х	Z
Х	L	Н	Х	L	L
Х	L	Н	Х	Н	Н
Н	L	L	Х	Х	B ⁽³⁾
L	L	L	↑	L	L
L	L	L	↑	Н	Н
L	L	L	L	Х	B ⁽³⁾
L	L	L	Н	Х	B ⁽⁴⁾

NOTES:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High-Impedance

 \uparrow = LOW-to-HIGH transition

2. A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.

3. Output level before the indicated steady-state input conditions were established.

 Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Con	ditions	Min.	Тур. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	-	_	V
		Vcc = 2.7V to 3.6V		2	-	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	-	-	±5	μA
IOZH IOZL	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = 0 to 5.5V	-	_	±10	μA
loff	Input/Output Power Off Leakage	VCC = 0V, VIN or VO ≤ 5.5 V	•	_	_	±50	μA
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or VCC	-	-	10	μA
lccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other in	puts at Vcc or GND	-	_	500	μA

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	- 75	—	_	μA
IBHL			VI = 0.8V	75	_	—	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
IBHL			VI = 0.7V	—	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μA
IBHLO							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

INDUSTRIAL TEMPERATURE RANGE

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	TestCon	ditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = – 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Iон = – 6mA	2	_	
		Vcc = 2.3V	Іон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		VCC = 3V		2.4	—	
		VCC = 3V	Іон = – 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		Vcc = 2.3V	IOL = 6mA	_	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	Iol = 12mA	_	0.4	
		VCC = 3V	Iol = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
Cpd	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
Cpd	Power Dissipation Capacitance per Transceiver Outputs disabled			

INDUSTRIALTEMPERATURERANGE

SWITCHING CHARACTERISTICS⁽¹⁾

			Vcc	= 2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter		Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay		_	5.4	_	4.6	ns
t PHL	Ax to Bx or Bx to Ax						
t PLH	Propagation Delay		—	6.2	_	5.2	ns
t PHL	LEBA to Ax, LEAB to Bx						
t PLH	Propagation Delay		_	6.3	_	5.3	ns
t PHL	CLKBA to Ax, CLKAB to Bx						
t PZH	Output Enable Time		_	6.8	_	5.6	ns
tPZL	OEBA to Ax, OEAB to Bx						
t PHZ	Output Disable Time		_	6	_	5.2	ns
t PLZ	OEBA to Ax, OEAB to Bx						
tsu	Set-up Time HIGH or LOW		1.5	_	1.5	_	ns
	Ax to CLKAB, Bx to CLKBA						
ħ	Hold Time HIGH or LOW		0.8	_	0.8	_	ns
	Ax to CLKAB, Bx to CLKBA						
tsu	Set-up Time HIGH or LOW	Clock LOW	1	_	1	_	ns
	Ax to LEAB, Bx to LEBA	Clock HIGH	1	-	1	_]
tsu	Set-up Time, CLKENAB to CLKA	B	2.1	_	2.1	_	ns
tsu	Set-up Time, CLKENBA to CLKB	Ą	2.1	-	2.1	-	ns
ħ	Hold Time HIGH or LOW		1.8	-	1.8	_	ns
	Ax after LEAB, Bx after LEBA						
ħ	Hold Time, CLKENAB after CLKAB		0.5	_	0.5	_	ns
ħ	Hold Time, CLKENBA after CLKBA		0.5	—	0.5	—	ns
tw	LEAB or LEBA Pulse Width HIGH		3	—	3	—	ns
tw	CLKAB or CLKBA Pulse Width H	IGH or LOW	3	—	3	_	ns
tsk(o)	Output Skew ⁽²⁾		—			500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40° C to + 85° C.

2. Skew between any two outputs of the same package and switching in the same direction.


RENESAS

IDT74LVCH16601A 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER

TEST CIRCUITS AND WAVEFORMS

TESTCONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
Vload	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vτ	1.5	1.5	Vcc / 2	V
Vlz	300	300	150	mV
Vhz	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

 $\mathsf{R} \tau$ = Termination resistance: should be equal to $\mathsf{Z}\mathsf{O}\mathsf{U} \tau$ of the Pulse Generator. NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; t_F \leq 2.5ns; t_R \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2ns; tr \leq 2ns.

SWITCH POSITION

emmenn eenne	
Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open




tsk(x) = |tplH2 - tplH1| or |tpHL2 - tpHL1|


LVC Link Output Skew - tsk(x)

NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

INDUSTRIAL TEMPERATURE RANGE







Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times




Pulse Width

RENESAS

IDT74LVCH16601A 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER

INDUSTRIAL TEMPERATURE RANGE

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

10/28/2013PDN# CQ-13-03 issued. See IDT.com for PDN specifics.09/06/2019Datasheet changed to Obsolete Status.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.