3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

## IDT74LVCH162373A

# **FEATURES:**

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Available in TSSOP package

# **DRIVE FEATURES:**

- · Balanced Output Drivers: ±12mA
- · Low switching noise

# **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

## **DESCRIPTION:**


The LVCH162373A 16-bit transparent D-type latch is built using advanced dual metal CMOS technology. This high-speed, low-power latch is ideal for temporary storage of data. The LVCH162373A can be used for implementing memory address latches, I/O ports, and bus drivers. The output enable and latch enable controls are organized to operate each device as two 8-bit latches or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


All pins of the LVCH162373A can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH162373A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been developed to drive  $\pm 12$ mA at the designated threshold levels.

The LVCH162373A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM






INDUSTRIAL TEMPERATURE RANGE

OCTOBER 2015

# **PIN CONFIGURATION**



TSSOP TOP VIEW

# **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-50 to +50	mA
lik lok	Continuous Clamp Current, VI < 0 or Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	рF
Соит	Output Capacitance	Vout = 0V	6.5	8	рF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

#### NOTE:

1. As applicable to the device type.

# **PIN DESCRIPTION**

Pin Names Description		
xDx	xDx Data Inputs <sup>(1)</sup>	
xLE Latch Enable Inputs (Active HIGH)		
x Q x 3-State Outputs		
xŌĒ	Output Enable Inputs (Active LOW)	

#### NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

# FUNCTION TABLE (EACH 8-BIT SECTION)(1)

	Inputs		Outputs
хŌĒ	xLE	хDх	xQx
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q <sup>(2)</sup>
Н	Х	Χ	Z

#### NOTES:

- 1. H = HIGH Voltage Level
  - X = Don't Care
  - L = LOW Voltage Level
  - Z = High-Impedance
- 2. Output level before the indicated steady-state input conditions were established.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test C	onditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		T -	_	0.7	V
		Vcc = 2.7V to 3.6V		T -	_	0.8	
lін	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	T -	_	±5	μΑ
lıL							
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	-	_	±10	μΑ
lozL	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo $\leq 5.5$ V		-	_	±50	μΑ
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		T -	-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = 3.6V	Vin = GND or Vcc	<u> </u>	_	10	μA
ICCH ICCZ			$3.6 \le VIN \le 5.5V^{(2)}$	<del> </del> _	_	10	
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	_	500	μΑ

#### NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.

# **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Co	Test Conditions		Typ. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	-75	_	_	μΑ
IBHL			Vı = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_		μΑ
IBHL			Vı = 0.7V	_	_		
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μΑ
Івньо							

#### NOTES:

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Max.	Unit
Voн	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Iон = - 4mA	1.9	_	
			Iон = - 6mA	1.7	_	
		Vcc = 2.7V	Iон = - 4mA	2.2	_	
			Iон = - 8mA	2	_	
		Vcc = 3V	Iон = - 6mA	2.4	_	
			Iон = - 12mA	2	_	
VoL	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 4mA	_	0.4	
			IoL = 6mA	_	0.55	
		Vcc = 2.7V	IoL = 4mA	_	0.4	
			IoL = 8mA	_	0.6	
		Vcc = 3V	IoL = 6mA	_	0.55	
			IoL = 12mA	_	0.8	

#### NOTE:

# **OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C**

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Latch Outputs enabled	CL = 0pF, f = 10Mhz	_	рF
CPD	Power Dissipation Capacitance per Latch Outputs disabled		_	

# **SWITCHING CHARACTERISTICS**(1)

		Vcc =	2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay	_	6	1.6	5.3	ns
tPHL	xDx to xQx					
tPLH	Propagation Delay	_	6.4	2.1	5.7	ns
tPHL	xLE to xQx					
<b>t</b> PZH	Output Enable Time	_	7.1	1.3	6.1	ns
tpzL	xOE to xQx					
tPHZ	Output Disable Time	_	7.7	2.5	7.3	ns
tPLZ	xOE to xQx					
tsu	Set-up Time HIGH or LOW, xDx to xLE	2.3	_	2.3	_	ns
tH .	Hold Time HIGH or LOW, xDx after xLE	1.6	_	1.6	_	ns
tw	xLE Pulse Width HIGH	3.3	_	3.3	_	ns
tsk(o)	Output Skew <sup>(2)</sup>	_	_	_	500	ps


#### NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.
 TA = − 40°C to + 85°C.

# TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	Vcc <sup>(1)</sup> =3.3V±0.3V	Vcc <sup>(1)</sup> =2.7V	Vcc <sup>(2)</sup> =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
VIH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc/2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

## NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

# **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	VLOAD
Disable High Enable High	GND
All Other Tests	Open




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

Output Skew - tsk(x)


LVC Link

## NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




# Propagation Delay




#### **Enable and Disable Times**

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.





Pulse Width

# ORDERING INFORMATION



# **DATASHEET DOCUMENT HISTORY**

10/06/2015 Pg. 1,2,6 Updated the ordering information by removing non RoHS parts and adding Tape and Reel information.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.