

HIGH-SPEED 3.3V 32K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


70V9179L

Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 Commercial: 7.5ns (max.)
 - Low-power operation – IDT70V9179L Active: 500mW (typ.) Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Dual chip enables allow for depth expansion without additional logic

- Counter enable and reset features
- Full synchronous operation on both ports
 - 4ns setup to clock and Ons hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 7.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 12ns cycle time, 83MHz operation in Pipelined output mode
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin Thin Quad Flatpack (TQFP)
- Green parts available, see ordering information

Functional Block Diagram






70V9179L High-Speed 32K x 9 Dual-Port Synchronous Pipelined Static RAM

Description:

The IDT70V9179 is a high-speed 64/32K x 9 bit synchronous Dual Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9179 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE} and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 500mW of power.

Pin Configuration^(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.



Pin Names

Left Port	Right Port	Names		
CE0L, CE1L	CEOR, CE1R	Chip Enables		
R/WL	R/WR	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
Aol - A14L	Aor - A14r	Address		
1/Ool - 1/O8l	I/Oor - I/O8r	Data Input/Output		
CLKL	CLKR	Clock		
ADSL	ADSR	Address Strobe Enable		
	CNTENR	Counter Enable		
CNTRST L	CNTRSTR	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline		
	/DD	Power (3.3V)		
	/ss	Ground (0V)		

NOTE:

1. \overline{LB} and \overline{UB} are single buffered regardless of state of \overline{FT} /PIPE.

2. $\overline{CE}o$ and CE1 are single buffered when $\overline{FT}/PIPE = V_{IL}$, \overline{CE} o and CE1 are double buffered when \overline{FT} /PIPE = VIH, i.e. the signals take two cycles to deselect.

4860 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	ĒĒ₀	CE1	R/W	I/O0-8	MODE			
Х	\uparrow	Н	Х	Х	High-Z Deselected–Power Down				
Х	\uparrow	Х	L	Х	High-Z Deselected–Power Down				
Х	\uparrow	L	Н	L	DATAIN	Write			
L	\uparrow	L	Н	Н	DATAOUT	Read			
Н	Х	L	Н	Х	High-Z	Outputs Disabled			

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. OE is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2,3)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	MODE			
An	Х	An	Ŷ	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used			
Х	An	An + 1	Ŷ	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled—Internal Address generation			
Х	An + 1	An + 1	Ŷ	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)			
Х	Х	A0	Ŷ	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0			

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_0 and \overline{OE} = VIL; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

ADS and CNTRST are independent of all other signals including CE₀ and CE1.
 The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE₀ and CE1.

4860 tbl 03

4860 tbl 02



4860 tbl 05

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽²⁾	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
Vih	Input High Voltage	2.0V	_	Vcc+0.3V ⁽²⁾	V
VIL	Input Low Voltage	-0.3(1)	_	0.8	V

NOTES:

4860 tbl 04

1. VIL \geq -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDD +0.3V.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
Тл	Junction Temperature	+150	٥C
Ιουτ	DC Output Current	50	mA

4860 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 0.3V.
- 3. Ambient Temperature Under DC Bias. NO AC Conditions. Chip Deselected.

Capacitance⁽¹⁾ (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF
				4860 tbl 07

NOTES:

 These parameters are determined by device characterization, but are not production tested.

3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. Cout also references Ci/o.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 0.3V$)

				70V9179L		
Symbol	Parameter	Test Conditions		Мах.	Unit	
Lu	Input Leakage Current ⁽¹⁾	VDD = $3.6V$, VIN = $0V$ to VDD		5	μA	
Ilo	Output Leakage Current	\overline{CE} = Vih or CE1 = Vil, Vout = 0V to VDD	-	5	μA	
Vol	Output Low Voltage	IOL = +4mA		0.4	V	
Vон	Output High Voltage	IOH = -4mA	2.4		V	

NOTE:

1. At VDD \leq 2.0V input leakages are undefined.

4860 tbl 08_79



DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽³⁾ ($V_{DD} = 3.3V \pm 0.3V$)

						179L7 I Only		179L9 & Ind		179L12 I Only	
Symbol	Parameter	Test Condition	Versio	on	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Max.	Unit
Icc	Dynamic Operating	CEL and CER= VIL,	COM'L	L	200	310	180	260	150	230	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	L		_	180	280			
ISB1	Standby Current	$\overline{CE}L = \overline{CE}R = VIH$	COM'L	L	65	130	50	100	40	80	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L			50	120]
ISB2	Standby Current (One	$\frac{\overline{CE}}{\overline{CE}} A^{"} = VIL \text{ and } \\ \overline{CE} B^{"} = VIH^{(5)}$	COM'L	L	140	245	110	190	100	175	mA
	Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	L	_	—	110	205	—		
ISB3	Full Standby Current (Both	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VDD - 0.2V$,	COM'L	L	0.4	3	0.4	3	0.4	3	mA
	Ports - CMOS Level Inputs)	$ \begin{array}{l} \text{VIN} \geq \text{VDD} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V}, \ \text{f} = 0^{(2)} \end{array} $	IND	L		_	0.4	6			
ISB4	Full Standby Current (One Port - CMOS	$\frac{\overline{CE}}{CE} A^{"} \leq 0.2V \text{ and}$ $\frac{\overline{CE}}{E} B^{"} \geq VDD - 0.2V^{(5)}$	COM'L	L	130	235	100	180	90	165	mA
Level Inputs)				L			100	195			
TEC										4860) tbl 09_7

NOTES:

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 90mA (Typ).

5. $\overrightarrow{CEx} = VIL$ means $\overrightarrow{CEox} = VIL$ and CE1x = VIH $\overrightarrow{CEx} = VIH$ means $\overrightarrow{CEox} = VIH$ or CE1x = VIL

 $\overline{\text{CE}}x \leq 0.2 \text{V}$ means $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$ and $\text{CE}\text{1x} \geq \text{Vcc}$ - 0.2 V

 $\overline{\text{CEx}} \ge \text{V}_{\text{DD}}$ - 0.2V means $\overline{\overline{\text{CE}}}$ ox \ge VDD - 0.2V or CE1x \le 0.2V

"X" represents "L" for left port or "R" for right port.


70V9179L High-Speed 32K x 9 Dual-Port Synchronous Pipelined Static RAM

Commercial Temperature Range


AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

4860 tbl 10










Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).



by device

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ (V_{DD} = $3.3V \pm 0.3V$, T_A = 0°C to +70°C)

		70V9 Com'	179L7 I Only	70V9 Com'	179L9 I & Ind	70V91 Com'	179L12 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	22	_	25		30		ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	12	—	15		20		ns
tcн1	Clock High Time (Flow-Through) ⁽²⁾	7.5	_	12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	7.5	_	12		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	5	—	6		8		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	5	_	6		8		ns
tR	Clock Rise Time	_	3		3		3	ns
tF	Clock Fall Time	_	3		3		3	ns
tsa	Address Setup Time	4	—	4		4		ns
tha	Address Hold Time	0	_	1		1		ns
tsc	Chip Enable Setup Time	4	_	4		4		ns
tнc	Chip Enable Hold Time	0	—	1		1		ns
tsw	R/W Setup Time	4	_	4		4		ns
tHW	R/W Hold Time	0		1		1		ns
tsp	Input Data Setup Time	4	—	4		4		ns
tнd	Input Data Hold Time	0	_	1		1		ns
tsad	ADS Setup Time	4	_	4		4		ns
thad	ADS Hold Time	0		1		1		ns
tscn	CNTEN Setup Time	4		4		4		ns
thcn	CNTEN Hold Time	0		1		1		ns
t SRST	CNTRST Setup Time	4		4		4		ns
thrst	CNTRST Hold Time	0	_	1		1		ns
toe	Output Enable to Data Valid		9		12		12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2	_	2		2		ns
toнz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		18		20		25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		7.5		9		12	ns
tDC	Data Output Hold After Clock High	2		2		2		ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tскız	Clock High to Output Low-Z ⁽¹⁾	2		2		2		ns
Port-to-Port	Delay	•		•				•
tcwdd	Write Port Clock High to Read Data Delay		28		35		40	ns
tccs	Clock-to-Clock Setup Time		10		15		15	ns

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed characterization, but is not production tested.


2. The Pipelined output parameters (tcvc2, tcb2) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.



Timing Waveform of Read Cycle for Flow-Through Output (\overline{FT} /PIPE"X" = VIL)^(3,6) - tcyc1 tCH1 — tCL1 CLK **CE**0 tsc tsc the (4) CE1 R/W tsw tsa tHA ADDRESS⁽⁵⁾ An An + 1 An + 3 An + 2 tDC tckhz⁽¹⁾ tCD-DATAOUT Qn Qn + 1 Qn + 2 (1 -tcklz⁽¹⁾ tDC tonz tolz (1) $\overline{\mathsf{OE}}^{(2)}$ tOE 4860 drw 06







- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL, \overline{CNTEN}$ and $\overline{CNTRST} = VIH.$
- 4. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$ or $CE_1 = V_{IL}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "X' here denotes Left or Right port. The diagram is with respect to that port.



Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow-Through Read⁽⁶⁾



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9179 for this waveform,
- and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{OE}}$ and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/W, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. TEo and ADS = VIL; CE1, TNTEN, and TNTRST = VIH.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 6. If tccs \leq maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.




Timing Waveform with Port-to-Port Flow-Through Read^(4,5,7)




NOTES:

1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9179 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.

- 2. $\overline{\text{OE}}$, and $\overline{\text{ADS}}$ = VIL; $\overline{\text{CE1(B1)}}$, $\overline{\text{CE1(B2)}}$, $\overline{\text{R/W}}$, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 6. If tccs < maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".




Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.






Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; CE1, \overline{CNTEN} , and $\overline{CNTRST} = V_{IH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = ViL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.



Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




NOTES:

1. \overline{CE}_0 and \overline{OE} = VIL; CE1, R/W, and \overline{CNTRST} = VIH.


2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then the data output remains constant for subsequent clocks.



Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



- 2. $\overline{CE}_0 = VIL; CE_1 = VIH.$
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only. 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.



70V9179L High-Speed 32K x 9 Dual-Port Synchronous Pipelined Static RAM

Functional Description

The IDT70V9179 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{CE}_0 = VIH \text{ or } CE_1 = VIL \text{ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9179's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with <math>\overline{CE}_0 = VIL$ and $CE_1 = VIH$ to re-activate the outputs.

Depth and Width Expansion

The IDT70V9179 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9179 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT70V9179



NOTES:

LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

IDT Clock Solution for IDT70V9179 Dual-Port

		Specitications		Clock Specif	ications		IDT	IDT
IDT Dual-Port Part Number	Voltage I/O		Input Capacitance	Input Duty Cycle Requirement Maximum Frequency		Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device
70V9179	3.3	LVTTL	9pF	40%	100	150ps	2305 2308 2309	49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E

4860 tbl 12_79

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
7	70V9179L7PFG	PNG100	TQFP	С

Datasheet Document History

09/30/99:	Initial Public Release					
11/12/99:	Replaced IDT logo					
01/10/01:	Page 3	5				
	Page 4	Increased storage temperature parameters				
	0	Clarified TA parameter				
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"				
	Change	d ±200mV to 0mV in notes				
	Remove	Removed Preliminary status				
01/15/04:	Consolic	lated multiple devices into one datasheet				
	Change	Changed naming conventions from Vcc to Vbb and from GND to Vss				
	Remove	dI-tempfootnote				
	Page 2	Added date revision to pin configuration				
	Page 4	Added Junction Temperature to Absolute Maximum Ratings Table				
		Added Ambient Temperature footnote				
	Page 5	Added I-temp numbers for 9ns speed to the DC Electrical Characteristics Table				
		Added 6ns speed DC power numbers to the DC Electrical Characteristics Table				
	Page 7	Added I-temp for 9ns speed to AC Electrical Characteristics Table				
		Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table				
	Page 15	Added 6ns speed grade and 9ns I-temp to ordering information				
		Added IDT Clock Solution Table				
01/29/09:	•	6 Removed "IDT" from orderable part number				
01/27/14:	Page 1	Added green availability to Features				
	Page 1	Removed 6.5ns commercial speed, downgraded the clock from 6.5ns to 7.5ns, the cycle time from				
		10ns to 12.5ns and downgraded the operation from 100MHz to 83MHz data access in Pipelined output				
		mode in the Features				
	Page 1	Changed the maximum number of addresses for both the L and ${ m R}$ from A15 to A14 in the Functional				
		Block Diagram				
	Page 2	Changed the A15L & A15R to NC in the 70V9179PF PN100 Pin Configuration and updated footnotes				
	Page 3	Updated Left Port A15L to A14L & Right Port A15R to A14R in the Pin Names Table and updated the				
		footnotes				
	Page 6	Corrected a typo				
	-	5 & 7 Removed the 6ns speed grade Commercial Only from the DC Electrical and the AC Electrical Tables				
	0	Corrected a typo				
		5 Changed the maximum number of addresses for A15 to A14 in the Depth and Width Expansion Diagram				
	Page 10	6 Added Green and T&R indicators to and removed 6ns speed grade Commercial Only from Ordering				
		Information				
02/21/18:		Product Discontinuation Notice - PDN# SP-17-02				
00/10/00.	D 1	Last time buy expires June 15, 2018				
02/18/20:		- 18 Rebranded as Renesas datasheet				
		& 16 Deleted obsolete Commercial speed grades 9/12ns and Industrial speed grade 9ns				
		Rotated PNG100 TQFP pin configuration to accurately reflect pin 1 orientation				
	Page 16	Deleted Tape & Reel offering from Ordering Information				

Page 16 Added Orderable Part Information table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.