

# HIGH-SPEED 64K x 16 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


# LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

#### Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
- Commercial: 7.5/9/12ns (max.)
- Industrial: 9ns (max.)
- Low-power operation
  IDT709289L
  - Active: 1.2W (typ.)
    - Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

Functional Block Diagram

- Full synchronous operation on both ports
  - 4ns setup to clock and Ons hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 7.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 12ns cycle time, 83MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- TTL- compatible, single 5V (±10%) power supply
  Industrial temperature range (-40°C to +85°C) is
- available for selected speeds
- \* Available in a 100-pin Thin Quad Flatpack (TQFP) package
- \* Green parts available, see ordering information



## FEBRUARY 2018


1

#### IDT709289L

High-Speed 64K x 16 Synchronous Pipelined Dual-Port Static RAM

#### Description

The IDT709289 is a high-speed 64K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709289 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}o$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 1.2W of power.



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

#### **Pin Names**

Left Port	Right Port	Names		
CEOL, CE1L	$\overline{\text{CE}}$ OR, CE1R	Chip Enables		
R/WL	R/Wr	Read/Write Enable		
ŌĒL	ŌĒr	Output Enable		
Aol - A15l	A0r - A15r	Address		
I/Ool - I/O15l	I/O0r - I/O15r	Data Input/Output		
CLKL	CLKr	Clock		
UBL	<b>UB</b> R	Upper Byte Select		
<b>LB</b> L	<b>LB</b> R	Lower Byte Select		
ADSL	ADSR	Address Strobe		
	<b>ONTEN</b> R	Counter Enable		
<b>CNTRST</b> L	<b>CNTRST</b> R	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	сс	Power		
G	ND	Ground		

4842 tbl 01

# Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	Ē	CE1	ŪB	ΓB	R/W	Upper Byte I/O8-15	Lower Byte I/O0-7	Mode
Х	Ŷ	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	Ŷ	Х	L	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	$\leftarrow$	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	←	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	$\leftarrow$	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	$\leftarrow$	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	$\leftarrow$	L	Н	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	$\leftarrow$	L	Н	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	$\uparrow$	L	Н	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Н	Х	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST}$  = X.

3.  $\overline{\text{OE}}$  is an asynchronous input signal.

4842 tbl 02

#### IDT709289L High-Speed 64K x 16 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

# Truth Table II—Address Counter Control<sup>(1,2,6)</sup>

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	CNTRST	I/O <sup>(3)</sup>	Mode		
Х	Х	0	$\uparrow$	Х	Х	L	Dvo(0)	Counter Reset to Address 0		
An	Х	An	$\uparrow$	L <sup>(4)</sup>	Х	Н	DVO(n)	External Address Loaded into Counter		
An	Ар	Ар	$\uparrow$	Н	Н	Н	Dvo(p)	External Address Blocked—Counter Disabled (Ap reused)		
Х	Ар	Ap + 1	$\uparrow$	Н	L <sup>(5)</sup>	Н	DVO(p+1)	Counter Enable—Internal Address Generation		

#### NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2.  $\overline{CE}_{0}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

4.  $\overline{ADS}$  is independent of all other signals including  $\overline{CE}_0$ ,  $CE_1$ ,  $\overline{UB}$  and  $\overline{LB}$ .

5. The address counter advances if  $\overline{\text{CNTEN}}$  = VIL on the rising edge of CLK, regardless of all other signals including  $\overline{\text{CE}}_0$ , CE1,  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$ .

6. While an external address is being loaded (ADS = VIL), R/W = VIH is recommended to ensure data is not written arbitrarily.

# Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature <sup>(2)</sup>	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			4842 tbl 04

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0 <sup>(1)</sup>	V
Vil	Input Low Voltage	-0.5 <sup>(2)</sup>		0.8	V

NOTES:

1. VTERM must not exceed Vcc + 10%.

2. VIL  $\geq$  -1.5V for pulse width less than 10ns.

#### Absolute Maximum Ratings<sup>(1)</sup> Symbol Rating Commercial Unit & Industrial VTERM<sup>(2)</sup> Terminal Voltage -0.5 to +7.0 ٧ with Respect to GND Tbias ٥C Temperature -55 to +125 Under Bias ٥C TSTG Storage -65 to +150 Temperature **I**OUT DC Output 50 mΑ Current

#### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

# Capacitance<sup>(1)</sup> (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

4842 tbl 06

4842 tbl 03

4842 tbl 05

4842 thl 07

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			7092		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, VIN = 0V to Vcc	_	5	μA
Ilo	Output Leakage Current	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{CC}$	_	5	μA
Vol	Output Low Voltage	Iol = +4mA	_	0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4		V
					4842 tbl 08

NOTE:

1. At Vcc  $\leq$  2.0V input leakages are undefined.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3)</sup> (Vcc = $5V \pm 10\%$ )

						89L7 Only	7092 Coi & I	m'l	70928 Com'l	9L12 Only	
Symbol	Parameter	Test Condition	Versi	on	Тур. <sup>(4)</sup>	Мах.	Тур. <sup>(4)</sup>	Мах.	Тур. <sup>(4)</sup>	Max.	Unit
ICC	Dynamic Operating Current	CEL and CER= VIL Outputs Disabled	COM'L	L	275	465	250	400	230	355	mA
	(Both Ports Active)	$f = fMAX^{(1)}$	IND	L		_	300	430		-	
ISB1	Standby Current (Both Ports - TTL	$\overline{CEL} = \overline{CER} = VIH$ f = fMAX <sup>(1)</sup>	COM'L	L	95	150	80	135	70	110	mA
	Level Inputs)	T = TMAX <sup>(1)</sup>	IND	L			95	160			
ISB2		$\overline{CE}^{"}A^{"} = VL and$	COM'L	L	200	295	175	275	150	240	mA
(One Port - TTL Level Inputs)	CE"B" = Vℍ <sup>(3)</sup> Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	L	_		195	295				
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA
(Both Ports - CMOS Level Inputs)	$ \overline{CEL} \ge VCC - 0.2V  VIN \ge VCC - 0.2V or  VIN \le 0.2V, f = 0(2) $	IND	L			0.5	6.0				
ISB4	Full Standby Current	$\overline{CE}$ "A" $\leq 0.2V$ and	COM'L	L	190	290	170	270	140	225	mA
(One Port - CMOS Level Inputs)		$\begin{array}{l} \overline{\text{CE}} \ensuremath{\text{B}}^* \xrightarrow{>} \ensuremath{\text{Vcc}} & 0.2 \ensuremath{\text{V}}^{(5)} \\ \overline{\text{VN}} \xrightarrow{>} \ensuremath{\text{Vcc}} & 0.2 \ensuremath{\text{Voc}} & 0.2 \ensuremath{\text{Voc}} \\ \overline{\text{VN}} \xrightarrow{<} 0.2 \ensuremath{\text{V, Active Port}} \\ \overline{\text{Outputs Disabled}}, \ensuremath{f} = \ensuremath{\text{fmax}}^{(1)} \end{array}$	IND	L			190	290			
INTES.										4	842 tbl 09

NOTES:

1. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

- 4. Vcc = 5V, TA =  $25^{\circ}$ C for Typ, and are not production tested. Icc pc(f=0) = 150mA (Typ).
- 5.  $\overline{CE}x = VIL$  means  $\overline{CE}ox = VIL$  and CE1x = VIH
  - $\overline{CE}x = VIH \text{ means } \overline{CE}ox = VIH \text{ or } CE1x = VIL$
  - $\overline{\text{CE}} x \leq 0.2 V$  means  $\overline{\text{CE}} \text{ox} \leq 0.2 V$  and  $\text{CE} \text{ix} \geq V \text{cc}$  0.2 V

 $\overline{CEx} \ge Vcc - 0.2V$  means  $\overline{CEox} \ge Vcc - 0.2V$  or  $CE_{1X} \le 0.2V$ 

"X" represents "L" for left port or "R" for right port.

#### IDT709289L High-Speed 64K x 16 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

5У

893Ω


5pF\*

4842 drw 05

#### AC Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4842 tbl 10



4842 drw 04

Figure 1. AC Output Test load.



 $347\Omega \leq$ 

DATAOUT




Figure 3. Typical Output Derating (Lumped Capacitive Load).


# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(3)</sup> ( $Vcc = 5V \pm 10\%$ , TA = 0°C to +70°C)

			289L7 'I Only	Co	289L9 om'l Ind	709289L12 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	22	_	25	_	30	-	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	12	_	15		20	_	ns
tCH1	Clock High Time (Flow-Through) <sup>(2)</sup>	7.5	_	12		12	_	ns
tal1	Clock Low Time (Flow-Through) <sup>(2)</sup>	7.5		12		12		ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	5		6		8	—	ns
tal2	Clock Low Time (Pipelined) <sup>(2)</sup>	5		6		8		ns
tR	Clock Rise Time		3		3		3	ns
tF	Clock Fall Time		3		3		3	ns
tsa	Address Setup Time	4		4		4	—	ns
tha	Address Hold Time	0		1		1		ns
tsc	Chip Enable Setup Time	4		4		4	—	ns
tнc	Chip Enable Hold Time	0		1		1	—	ns
tsв	Byte Enable Setup Time	4	_	4	_	4	-	ns
tнв	Byte Enable Hold Time	0		1		1		ns
tsw	R/W Setup Time	4		4		4	—	ns
tHW	R/W Hold Time	0	_	1	_	1	-	ns
tsp	Input Data Setup Time	4	_	4	_	4	-	ns
thd	Input Data Hold Time	0	_	1	_	1	-	ns
tsad	ADS Setup Time	4		4		4	—	ns
thad	ADS Hold Time	0		1		1	—	ns
tscn	CNTEN Setup Time	4	_	4		4	_	ns
then	CNTEN Hold Time	0	_	1		1	_	ns
<b>t</b> SRST	CNTRST Setup Time	4		4		4		ns
thrst	CNTRST Hold Time	0		1		1		ns
toe	Output Enable to Data Valid		9		12		12	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		2		ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		18		20		25	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>		7.5		9		12	ns
tDC	Data Output Hold After Clock High	2		2		2	_	ns
tскнz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tскız	Clock High to Output Low-Z <sup>(1)</sup>	2		2		2	_	ns
Port-to-Port D	Delay		•				•	•
tcwdd	Write Port Clock High to Read Data Delay		28		35		40	ns
toos	Clock-to-Clock Setup Time		10		15	1	15	ns


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcyc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL




Timing Waveform of Read Cycle for Pipelined Operation  $(FT/PIPE"x" = VIH)^{(3,7)}$ 




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = VIH$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$ ,  $CE_1 = V_{IL}$ ,  $\overline{UB} = V_{IH}$ , or  $\overline{LB} = V_{IH}$  following the next rising edge of the clock. Refer to Truth Table 1. 5. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers
- are for reference use only.
- 6. If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>



Timing Waveform of Write with Port-to-Port Flow-Through Read<sup>(4,5,7)</sup>




#### NOTES:


- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709289 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/W,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_{0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = VIL$ ;  $CE_{1}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = VIH$ .
- 5.  $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

9

Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = VIL$ )<sup>(3)</sup>




Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = VIL$ )<sup>(3)</sup>




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. CEo, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_{0}$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB} = V_{IL}$ ;  $CE_{1}$ ,  $R/\overline{W}$ , and  $\overline{CNTRST} = V_{IH}$ .
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



Timing Waveform of Counter Reset (Pipelined Outputs)<sup>(2)</sup>



#### NOTES:

1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = VIL$ ; CE1 and  $\overline{CNTRST} = VIH$ .

- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
  Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

<sup>2.</sup>  $\overline{CE}_{0}$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IL}$ ;  $CE_{1} = V_{IH}$ .

#### IDT709289L

#### High-Speed 64K x 16 Synchronous Pipelined Dual-Port Static RAM

#### Industrial and Commercial Temperature Ranges

### A Functional Description

The IDT709289 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.


 $\overline{CE}_0 = V_{IH}$  or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709289's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{CE}_0 = V_{IL}$  and CE1 = VIH to reactivate the outputs.

## Depth and Width Expansion

The IDT709289 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709289 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.





#### NOTES:

1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.

2. Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

# Datasheet Document History

9/30/99:	Initial Public Release							
11/10/99:	Replaced IDT logo							
12/22/99:	Page 1 Added missing diamond							
1/5/01:	Page 4 Changed information in Truth Table II							
	Increased storage temperature parameter							
	Clarified TA parameter							
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled"							
	Changed ±200mV to 0mV in notes							
	Removed Preliminary specification							
10/18/01:	Page 2 Added date revision for pin configuration							
	Page 5 & 7 Added Industrial temp to column heading and values for 9ns speed to DC & AC Electrical Characteristics							
	Page 15 Added Industrial temp offering to 9ns ordering information							
	Page 4, 5 & 7 Removed Industrial temp footnote from all tables							
	Раде 1 & 15 Replace тм logo with ® logo							

## Datasheet Document History (con't on next page)

# Datasheet Document History

05/05/06:	Page 1 Added green availability to features
	Page 15 Added green indicator to ordering information
01/19/09:	Page 15 Removed "IDT" from orderable part number
02/27/15:	Page 2 Removed IDT in reference to fabrication
	Page 2 Removed date from PN100 pin configuration
	Page 2&15The package code PN100-1 changed to PN100 to match standard package codes,
	Page 6 Removed typo from typical output derating drawing
	Page 15 Added Tape & Reel to the Ordering Information
02/26/18:	Product Discontinuation Notice - PDN# SP-17-02
	Last time buy expires June 15, 2018

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.