


\*SPECIFIED PART IS OBSOLETE NOT RECOMMENDED FOR NEW DESIGNS

## Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 9/12/15ns (max.)
  - Industrial: 12ns (max.)
- Low-power operation
  - IDT709279/69S  
Active: 950mW (typ.)  
Standby: 5mW (typ.)
  - IDT709279/69L  
Active: 950mW (typ.)  
Standby: 1mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pin
- Dual chip enables allow for depth expansion without additional logic
- Counter enable and reset features
- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 9ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 15ns cycle time, 67MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- TTL-compatible, single 5V ( $\pm 10\%$ ) power supply
- Industrial temperature range ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package
- Green parts available. See ordering information

Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

## Functional Block Diagram



3243 drw 01

## NOTE:

- A14x is a NC for IDT709269.


FEBRUARY 2018

## Description

The IDT709279/69 is a high-speed 32/16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709279/69 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}_0$  and  $CE_1$ , permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 950mW of power.

## Pin Configurations<sup>(2,3,4)</sup>



3243 drw 02

### NOTES:

1. A14x is a NC for IDT709269.
2. All Vcc pins must be connected to power supply.
3. All GND pins must be connected to ground supply.
4. Package body is approximately 14mm x 14mm x 1.4mm
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

## Pin Names

Left Port	Right Port	Names
$\overline{CE}_0L$ , $CE_1L$	$\overline{CE}_0R$ , $CE_1R$	Chip Enables <sup>(3)</sup>
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
$A_0L$ - $A_{14L}^{(1)}$	$A_0R$ - $A_{14R}^{(1)}$	Address
$I/O_0L$ - $I/O_{15L}$	$I/O_0R$ - $I/O_{15R}$	Data Input/Output
$CLK_L$	$CLK_R$	Clock
$\overline{UB}_L$	$\overline{UB}_R$	Upper Byte Select <sup>(2)</sup>
$\overline{LB}_L$	$\overline{LB}_R$	Lower Byte Select <sup>(2)</sup>
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe
$\overline{CNTEN}_L$	$\overline{CNTEN}_R$	Counter Enable
$\overline{CNTRST}_L$	$\overline{CNTRST}_R$	Counter Reset
$\overline{FT/PIPE}_L$	$\overline{FT/PIPE}_R$	Flow-Through/Pipeline
VSS		Power
GND		Ground

3243tbl01

### NOTES:

1.  $A_{14x}$  is a NC for IDT709269.
2.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT/PIPE}$ .
3.  $\overline{CE}_0$  and  $CE_1$  are single buffered when  $\overline{FT/PIPE} = V_{IL}$ ,  
 $\overline{CE}_0$  and  $CE_1$  are double buffered when  $\overline{FT/PIPE} = V_{IH}$ ,  
i.e. the signals take two cycles to deselect.

## Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

$\overline{OE}$	CLK	$\overline{CE}_0$	$CE_1$	$\overline{UB}$	$\overline{LB}$	$R/\overline{W}$	Upper Byte I/O <sub>8-15</sub>	Lower Byte I/O <sub>0-7</sub>	Mode
X	↑	H	X	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	X	L	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	L	H	H	H	X	High-Z	High-Z	Both Bytes Deselected
X	↑	L	H	L	H	L	DIN	High-Z	Write to Upper Byte Only
X	↑	L	H	H	L	L	High-Z	DIN	Write to Lower Byte Only
X	↑	L	H	L	L	L	DIN	DIN	Write to Both Bytes
L	↑	L	H	L	H	H	DOUT	High-Z	Read Upper Byte Only
L	↑	L	H	H	L	H	High-Z	DOUT	Read Lower Byte Only
L	↑	L	H	L	L	H	DOUT	DOUT	Read Both Bytes
H	X	L	H	L	L	X	High-Z	High-Z	Outputs Disabled

3243tbl02

### NOTES:

1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
2.  $\overline{ADS}$ ,  $CNTEN$ ,  $CNTRST$  = X.
3. OE is an asynchronous input signal.

Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	<b>ADS</b>	<b>CNTEN</b>	<b>CNTRST</b>	I/O <sup>(3)</sup>	MODE
An	X	An	↑	L <sup>(4)</sup>	X	H	D/Io (n)	External Address Used
X	An	An + 1	↑	H	L <sup>(5)</sup>	H	D/Io(n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	↑	H	H	H	D/Io(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	X	A0	↑	X	X	L <sup>(4)</sup>	D/Io(0)	Counter Reset to Address 0

3243 tbl 03

## NOTES:

1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = V<sub>IL</sub>; CE1 and R/W = V<sub>IH</sub>.
3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
4. ADS is independent of all other signals including  $\overline{CE}_0$ , CE1,  $\overline{UB}$  and  $\overline{LB}$ .
5. The address counter advances if CNTEN = V<sub>IL</sub> on the rising edge of CLK, regardless of all other signals including  $\overline{CE}_0$ , CE1,  $\overline{UB}$  and  $\overline{LB}$ .

Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V $\pm$ 10%
Industrial	-40°C to +85°C	0V	5.0V $\pm$ 10%

3243 tbl 04

## NOTES:

1. This is the parameter T<sub>A</sub>. This is the "instant on" case temperature.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0 <sup>(1)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(2)</sup>	—	0.8	V

3243 tbl 05

## NOTES:

1. V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10%.
2. V<sub>IL</sub>  $\geq$  -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>JN</sub>	Junction Temperature	+150	°C
I <sub>OUT</sub>	DC Output Current	50	mA

3243 tbl 06

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of V<sub>TERM</sub>  $\geq$  V<sub>CC</sub> + 10%.
3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselect.

Capacitance<sup>(1)</sup>

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	9	pF
C <sub>OUT</sub> <sup>(2)</sup>	Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

3243 tbl 07

## NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. C<sub>OUT</sub> also references C<sub>IO</sub>.

## DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Conditions	709279/69S/L		Unit
			Min.	Max.	
$ I_{IL} $	Input Leakage Current <sup>(1)</sup>	$V_{CC} = 5.5V, V_{IN} = 0V$ to $V_{CC}$	—	10	$\mu A$
$ I_{LO} $	Output Leakage Current	$CE_0 = V_{IH}$ or $CE_1 = V_{IL}$ , $V_{OUT} = 0V$ to $V_{CC}$	—	10	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +4mA$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4mA$	2.4	—	V

3243 tbl 08

## NOTE:

- At  $V_{CC} \leq 2.0V$  input leakages are undefined.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup> ( $V_{CC} = 5V \pm 10\%$ )

Symbol	Parameter	Test Condition	Version	709279/69X9 Com'l Only		709279/69X12 Com'l & Ind		709279/69X15 Com'l Only		Unit
				Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ Outputs Disabled $f = f_{MAX}^{(1)}$	COM'L	S 210 L 210	390 350	200 200	345 305	190 190	325 285	mA
			IND	S — L —	— —	200 200	380 340	— —	— —	
I <sub>SB1</sub>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	S 50 L 50	135 115	50 50	110 90	50 50	110 90	mA
			IND	S — L —	— —	50 50	125 105	— —	— —	
I <sub>SB2</sub>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{(A)} = V_{IL}$ and $\overline{CE}^{(B)} = V_{IH}^{(3)}$ Active Port Outputs Disabled, $f=f_{MAX}^{(1)}$	COM'L	S 140 L 140	270 240	130 130	230 200	120 120	220 190	mA
			IND	S — L —	— —	130 130	245 215	— —	— —	
I <sub>SB3</sub>	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_R$ and $\overline{CE}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(2)}$	COM'L	S 1.0 L 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
			IND	S — L —	— —	1.0 0.2	15 5	— —	— —	
I <sub>SB4</sub>	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^{(A)} \leq 0.2V$ and $\overline{CE}^{(B)} \geq V_{CC} - 0.2V^{(5)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S 130 L 130	245 225	120 120	205 185	110 110	195 175	mA
			IND	S — L —	— —	120 120	220 200	— —	— —	

3243 tbl 09

## NOTES:

- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of  $1/t_{cyc}$ , using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$  means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{CC} = 5V, TA = 25^\circ C$  for Typ, and are not production tested. I<sub>CC</sub> dc( $f=0$ ) = 150mA (Typ).
- $\overline{CE}_L = V_{IL}$  means  $\overline{CE}_{0x} = V_{IL}$  and  $CE_{1x} = V_{IL}$   
 $\overline{CE}_R = V_{IH}$  means  $CE_{0x} = V_{IH}$  or  $CE_{1x} = V_{IH}$   
 $\overline{CE}_x \leq 0.2V$  means  $\overline{CE}_{0x} \leq 0.2V$  and  $CE_{1x} \geq V_{CC} - 0.2V$   
 $\overline{CE}_x \geq V_{CC} - 0.2V$  means  $\overline{CE}_{0x} \geq V_{CC} - 0.2V$  or  $CE_{1x} \leq 0.2V$   
"X" represents "L" for left port or "R" for right port.
- 'X' in part numbers indicate power rating (S or L).

## AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3243 tbl 10




Figure 1. AC Output Test load.



Figure 2. Output Test Load  
(For tCKLZ, tCKHZ, tolZ, and toHZ).  
\*Including scope and jig.

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range  
(Read and Write Cycle Timing)<sup>(3,4)</sup> (V<sub>CC</sub> = 5V ± 10%, TA = 0°C to +70°C)


		709279/69X9 Com'l Only		709279/69X12 Com'l & Ind		709279/69X15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>CYC1</sub>	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	25	—	30	—	35	—	ns
t <sub>CYC2</sub>	Clock Cycle Time (Pipelined) <sup>(2)</sup>	15	—	20	—	25	—	ns
t <sub>CH1</sub>	Clock High Time (Flow-Through) <sup>(2)</sup>	12	—	12	—	12	—	ns
t <sub>CL1</sub>	Clock Low Time (Flow-Through) <sup>(2)</sup>	12	—	12	—	12	—	ns
t <sub>CH2</sub>	Clock High Time (Pipelined) <sup>(2)</sup>	6	—	8	—	10	—	ns
t <sub>CL2</sub>	Clock Low Time (Pipelined) <sup>(2)</sup>	6	—	8	—	10	—	ns
t <sub>R</sub>	Clock Rise Time	—	3	—	3	—	3	ns
t <sub>F</sub>	Clock Fall Time	—	3	—	3	—	3	ns
t <sub>SA</sub>	Address Setup Time	4	—	4	—	4	—	ns
t <sub>HA</sub>	Address Hold Time	1	—	1	—	1	—	ns
t <sub>SC</sub>	Chip Enable Setup Time	4	—	4	—	4	—	ns
t <sub>HC</sub>	Chip Enable Hold Time	1	—	1	—	1	—	ns
t <sub>SB</sub>	Byte Enable Setup Time	4	—	4	—	4	—	ns
t <sub>HB</sub>	Byte Enable Hold Time	1	—	1	—	1	—	ns
t <sub>SW</sub>	R/W Setup Time	4	—	4	—	4	—	ns
t <sub>HW</sub>	R/W Hold Time	1	—	1	—	1	—	ns
t <sub>SD</sub>	Input Data Setup Time	4	—	4	—	4	—	ns
t <sub>HD</sub>	Input Data Hold Time	1	—	1	—	1	—	ns
t <sub>SAD</sub>	ADS Setup Time	4	—	4	—	4	—	ns
t <sub>HAD</sub>	ADS Hold Time	1	—	1	—	1	—	ns
t <sub>SCN</sub>	CNTEN Setup Time	4	—	4	—	4	—	ns
t <sub>HCN</sub>	CNTEN Hold Time	1	—	1	—	1	—	ns
t <sub>SRST</sub>	CNTRST Setup Time	4	—	4	—	4	—	ns
t <sub>HRST</sub>	CNTRST Hold Time	1	—	1	—	1	—	ns
t <sub>OE</sub>	Output Enable to Data Valid	—	9	—	12	—	15	ns
t <sub>OLZ</sub>	Output Enable to Output Low-Z <sup>(1)</sup>	2	—	2	—	2	—	ns
t <sub>OHZ</sub>	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
t <sub>CD1</sub>	Clock to Data Valid (Flow-Through) <sup>(2)</sup>	—	20	—	25	—	30	ns
t <sub>CD2</sub>	Clock to Data Valid (Pipelined) <sup>(2)</sup>	—	9	—	12	—	15	ns
t <sub>DC</sub>	Data Output Hold After Clock High	2	—	2	—	2	—	ns
t <sub>CKHZ</sub>	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
t <sub>CKLZ</sub>	Clock High to Output Low-Z <sup>(1)</sup>	2	—	2	—	2	—	ns
<b>Port-to-Port Delay</b>								
t <sub>CWDD</sub>	Write Port Clock High to Read Data Delay	—	35	—	40	—	50	ns
t <sub>CCS</sub>	Clock-to-Clock Setup Time	—	15	—	15	—	20	ns

## NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
2. The Pipelined output parameters (t<sub>CYC2</sub>, t<sub>CD2</sub>) apply to either or both left and right ports when  $\overline{FT}/PIPE = V_{IH}$ . Flow-through parameters (t<sub>CYC1</sub>, t<sub>CD1</sub>) apply when  $\overline{FT}/PIPE = V_{IL}$  for that port.
3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ( $\overline{OE}$ ) and  $\overline{FT}/PIPE$ .  $\overline{FT}/PIPE$  should be treated as a DC signal, i.e. steady state during operation.
4. 'X' in part number indicates power rating (S or L).

3243 tbl 11

## Timing Waveform of Read Cycle for Flow-Through Output ( $\overline{FT/PIPE}^x = V_{IL}^{(3,7)}$ )




## Timing Waveform of Read Cycle for Pipelined Output ( $\overline{FT/PIPE}^x = V_{IH}^{(3,7)}$ )




### NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2.  $\overline{OE}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3.  $\overline{ADS} = V_{IL}$ ,  $CNTEN$  and  $\overline{CNTRST} = V_{IH}$ .
4. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$ ,  $CE_1 = V_{IL}$ ,  $\overline{UB} = V_{IH}$ , or  $\overline{LB} = V_{IH}$  following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
6. If  $\overline{UB}$  or  $LB$  was HIGH, then the Upper Byte and/or Lower Byte of DATAOUT for  $Q_n + 2$  would be disabled (High-Impedance state).
7. " $x$ " denotes Left or Right port. The diagram is with respect to that port.

## Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




## Timing Waveform of a Bank Select Flow-Through Read<sup>(6)</sup>



### NOTES:

1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709279/69 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  =  $V_{IL}$ ;  $CE1(B1)$ ,  $CE1(B2)$ ,  $R/W$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  =  $V_{IH}$ .
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4.  $\overline{CE0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  =  $V_{IL}$ ;  $CE1$ ,  $CNTEN$ , and  $CNTRST$  =  $V_{IH}$ .
5.  $\overline{OE}$  =  $V_{IL}$  for the Right Port, which is being read from.  $\overline{OE}$  =  $V_{IH}$  for the Left Port, which is being written to.
6. If  $tccs \leq$  maximum specified, then data from right port READ is not valid until the maximum specified for  $tCWDD$ .  
If  $tccs >$  maximum specified, then data from right port READ is not valid until  $tccs + tCD1$ .  $tCWDD$  does not apply in this case.


Timing Waveform with Port-to-Port Flow-Through Read<sup>(1,2,3,5)</sup>

3243 drw 10


## NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  =  $V_{IL}$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  =  $V_{IH}$ .
3.  $OE = V_{IL}$  for the Right Port, which is being read from.  $OE = V_{IH}$  for the Left Port, which is being written to.
4. If  $tccs \leq$  maximum specified, then data from right port READ is not valid until the maximum specified for  $tcWDD$ .  
If  $tccs >$  maximum specified, then data from right port READ is not valid until  $tccs + tcd1$ .  $tcWDD$  does not apply in this case.
5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(3)</sup>





Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)<sup>(3)</sup>



NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $LB$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $\overline{CNTRST} = V_{IH}$ .
4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\text{OE} = \text{VIL}$ )<sup>(3)</sup>Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\text{OE}$  Controlled)<sup>(3)</sup>


## NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3.  $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}} = \text{VIL}$ ;  $\overline{\text{CE}}_1$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}} = \text{VIH}$ .
4. Addresses do not have to be accessed sequentially since  $\overline{\text{ADS}} = \text{VIL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




### NOTES:

1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB} = V_{IL}$ ;  $CE_1$ ,  $R/W$ , and  $\overline{CNTRST} = V_{IH}$ .
2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.

## Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)<sup>(2)</sup>



### NOTES:

1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{R/W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IL}$ ;  $CE_1 = V_{IH}$ .
3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
7.  $\overline{CNTEN} = V_{IL}$  advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

## A Functional Description

The IDT709279/69 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{CE_0}$  or a LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709279/69's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{CE_0}$  LOW and  $CE_1$  HIGH to re-activate the outputs.

## Depth and Width Expansion

The IDT709279/69 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709279/69 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.




Figure 4. Depth and Width Expansion with IDT709279/69

## NOTE:

1. A14 is for IDT709269.

## Ordering Information

XXXXX	A	99	A	A	A	A	Process/ Temperature Range		
Device Type	Power	Speed	Package				Blank	8	Tube or Tray Tape and Reel
							Blank	I <sup>(1)</sup>	Commercial (0°C to +70°C) Industrial (-40°C to +85°C)
							G <sup>(2)</sup>		Green
							PF		100-pin TQFP (PN100)
							9		Commercial Only
							12		Commercial & Industrial
							15		Commercial Only
									Speed in nanoseconds
							S		Standard Power
							L		Low Power
							709279		512K (32K x 16-Bit) Synchronous Dual-Port RAM
							709269		256K (16K x 16-Bit) Synchronous Dual-Port RAM

3243 drw 20

### NOTES:

1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

## Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part
70927S/L20	709279S/L9
70927S/L25	709279S/L12
70927S/L30	709279S/L15

3243 tbl 12

## IDT Clock Solution for IDT709279/69 Dual-Port

IDT Dual-Port Part Number	Dual-Port I/O Specifications			Clock Specifications			IDT Non-PLL Clock Device
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	
709279/69	5	TTL	9pF	40%	100	150ps	49FCT805T

3243 tbl 13

## Datasheet Document History

12/9/98:      Initiated datasheet document history  
                  Converted to new format  
                  Cosmetic and typographical corrections  
                  Added additional notes to pin configurations  
                  Pages 13 & 14 Updated timing waveforms  
                  Page 15 Added Depth and Width Expansion section

06/03/99:      Changed drawing format  
                  Page 3 Deleted note 6 for Table II

11/10/99:      Replaced IDT logo

03/31/00:      Combined Pipelined 709279 family and Flow-through 70927 family offerings into one data sheet  
                  Changed  $\pm 200\text{mV}$  in waveform notes to  $0\text{mV}$   
                  Added corresponding part chart with ordering information

05/24/00:      Page 1 Inserted diamond in copy  
                  Page 4 Changed information in Truth Table II, Increased storage temperature parameter, clarified TA parameter  
                  Page 5 Changed DC Electrical parameters—changed wording from "Open" to "Disabled"  
                  Page 16 Fixed typeface in heading  
                  Added Industrial Temperature Ranges and removed related notes

08/24/01:      Pages 1, 16 and Page Header Removed Preliminary status  
                  Page 5 & 7 Removed Industrial Temperature Ranges for 15ns speed from DC and AC Electrical Characteristics  
                  Page 16 Removed Industrial Temperature from 15ns speed in ordering information

06/21/04:      Consolidated multiple devices into one datasheet  
                  Page 2    Added date revision to pin configuration  
                  Page 4    Added Junction Temperature to Absolute Maximum Ratings Table  
                          Added Ambient Temperature footnote  
                  Page 5 & 6    Added 6ns & 7ns speed DC power numbers to the DC Electrical Characteristics Table  
                  Page 8    Added 6ns & 7ns speed AC timing numbers to the AC Electrical Characteristics Table  
                  Page 17    Added 6ns & 7ns speed grades to ordering information  
                          Added IDT Clock Solution Table  
                  Page 1 & 18    Replaced old ® logo with new ™ logo

01/29/09:      Page 17    Removed "IDT" from orderable part number

06/24/15:      Page 1    Added green availability to Features  
                  Page 2    Removed IDT in reference to fabrication  
                  Page 2    Removed date from the 100-pin TQFP configuration  
                  Page 2 & 17    The package code PN100-1 changed to PN100 to match standard package codes  
                  Page 5    Removed the X6 & X7 speed grade options and combined the X9, X12 & X15 speed grade options into one DC Elec Chars table  
                  Page 7    Removed the X6 & X7 speed grade options from the AC Elec Chars table  
                  Page 16    Added Green and Tape & Reel indicators to the Ordering Information

02/02/18:      Product Discontinuation Notice - PDN# SP-17-02  
                  Last time buy expires June 15, 2018

04/22/19:      709269 is obsolete  
                  709279 is still active

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).