

## SMPTE Time Code Receiver/Generator

## **General Description**


The ICS2008B, SMPTE Time Code Receiver/Generator chip, is a VLSI device designed in a low power CMOS process. This device provides the timing coordination for Multimedia sight and sound events. Although it is aimed at a PC Multimedia environment, the ICS2008B is easily integrated into products requiring SMPTE time code generation and/or reception in LTC (Longitudinal Time Code) and/or VITC (Vertical Interval Time Code) formats and MTC (MIDI Time Code) translation.

Taking its input from composite video, S-Video, or an audio track, the **ICS2008B** can read SMPTE time code in VITC and LTC formats. Time code output formats are LTC and VITC. All are available simultaneously. A UART is provided for the user to support MTC or tape transport control.

The processor interface is compatible with the IBM PC and ISA bus compatible computers and is easily interfaced to other processors and micro-controllers.

The ICS2008B is an improved version of the ICS2008, with additional features and capabilities.

## **Block Diagram**



## **Features**

- Meets SMPTE VITC Specifications
- Meets SMPTE and EBU LTC Specifications
- Time Code Burn-in Window
  - Programmable position, size and character attributes
- LTC edge rate control
  - Conforms to EBU T<sub>r</sub> and T<sub>f</sub> Specifications
- Internal and external sync sources
  - Genlock to video or house sync inputs
  - Improved video timing lock during VCR pause and shuttle modes
  - Internally generated timing from oscillator input
  - External click input
  - Internal Timer
     Allows 1/4 Frame MIDI Time Code Messages

#### LTC and VITC Generators

- Real Time SMPTE Rates: 30Hz, 29.97Hz, 25Hz, 24Hz
- Time Code ModesDrop Frame and Color Frame
- VITC can be inserted on two lines from 10-40 (SMPTE specifies lines 10-20)
- Jam Sync, freewheeling, error bypass/correction, and plus-one-frame capability


## LTC Receiver

 Synchronize bit rates from 1/30<sup>th</sup> nominal to 80X nominal playback speed.

### VITC Receiver

- Reads code from any or all selected scan lines.
- VITC search mode, will search through VBI lines until VITC is found.
- New UART frequency of 38.4 K for tape transport control







# **Pin Descriptions**

PIN NUMBER		PIN	TYPE	DECCRIPTION		
TQFP PLCC		NAME	TYPE	DESCRIPTION		
12, 10	18, 16	Y1, Y2	AI	Video inputs from camera or other source. NOTE: This is also the Y (Luma) input for S-VHS and HI-8 systems.		
11, 9	17, 15	C1, C2	AI	C (Chroma) inputs for S-VHS and HI-8 systems. In NTSC systems, pin should be tied to its respective Y input.		
15	21	DTHRESH	AI	Data Threshold bypass input.		
13	19	STHRESH	AI	SYNC Threshold bypass input.		
14	20	CTHRESH	AI	Clamp Threshold bypass input.		
8	14	Y OUT	AO	Video output. This is also the Y (Luma) output in S-Video mode.		
7	13	C OUT	AO	C (Chroma) output for S-VHS and HI-8 systems.		
41	3	FRAME	AI	Color Frame A/B input. This input is self biased (See Applications).		
42	4	CLICK	AI	LTC SYNC input. This input is self biased (See Applications).		
44	6	LTCIN+	AI	SMPTE LTC input+. This input is self biased (See Applications).		
43	5	LTCIN-	AI	SMPTE LTC input—. This input is self biased (See Applications).		
1	7	LTCOUT	AO	SMPTE LTC output		
20	26	LRCLK	О	SMPTE LTC receive clock output.		
22	28	VITCOUT	О	SMPTE VITC output to video mixer circuit.		
21	27	VITCGATE	О	VITC gate indicates VITC code is being output for video overlay.		
18	24	TxD	О	UART Transmit data		
16	22	RxD	I	UART Receive data		
17	23	CTS*	I	Clear to Send		
19	25	RTS*	О	Ready to Send		
4	10	XTAL1	I	14.318 MHz crystal input.		
3	9	XTAL2	О	14.318 MHz crystal oscillator output.		
2	8	LFC	AI	Tie to +5 VDC		
24, 23	30, 29	A1-A0	I	Address bus		
27	33	IOR*	I	Read Enable (active low)		
30	36	IOW*	I	Write Enable (active low)		
25	31	SMPTECS*	I	SMPTE port chip select (active low)		
26	32	UARTCS*	I	UART chip select (active low)		
40	2	RESET	I	Master reset (active high)		
38–31	44–37	D7-D0	I/O	Bi-directional data bus		
39	1	INTR	О	Interrupt Request (active high)		
5	11	AVDD	P	Analog VDD		
6	12	AVSS	P	Analog Ground		
29	35	VDD	P	Digital VDD		
28	34	VSS	P	Digital		

## TYPE:

 $A-Analog \quad \bullet \quad P-Power \quad \bullet \quad I-Input \quad \bullet \quad O-Output$ 



## **Functional Description**

The following is a functional description of the hardware registers in the ICS2008B chip. It also describes how those registers can be utilized by the software to facilitate specific application services.

## **Hardware Environments**

The **ICS2008B** operates as a peripheral to a processor such as a PC or a single chip microprocessor. Many of the real time requirements are satisfied by double buffering both incoming and outgoing time codes.

## LTC Input

LTCIN is a differential analog input feeding a comparator with hysteresis. It requires capacitive coupling to the LTC source. The output of the comparator goes to the LTC receiver, which is capable of receiving LTC in a forward or backward direction at a rate from 1/30th to 80X nominal frame rates. The incoming LTC data is sampled with a phase-locked clock and loaded into the receive buffer following the receipt of a valid LTC SYNC pattern. When a complete frame has been received, an interrupt is generated.

## LTC Output

The LTC output can be analog or digital. When set up as an analog output, it can drive a high impedance load.

The LTC generator outputs a LTC frame at the selected frame rate, such as 24 Hz, 25 Hz, 29.97 Hz or 30 Hz, and starts the frame based on a start time generated by the selected LTC SYNC source.

The output edge rate is programmable for SMPTE code (25  $\mu$ sec) and EBU code (50  $\mu$ sec) rise and fall times.

## **Video Inputs**

There are two sets of video inputs. In a composite NTSC or PAL system, the Y input is the only one used. It is capacitively coupled to the source. In S-Video systems, capacitively couple Y and C to their respective sources. Proper termination of the source should be observed. Unused inputs may be left open. One of the two video sources is selected by the VIDSEL bit in the SMPTE control registers as the video SYNC source. Internal timers are synchronized with the incoming video to extract timing information used to receive and generate VITC.

The VITC receiver samples the incoming video looking for a valid VITC code on selected scan lines. When a valid code is received it is written to a VITC receive buffer. More than one line can contain VITC code, and the codes can be different. For this reason, VITC codes from selected lines of a frame are written to separate VITC buffers.

## **Video Output**

The video output combines the selected video input with the outputs from the VITC generator and the character generator. It can be a composite or an S-Video output as selected by the SVID bit in the SMPTE control registers.

VITC code is generated from data in the VITC generator buffer and output during the selected line time(s). The CRC and synchronizing bits are automatically generated by the VITC generator, but all of the data fields are sent directly from the buffer with no modification.

A character generator is provided to insert the time code in a burn-in window which overlays the incoming video. The vertical and horizontal position of the burn-in window is programmable.

## **SMPTE SYNC Sources**

A time code generator must have a SYNC input from a stable source in order to position the LTC code properly on a audio track of video tape or film. Three SYNC sources, video, click input, and free running, are available. In the case of a video tape, LTC code must start within plus or minus one line of the beginning of line 5. This requires "Genlocking" to the incoming video. The video timing section locks to the video's horizontal and vertical SYNC signal and generates a SMPTE SYNC. If some external SYNC source is available it can be input on the CLICK input. Otherwise, a free running SMPTE SYNC is generated from the oscillator at the selected frame rate.

## Video Timing Generator

The video timing generator is "Genlocked" to the video input's SYNC separator. It extracts NTSC or PAL timing information from the video input and generates line and pixel rate timing for the VITC receiver, VITC generator, LTC generator and character generator. If no video input is present, it generates free running timing.

## **Overlay Character Generator**

It is sometimes desirable to display the time code on a video display along with the picture. A character generator is provided for that purpose. The time code display, or burn-in window, can be positioned anywhere on the screen. It can be displayed in two sizes with white or black characters on a black, white or live video background.



#### **UART**

A general purpose UART is provided for MIDI, video transport control, etc. Most serial interface transport controls use 9600 and 38.4K BAUD. The CTS and RTS modem controls are needed in these applications. MIDI ports use 31.25K BAUD, but they do not require modem controls. The receiver includes a four byte FIFO to reduce the real time interrupt servicing requirements. This is particularly important in MIDI applications because of the high data rate and the fact that many MIDI messages are three bytes long. The transmitter is doubled buffered. Interrupts can be generated on both receiver data available and/or transmit buffer empty.

## **Interrupt Timer**

The interrupt timer is a general purpose 10 bit timer with three clock sources (100 kHz, the LTC receive clock and the LTC transmit clock). Although the timer is general purpose in nature, its main purpose is to facilitate the timed generation of MIDI time code messages.

## **Processor Interface**

The ICS2008B supports standard microprocessor interfaces and busses, such as the PC bus, to allow access to six control/status and data registers. These six registers are organized into two groups, one set of four for SMPTE control and the other set of two for direct UART port control. Each set of registers is selected with its own chip select, SMPTECS\* and UARTCS.\*


## **SMPTE Registers**

The SMPTE register set allows access to four direct and 64 indirect registers. The first two direct access registers addressed at locations 0 and 1 are for status and interrupt control. The 64 indirect registers are accessed by writing an indirect address into SMPTE2 and reading from or writing to SMPTE3. If the AUTOINC bit in SMPTE2 is set to 1, the indirect register address is automatically incremented after an access to SMPTE3. This eases the task of reading or writing sequential indirect locations.

SMPTECS*	A1	A0	REGISTER				
0	0	0	SMPTE0 - Interrupt Control/Status				
0	0	1	SM PTE1 -SM PTE Status				
0	1	0	SMPTE2 - IndirectAddress Register				
0	1	1	SM PTE3 - IndirectRegisterData				

The SMPTE0 Register contains the SMPTE interrupt controls and status and the VITC read status. The four interrupt bits,

LRI, LXI, VLI and TMI reflect the status of the potential interrupt sources to the processor. When a bit is set to one and the corresponding enable bit, LRIEN, LXIEN or VLIEN, is also set, the INTR output will be activated. Interrupts are cleared by reading SMPTE0.



LRI — This bit indicates that a LTC receive interrupt has occurred. In order for an actual processor interrupt to occur, the LRIEN bit must also be set. An LRI interrupt occurs upon reception of the last byte of LTC receive data which was preceded by a valid LTC SYNC pattern. That is after the 64<sup>th</sup> LTC receive bit time in the forward direction. At normal frame rates, if the LTC transmitter is synchronized with the LTC receiver, there is about 3 milliseconds after this interrupt before the LTC transmit data for the next output frame is transferred to the output buffer.


**LXI** — This bit indicates that a LTC transmit interrupt has occurred. When this bit is set, and the corresponding LXIEN bit has been set, the INTR output will be activated. The LTC transmit interrupt is activated after the transfer of LTC transmit data to the output buffer. This occurs after LTXEN is set to one and after the 72<sup>nd</sup> LTC transmits bit time of the current frame, "N." Data loaded after this interrupt will appear in output frame "N+2" since the transmitter is double buffered.

**VLI** — This is a status bit that indicates that the video line selected via the Video Interrupt Line Register, VR9, has passed. When the VLIEN bit is also set, the processor will be interrupted. This interrupt can be used by the processor to determine when to sample the VITC time code when time locked to a video source. It will also be used to facilitate detection of LTC time code dropout and off speed LTC code, e.g. shuttling operations.

**TMI** — This bit indicates that a timer interrupt has occurred. When the TMIEN bit is also set to a one, the INTR output will be activated. This interrupt is intended to facilitate timing MIDI clocks and MIDI Quarter Frame messages.



The SMPTE Status Register is a read only register which contains video and LTC status.



**FRAMEIN** — This bit indicates the state of the FRAME input pin. It is used as an alternate source for B/A frame status. This is useful when the quality of the video signal is not good enough to extract the B/A frame status.

**CLICK** — This bit indicates the state of the CLICK input pin. It can be used as a synchronization source for the LTC transmitter.

LTCLOCK — When a valid forward or backward LTC sync pattern is detected, this bit is set to one. It is reset to zero when an expected LTC sync pattern is missed or an invalid LTC bit is detected.

**CODEDIR** — The code direction bit works in conjunction with the LTCLOCK bit. When the LTCLOCK bit is set to one, the CODEDIR bit is valid. Otherwise, it is not. See the table below.


LTCLOCK	CODEDIR	LTC RECEIVER STATUS
0	X	Looking for SYNC pattern
1	0	Receiving LTC (FORWARD)
1	1	Receiving LTC (BACKWARD)

**VLOCK** — This is a hardware driven bit which indicates that genlock has been achieved with the selected video SYNC source.

**FRAME & FIELD** — The hardware SYNC separator detects

the field and frame from the selected video input. The even/odd fields are identified by a 1/0 in bit 6. Bit 7, FRAME, is valid for PAL video after line 6. Bit 6, FIELD, is valid after line 5 in NTSC mode or line 2 in PAL mode.

The SMPTE2 register is the register which points to the 57 indirect registers. When reading or writing an indirect register, the value in the ADDRESS pointer, SMPTE2 bits 5 to 0, is the address of the register accessed through SMPTE3. If the AUTOINC bit is set to one, at the end of an access cycle to SMPTE3, ADDRESS will automatically increment. Otherwise, ADDRESS holds its value.



SMPTE3 is the data register through which all of the indirect registers are accessed. The address for a given register must first be set in SMPTE2 before accessing that register.

SMPTE3	0	1	2	3	4	5	6	7	
Indinant Address Desistes									
Indirect Address Register									-

## **Indirect Registers**

The following describes the functions controlled by the indirect registers. A map of the indirect registers follows this section, on page 11.

## LTC Read Registers **IR0-IR7** (read-only)

These read only registers contain the LTC data as received. Both forward and backward frames are stored with LTC bit 0 in the LSB of IR0 and LTC bit 63 in the MSB of IR7.

#### LTC Write Registers **IR8-IRF**

These registers contain the data to be sent by the LTC transmitter. The LSB of IR8 is sent as LTC bit 0, and the MSB of IRF is sent as LTC bit 63. The data is transmitted as it is stored in IR8-IRF.



## VITC Read 1 Registers **IR10-IR17** (read-only)

These read only registers contain the VITC data as received from the video line selected in IR30. The frame is stored with VITC bit 2 in the LSB of IR10 and VITC bit 80 in the MSB of IR17. Note that a binary 10 sync pattern precedes every eight data bits of the VITC frame. The 10 sync pattern is not stored. The CRC is checked by the VITC receiver, and the result is reported in IR30.

## VITC Read 2 Registers **IR18-IR1F** (read-only)


As with the VITC Read 1 registers, these read only registers contain the VITC data as received from the video line selected in IR31. The frame is stored with VITC bit 2 in the LSB of IR18 and VITC bit 80 in the MSB of IR1F. The result of the CRC check is reported in IR31.

## VITC Write Registers IR20-IR27


These registers contain the data to be output by the VITC generator. The VITC frame is output with the LSB of IR20 in VITC bit 2 and the MSB of IR27 in VITC bit 80. Note that the binary 10 sync pattern which precedes every eight data bits of the VITC frame is automatically generated by the VITC generator. The CRC is also automatically generated by the VITC generator.

## BI Window Registers IR28 & 29

The next two registers control the position of the SMPTE video display, burn-in, window within the video raster. IR28 selects the video column (horizontal position) in which the burn-in window starts.




IR29 selects the video line which starts the SMPTE video display window in the video output. When this register is set to zero, there will be no Burn-In Window displayed in the video output.



## BI Character Registers IR2A-IR2D


These registers contain the character codes used for the SMPTE time code in the burn-in window which overlays the source in the video output. An internal character generator converts the BCD nibbles to display characters.



CODE	CHARACTER	CODE	CHARACTER
0	0	8	8
1	1	9	9
2	2	A	Do Not Use
3	3	В	?
4	4	С	_
5	5	D	
6	6	Е	
7	7	F	Blank

## ITC Write Line Select Registers IR2E & IR2F

VITC code is normally output on two separate video lines in each field for redundancy. These two registers allow the individual line selection & output enables for the two VITC lines.




Write Line – Selects the video line on which the VITC code will be output. The video line on which the code is output will be the number in this register plus 10; e.g. writing a one to this register will cause the code to be output on line 11.

VITC Write Enable – Enables the output of VITC code on the specified line.



## VITC Read Line Select Registers IR30-IR31



As with the VITC Write Line Register, these registers allow control of the individual redundant VITC read lines. The processor can also reprogram these dynamically to allow for scanning of VITC code when the source lines are unknown.


Read Line – Selects the line from which VITC code is to be read within each field. It works identically to the Write Line in that the video line selected is the number in this register plus 10.

Auto line scanning is enabled by writing a 1Fh to the Read Line field. This causes the VITC reader to search for time code. If VITC Read Line 1 is set to search, it starts with line 10 and quits when it finds a valid time code or when it reaches line 41. Searching with VITC Read Line 2 starts after VITC Read Line 1. In the case of searching for both VITC Read Lines 1 and 2, VITC Read Line 2 starts searching after the first valid time code has been found. However, if VITC Read Line 1 is set to a specific line, VITC Read Line 2 starts after that specified line regardless of whether valid time code was received. In any case, the search terminates after line 41.

**CRCERR** — This bit is reset to zero when a valid VITC code has been received. It is valid from the end of the selected video line until the end of the selected line in the next field.

**NOCODE** — This bit is set when a framing error occurs in the VITC code, i.e. not all the bits of the code were received by the time the end of the video line occurred. Both CRCERR and NOCODE must be zero to qualify a VITC code.

Video Control Register IR32



**GENLOCK ENABLE** — When set to one, this bit enables the genlock circuits to sync to the selected video input signal. When reset to 0, the video sync will "freewheel," generating video timing from the internal oscillator. The freewheel mode would be selected when striping LTC to allow synchronization with a MIDI sequencer or other strictly timed audio source.

**VTRES** — When set to one, this bit clears the video timing counters to dot zero of line 1 of field 1. This is useful when the video is free running, not genlocked and LTC sync needs to be synchronized to an event such as the CLICK input.

**VSYNCSEL** — When set to one, this bit selects the video input source from Video2 (Y2) to be the SYNC source for the internal video timing. Otherwise, when reset to zero, Video1 (Y1) is selected.

**VITCSEL** — When set to one, this bit selects the video input source from Video2 (Y2) to be the VITC time code source for the VITC receiver. Otherwise, when reset to zero, Video1 (Y1) is selected.

**VOUTSEL** — When set to one, this bit selects the video input source from Video2 (Y2, C2) to be output on the video outputs (YOUT, COUT). When reset to zero, Video1 (Y1, C1) are selected.

**VID1\_S** — When set to one, this bit causes the Video1 source to be treated as S-Video. Otherwise, when cleared to zero, the Video1 source is treated as composite video.


VID2\_S — When set to one, this bit causes the Video2 source to be treated as S-Video. Otherwise, when cleared to zero, the Video2 source is treated as composite video.




**PAL/NTSC** — When set to one, this bit causes the video to be synchronized with PAL timing. Otherwise, when cleared to zero, video is synchronized with NTSC timing.

## Video Interrupt Line Register IR33

This register selects the video line after which the Video Line Interrupt will occur. The actual video line number is the number in the register plus one.



## LTC Control Registers IR34 – IR37



**EDGERATE** — This bit selects the LTC output edge rate. SMPTE specifies  $25 \,\mu$  sec rise and fall times while EBU specifies  $50 \,\mu$  sec.

LTXFREE — This bit controls the LTC frame start of the LTC transmitter. When reset to zero, the start of a LTC output frame is triggered by the selected LTC SYNC source. Otherwise, when set to one, the end of a LTC frame will trigger the start of the next. The first LTC transmit frame must be triggered by one of the SYNC sources.


LXCLKSEL — This bit controls the source for the LTC transmit clock divider input. A 0 selects the internal 14.318 MHz clock and a 1 selects the LTC receive clock. When the LTC receive clock is selected as the source to the LTC transmit clock divider, the clock rate is first doubled before being input to the divider so that loading a divider value of 001 will result in the LTC transmit clock running at the exact same rate as the LTCreceive clock.

LTXEN — This bit, when set to 1, enables output of LTC code on the LTCOUT output pin. LTXEN is synchronized with the selected LTC SYNC source to ensure that only

complete LTC frames are transmitted. The data to be sent by the LTC transmitter should be loaded into the associated RAM buffer before the LTCEN bit is set.

LTC SYNC — These bits select the LTC transmit sync source. Values 00, 01, 10 and 11 select start of video line 5, rising edge of CLICK, LTC receive sync pattern detect and write to IR3F respectively as the sync event. Care should be taken to disable LTXEN before changing the LTC SYNC select. Otherwise, an erroneous sync may be generated.

LTCOUTSEL — This bit, when set to 1, causes the LTCOUT pin to be a digital output. When cleared to 0, the LTCOUT pin is an analog output with gain control.



**LTCGAIN** — This bit sets the signal gain on the LTC audio output. The output gain is selectable in 3dB increments from -24dB to +9dB referenced to 0VU = -10dbV. When this register is set to zero, there is no LTC audio output.

These next two write only registers, IR36 and IR37, control the LTC transmit bit rate. The transmit clock generator is a 12-bit divider. The upper four bits of IR37 are not used. Each bit requires two clocks. Therefore, the LTC transmit bit rate is the input clock divided by the divider value +1, then divided by two. Since there are 80 bit times for each LTC frame, the LTC frame rate is the bit rate divided by 80.

- LTC Tx Clock = 14.318 MHz/(Divider Value +1)
- LTC Bit Rate = LTC Tx Clock/2
- LTC Frame Rate = LTC Bit Rate/80

The table below shows the divider values for some of the most commonly used LTC frame rates.


LTC FRAME RATE	DIVIDER VALUE
30 Hz	BA6h
29.97 Hz	BA9h
25 Hz	DFBh
24 Hz	E90h

Bit Time (write only)
- (low byte) - (high byte)



## Timer Control Registers IR3C & IR3D

These two registers control the interrupt timer. It should be noted that IR3C is a write only register, while IR3D is a read/write register.




**TMRVAL** — These ten bits set the divider value for the interrupt timer. The interrupt rate is the input clock rate divided by the value plus one.

Interrupt Rate = CLOCK / (TMRVAL+1)

**CLKSEL** — This 2 bit field selects the clock source for the interrupt timer. The 100 kHz input is actually 100.126 kHz. It is the crystal frequency divided by 143.

**RUN** — This bit starts and stops the timer. When set to one, the timer is running. When set to zero, the timer is stopped.



**BLINK** — This bit controls the upper dot of the right-most colon in the burn-in-window. When set to zero, the upper dot is on. When set to one, it is off. This feature can be used to indicate odd and even fields in the time code display window.

**WINATTR** — These two bits control the color of the characters and the background in the burn-in window. When the most significant bit of this field is a one, the background is the incoming video.

**WINSIZ** — This bit controls the size of the burn-in window. The difference in size between a large and a normal-sized window is 32 scan lines high, while a large window is 64 scan lines high.

**HSF** (Head Switch Filter) — When set to one, this bit causes the clamp circuit to ignore head switch transients and horizontal sync during the last six to seven lines before the vertical front porch. Otherwise, the clamp circuit responds always.

#### LTC Soft Sync IR3F

IR3f is not a register at all. It is simply an address which, when written and the LTC SYNC select is set for Soft SYNC, generates LTC SYNC for the LTC transmitter.

, IR3F	0	1	2	3	4	5	6	_7_	
LTC Soft SYNC (w/o, no data)			<u> </u>					L	
LIC SOIL STIVE (W/O, 110 data)									



# **Indirect Register Map**

		7	6	5	4	3	2	1	0			
LTC	00		BINARY	GROUP 1			FRAME	UNITS				
Read	01		BINARY	GROUP 2		<b>COLR FRAME</b>	DROP FRAME	FRAME	S TENS			
	02		BINARY	GROUP 3			SECOND	S UNITS				
	03		BINARY	GROUP 4		PHASE CORR	9	SECONDS TEN	S			
	04		BINARY	GROUP 5			MINUTE	S UNITS				
	05		BINARY	GROUP 6		BG FLAG 55		MINUTES TENS	8			
	06			GROUP 7			!	UNITS				
	07			GROUP 8		BG FLAG 75	UNASSIGNED		S TENS			
LTC	08						0.0.00.0					
Write			ļ	SAME	IT DEFINITION	AS LTC READ	BUFFER	ļ	ļ			
	OF											
VITC	10		BINARY	GROUP 1	1		FRAME	UNITS				
READ1	11			GROUP 2		COL R FRAME	DROP FRAME		S TENS			
	12			GROUP 3		002.11.10.11.12	!	S UNITS	0.2.10			
	13			GROUP 4		FIELD MARK	i .	SECONDS TEN	s			
	14			GROUP 5		TIEED MATIK	MINUTE		•			
	15			GROUP 6		BG FLAG 55		MINUTES TENS	2			
	16			GROUP 7		DG I LAG 33	HOURS		,			
	17			GROUP 8		BG ELAG 75	UNASSIGNED		STENS			
VITC	18		DINANT	GHOOF 6		DG I LAG 73	UNASSIGNED	Hoons	J I LING			
Read2				SAMERI	 T DEFINITION A	I NS VITC BEAD:	   RIIEEED					
neauz	 1F			JAINE DI			BOITEN					
VITC	20											
Write			l	SAME BI	T DEFINITION A	AS VITC READ	BUFFER	I	ı			
	27											
Regs	28				BURN-IN WIN	DOW COLUMN						
	29				BURN-IN W	INDOW LINE						
	2A				FRA	MES						
	2B				SEC	ONDS						
	2C				MIN	UTES						
	2D				НО	URS						
	2E	VITC1WE	0	0		VI	VITC WRITE LINE 1					
	2F	VITC2WE	0	0		VITC WRITE LINE 2						
	30	VITC1RE	NOCODE1	CRCERR1		V	ITC READ LINE	1				
	31	VITC2RE	NOCODE2	CRCERR2		V	ITC READ LINE	2				
	32	PAL	VID2_S	VID1_S	VOUTSEL	VITCSEL	VSYNCSEL	VTRES	GEN_EN			
	33	0	0			- VIDEO LINE	INTERRUPT (L	INE#)				
	34	LTCOUTSEL	LTCSY	NCSEL	LTXEN	LXCLKSEL	0	LTXFREE	EDGE RATE			
	35	0	0	0			LTC	GAIN				
	36			F	RAME RATE (lo	w byte, write or	nly)					
	37	0	0	0	0	FR	AME RATE (hig	h byte, write o	nly)			
	38	reserved reserved										
	39											
	3A		reserved									
	3B					erved						
	3C			TII	MER VALUE (lo	w byte, write o	nly)					
	3D	RUN	CLF	KSEL	0	0	0	TIMER VA	LUE (high)			
	3E	0	0	0	HSF	WIN_SIZE	WINDOW A	ATTRIBUTE	BLINK			
	3F			· so	FT LTC SYNC (v	vrite only, no dat	a)					




## **UART Registers**

The UART emulates a 6850. Since the UART is tailored to MIDI applications, some of the generic 6850 functions have been omitted. The registers described below reflect that.

The two UART registers, Command/Status and Data, are accessible to the processor as shown in the following map.

UARTCS*	A1	A0	REGISTER
0	X	0	UART Command/Status Register
0	X	1	UART Data Register


**UART Command/Status Register** 



**Bit Rate** — This field selects the bit rate for data transmit and receive. After a master reset, its value is 11. One of the three bit rates must be selected in order to start the UART's operation. Writing a 11 will reset the UART.

**TC1, TC0** — Bits 6 and 5, Transmit Control, provide control for transmit interrupt (when TBE is true), RTS control, and transmit BREAK level.

**RIE** — Bit 7, Receive interrupt enable, when set to one, enables the UART to interrupt the processor when the receive buffer is full or a receive overrun has occurred.



**RBF** — Bit 0, Receive Buffer Full, is set to 1 when read data is available in the UART data register. It is cleared to 0 when the UART data register is read.

**TBE** — Bit 1, Transmit Buffer Empty, is cleared to 0 when data is written to the UART data register. It is set to 1 when the UART transfers that data to its output shift register.


CTS — Bit 3, Clear-to-Send, is an active low status bit indicating the state of the CTS\* input pin. A 0 in this bit position indicates that the modem or receiving device is ready to receive characters. A 1 indicates not ready. When CTS is inactive, 1, TBE is held at 0, the not-empty state.

**FE** — Bit 4, Framing Error, when set to 1, indicates that the receive character was improperly framed by the start and stop bits. It is detected by the absence of the first stop bit. This indicator is valid as long as the character data is valid.

**OV** — Bit 5, Receiver Overrun, is an error flag indicating that one or more characters in the data stream has been lost. It is set to 1 when a new character overwrites an old character which has not been read. The overrun error is cleared to 0 when a character is read from the UART data register.

**IRQ** — Bit 7, Interrupt Request, is a status bit which reflects the state of the interrupt request from the UART to the processor. When IRQ is 1, an interrupt is pending. Otherwise, no interrupt is pending.

The UART data register is actually two registers, a transmit buffer and a receive buffer. Writing to the data register causes the transmit buffer to be written. Reading from the data register causes the receive buffer to be read.





## **Absolute Maximum Ratings**

Stresses above those listed under *Absolute Maximum Ratings* above may cause permanent damage to the device. This is a stress rating only. Operating the device at these levels is not recommended, and specifications are not implied.

## **DC Electrical Characteristic**

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C; \ V_{DD} = 5V \pm 10\%; \ GND = 0V$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Digital Inputs					
Input Low Voltage	VIL	-0.5		0.8	V
Input High Voltage	VIH	2.0		VDD+0.5	V
Input Leakage Current	IIL			10	A
Input Capacitance	CIN			7	pF
Digital Outputs					
Output Low Voltage ( $IOL = 4.0 \text{mA}$ )	VOL			0.4	V
Output High Voltage ( $IOH = 0.4mA$ )	VOH	2.4			V
Tri-State Current	IOZ			10	A
Output Capacitance				10	pF
Bi-Directional Capacitance				10	pF
Analog Inputs					
Video Input Voltage (Y1, Y2, C1, C2)			1.0		Vp-p
LTC Differential Input Voltage		0.1			Vp-p
LTCIN+, LTCIN-, CLICK, FRAME input voltage		-0.3		VDD+0.3	V
CLICK and FRAME bias voltage			VDD/3		V
Analog Outputs					
Video Output Voltage (YOUT, COUT)			1.0		Vp-p
LTC Output Voltage (Volume set at max.; Iout=35mA)			2.0		Vp-p
LTC Output Voltage Amplitude Control Step			3		dB
LTC Output Voltage Amplitude Range			33		dB
Analog VDD Supply Current	IDD1			50	mA
Digital VDD Supply Current	IDD2			5	mA



## **AC Electrical Characteristics**


 $T_A = 0$ °C to +70°C;  $V_{DD} = 5V \pm 10\%$ ; GND = 0V

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Address setup to IOR* or IOW* command	tacs	20			ns
Address hold from IOR* or IOW* command	tah	10			ns
Read pulse width	trd	150			ns
Access time	tacc			150	ns
Output enable access time	toe			50	ns
Data hold from IOR* high	trdh	10			ns
Read command inactive time	trhrl	70			ns
Write pulse width	twr	150			ns
Write data setup to IOW* high	twds	20			ns
Write data hold from IOW* high	twdh	10			ns
Write command inactive time	twhwl	70			ns
CS* inactive time (Note 1)	tchcl	20			ns
UART Port Bit Rate (Command Register $[1:0] = 00$ ) (Command Register $[1:0] = 01$ ) (Command Register $[1:0] = 10$ )			9.6 31.25 38.4		kHz kHz kHz

## **Notes:**

1. This timing parameter must be met for proper operation of indirect register access using auto-increment.

## FIGURE 3 — Host Processor Bus Timing



## **Applications**

## **Crystal Oscillator**

This oscillator will operate properly with either a serial or parallel resonant crystal. If frequency accuracy is critical, a parallel resonant crystal is recommended.




Fig. 4 - Crystal Oscillator

## **Threshold Bypass Pins**

These pins provide access to the internal references for clamp level (CTHRESH), SYNC slicer (STHRESH), and data slicer (DTHRESH). In general, these pins are left open, and the levels are output. However, should the user want to set other levels, these pins can be over-driven with the desired threshold level(s).




Fig. 5 - Threshold Bias

CTHRESH is the threshold to which the input video sync tips are clamped. The CTHRESH level is nominally 1.3V. With the incoming video riding on this 1.3V DC level, the internal SYNC separator sizes the video at 20 IRE up from the SYNC tips. This level, STHRESH, is nominally 0.14V above

CTHRESH. The SYNC separator ignores short pulses which fall below the STHRESH level such as these that come from the chroma component of the video. DTHRESH is the data slicer reference. It is nominally 0.57V above CTHRESH.

#### **Video Inputs**

Y1, Y2, C1 and C2 pins must be capacitively coupled to the terminated video source(s). These inputs are clamped to the CTHRESH level. A typical coupling capacitance is 0.1µF.




Fig. 6-S-Video Input

## **Video Outputs**

YOUT and COUT are outputs of analog multiplexers which select the video source from Y1, C1 or Y2, C2. These outputs are not buffered, so minimizes signal distortion. It is, therefore, important to keep the capacitive and resistive load on the YOUT and COUT pins to a mini-




Fig. 7 - Video Output

mum. If DC coupling is desired, the plus input of the opamp should be high impedance with a low bias current, and its output should be able to drive a 75 ohm load with an appropriate video bandwidth. In general, composite NTSC and S-video signals have a bandwidth of 4.2 MHz. A minimum output buffer bandwidth of 10 MHz is recommended. Care should be taken in board layout to minimize stray capacitance on the YOUT and COUT pins. Otherwise, there could be high frequency roll-off which could result in a loss of chrominance amplitude.

## **Self Biased Inputs**

The CLICK and FRAME inputs are biased to 1/3 VDD and connected to plus inputs of two comparators. The minus inputs are internally biased to 1/3 VDD. When CLICK or

FRAME sources are analog, they should be capacitively coupled to the input pin. However, if the sources are digital, they may be tied to the pins directly. It is important to make sure that the digital levels into these pins swing above and below the 1/3 VDD threshold of the comparators. This is not a problem with digital CMOS sources, but it could be with TTL sources.

LTCIN+ and LTCIN – are comparator inputs for the LTC input. This differential




Fig. 8 - Self Biased Inputs

input is provided to maximize noise immunity. If the LTC source is single ended, the LTCIN – should be capacitively coupled to the ground reference of that source. If the LTC source is digital, set the LTCIN – to the desired threshold, and connect the digital source to LTCIN+.

## **Programming**

The ICS2008B is a SMPTE time code input/output device with a UART which can be used as a MIDI UART or transport control UART. All of the time critical functions to read and generate time code are performed by the chip's hardware, but all of the intelligence for processing time codes and generating the time code values are performed via an external processor. This makes the ICS2008B flexible enough for a broad range of applications without making the processing requirements on the host system too great.

## **Indirect Register Access**

Indirect registers are accessed via the SMPTE2 (address) and SMPTE3 (data) registers. To read an indirect register, the program must first write its address to SMPTE2. Then the data is read from SMPTE3. Writing to an indirect register is similar. First, the address is written to SMPTE2. Then the data is written to SMPTE3.

In order to minimize the number of accesses required to read or write a block of registers, an auto-increment function is provided. If the MSB of SMPTE2 is written to a one with the address, the address is incremented after each read or write access to SMPTE3. For example, if one wants to read the LTC Read registers, IR0 to IR7, SMPTE2 is written to a 80h. Then read SMPTE3 eight times. The first byte read is from IR0 followed by IR1, etc.

## **Interrupt Processing**

Interrupts can be generated from five sources, LTC receiver, LTC generator, video line count, timer and UART. The interrupt status of the first four interrupts, LRI, LXI, VLI and TMI are in the SMPTE0 register. After this register is read, all four interrupts are cleared. It is, therefore, necessary to save the state of the interrupt status and process all active interrupts.

The UART interrupt status is in the UART0 register. The receive interrupt is cleared by reading the receive data register, UART1. The transmit interrupt is cleared by writing data to the transmit data register, UART1.

## Reading LTC

When LTC data is received, it is placed into a temporary buffer and transferred into the LTC read register (IR0 to IR7) when the last bit of LTC data has been received. It should be noted that the data is transferred before the SYNC pattern has been received. Once the data is in the LTC receive buffer, the

LRI bit is set to one in the SMPTE0 register. If the LRIEN bit (SMPTE0) is set to a one, an interrupt will be generated. The interrupt is cleared when the SMPTE0 register is read. The data in the LTC receive buffer remains valid until the next LTC frame has been completely received.

LTC input data is available in the LTC Read registers after the last LTC data bit has been received. It is not necessary to wait for the LTC SYNC pattern to be complete. When LTC read data is available the LRI bit in SMPTE0 is set to one. If LRIEN is also set to one, an interrupt is generated. LRI and the interrupt are cleared by reading SMPTE0. Data will remain valid until the last LTC data bit of the next frame has been received.

The SMPTE1 register contains two status bits which indicate whether LTC data is being received and if so which direction. LTCLOCK is set to one when the LTC receiver has received a valid LTC SYNC pattern and data is still coming in. CODEDIR indicates the direction of the LTC SYNC pattern. This is useful to tell whether a tape with LTC is shuttling forwards or backwards.

## **Generating LTC**

The LTC generator transfers data from the LTC Write registers (IR8 to IRF) to the output buffer when the LTC generator is enabled; LTCEN is set to one. Data transfers for subsequent LTC frames occur eight bit times before the end of the LTC frame being output. Remember that a LTC frame ends with a 16 bit SYNC pattern. The LXI interrupt bit in SMPTE0 is set to one when LTC Write register data is transferred to the output buffer.

A typical program for generating LTC output would first setup the LTC control registers and the LTC bit time registers. Then time code data would be written to the LTC Write register. Once this setup is done the LTC output would be enabled by setting LTCEN to a one. LTC output starts when a LTC SYNC is received. The LTC SYNC source is selected as part of the setup. While the LTC generator is waiting for SYNC, the data in the LTC Write register is transferred to the output buffer. When the transfer is complete the LXI status but is set to a one. The data for the next LTC output frame can then be loaded. The LXI status bit will be set to a one after the data transfer at the end of the first LTC output frame. At this point the LTC Write register is ready to receive data for a third LTC output frame.



## **Reading VITC**

To read VITC code one must first setup IR30 thru IR33. The VITC Read Line registers, IR30 and IR31, select the video line from which VITC code is to be read. The MSB is the enable for VITC reading. The Read Line field, bits 4 to 0, should be programmed with the desired line number minus ten. So, if line 15 is desired, a 5 should be programmed in the Read Line field. If the read line field is set to 1Fh, this puts the VITC receiver into a scan mode. In scan mode, the VITC receiver looks for a valid time code starting at line 10 for VITC1 or VITC Read Line 1 for VITC2. The scan terminates when a valid time code is received or the line count reads line 41.

IR32 selects the source and type of video. The GENLOCK ENABLE bit must be set to a one, and the VTRES bit must be set to a zero. The Video Interrupt Line register, IR33 should be set to a line after all VITC read and write lines. This allows all of the VITC receive and generate operations to be complete before processing VITC.

The VLOCK bit in the SMPTE1 register indicates whether the ICS2008B is genlocked to the selected video source. Without the VLOCK status set to one, no VITC read will occur.

When VLOCK is set to one and the control registers are properly initialized, VITC data are received a byte at a time from the video signal and written to the VITC Read registers. At the end of the VITC data frame the CRC byte is checked, and the result reported in bit 5 of IR30 and IR31. In addition to the CRC check, if a full VITC data frame is not received, the NOCODE bit, bit 6, is set to a one.

## Generating VITC

Like reading VITC, IR2E, IR2F, IR32 and IR33 must be setup in order to generate VITC. The VITC Write Line registers, IR2E and IR2F, select the video line to which VITC code is to be written. The MSB is the enable for VITC generation. The Write Line field, bits 4 to 0, should be programmed with the desired line number minus ten. So, if line 12 is desired, a 2 should be programmed in the Write Line field. IR32 selects the source and type of video. The GENLOCK ENABLE bit must be set to a one, and the VTRES bit must be set to a zero. The Video Interrupt Line register, IR33 should be set to a line after all VITC read and write lines. This allows all of the VITC receive and generate operations to be complete before processing VITC.

With the VITC generator setup properly, when the selected video line starts, the VITC data in the VITC Write buffer, IR20 to IR27, is output. The video line interrupt, VLI in SMPTE0, is provided to allow ample processing time for VITC generation.

## **Burn-in Window**

The burn-in window can be placed anywhere on the video display. The position of the upper left corner of the window is selected by the values written in IR28 and IR29. IR28 controls the horizontal position. Values from 00h to 71h put the corner in the first half of a video line (starting from the falling edge of HSYNC). Values from 80h to F1h put the corner in the second half of a video line. Any other values will not display the window. Care should be taken not to choose values which put the window in any part of the blanking area. IR29 controls the vertical position. The value written here is the video line number divided by 2.

IR3E controls the burn-in window character attributes. It controls the size, normal and large, and the color of the characters and background.

IR2A to IR2D, are the registers which control the characters displayed in the burn-in window.

## **UART**


The UART is accessed via two directly addressable registers, the command/status register and the data register. On reset, the UART is not operational. The command register must be initialized before the UART will function.

Band rates are controlled in UART0 bits 1 and 0. 31.25 kHz supports MIDI communications. 9600 Hz and 38.4 kHz support most serial VTR transport controls.

The UART has a four deep FIFO for its receive buffer. This allows for relaxed interrupt latency requirements. In the case of MIDI bit rates, the receiver will not overflow even if the interrupt response delay is 1msec.

The UART's transmitter has a buffer in front of the output shift register so that a byte can be loaded and waiting for the output shifter to be empty.






# PLCC 44-PIN PACKAGE

All Dimensions in Inches

GWMDOI	Units In Inches		
SYMBOL	M IN	MAX	
A	165	180	
A1	.090	120	
A 2	.062	.083	
b	.013	.021	
С	.0075	.0125	
D /E	.685 .695		
D1/E1	.650	.650 .656	
D2/E2	291	291 319	
N	44 pis		





# TQFP 44-PIN PACKAGE

All dimensions in Millimeters

SYMBOL	M IN	MAX	
N	44		
A	-	120	
A1	0.05	0.15	
A2	0.95	1.05	
b	0.3	0.45	
С	0.09	0 2 0	
D	12.00 BASIC		
D1	10.00 BASIC		
D 2	8.00 Ref.		
E	12.00 BASIC		
E1	10.00 BASIC		
E 2	8.00 Ref.		
е	0.80 BASIC		
L	0.45	0.75	
đ	0°	7°	
ccc	-	80.0	

Ө



## **Document Revision History**

## Rev A (First Release)

Started with ICS2008A Rev D Source Document General cleanup for readability.

## Rev B

Correct C2 pin number in Pin Description (pg 3) Call out tieing LFC pin high in Pin Description (pg 3) Added Document Revision History. (pg 20) Added Corporate Contact Information (pg 21)

#### Rev C

Added information to PLCC and TQFP Package Diagrams (page 18 & 19) Edited Feature list for clairity (page 1) Updated Ordering Information for Lead Free packages (page 20)

#### Rev D

Revised PLCC and TQFP Package Diagrams and dimensions (page 18 & 19)

#### Rev F

Added EOL note for ordering information per PDN U-09-01.

## Rev G

removed green parts per PDN U-09-01

## **Ordering Information**

Part / Order Number	Marking	Package	Shipping Package
ICS2008BVLF	2008BVLF	44 Pin PLCC	Tubes
ICS2008BY-10LFT	2008BY-10LF	44 Pin TQFP, Lead Free	Tape and Reel
ICS2008BY-10LF	2008BY-10LF	44 Pin TQFP Lead Free	Tubes
ICS2008BVLFT	ICS2008BVLF	44 Pin PLCC, Lead Free	Tape and Reel



## ICS2008B Errata

- 1. Figure 8 "Self Biased Inputs" Diagram on page 15:
  - a) VDD/2 should be VDD/3
  - b) 5K should be 35K
- 2. Add the following notes called "AC Coupling of Internally-Biased Inputs" after "Self Biased Inputs" section on page 15.

AC coupling is not recommended when the input is of large voltage swing and/or of low frequency. If AC coupling is attempted in these cases, then great care must be taken that the voltage at the input pin does not go below ground nor be allowed to settle near the threshold value. In such cases, it is recommended that the input pin in question be observed in operation with a high-impedance scope probe.

In the case of large voltage swing inputs, the ICS2008B input pin can easily be driven below ground. This is possible because the voltage at the pin will swing around the internally generated bias point. Driving the input pin below ground should never be allowed and can potentially damage the device. In the case of a large input swing, a series resistor can be placed between the coupling capacitor and the input pin to divide down the input voltage and reduce the swing at the input pin.

In the case of low frequency signals, the coupling capacitor can become fully charged which will allow the input slew to close to its threshold value, causing any noise to falsely trigger the input. Low duty cycle inputs can have an effect similar to low frequency. A larger coupling capacitor may be required. The case of a low frequency, large amplitude input is especially dangerous because the voltage swing at the input pin is increased by the same amount that the capacitor has charged.

As an example of the measures that may need to be taken, a 5V, 30 Hz, 50% duty cycle signal on the Click input can be safely AC coupled to the Click pin by using a  $1\mu F$  coupling capacitor and a 100K ohm series resistor. The large time constant prevents the capacitor from becoming fully charged and the series resistor, combined with the internal resistor, divides down the input voltage to an acceptable swing so that the input pin is never driven below ground.

## **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.