

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

---

# SH7764 Group

## Video Display Controller TFT-LCD Interfacing Example 1

---

### Introduction

This application note shows the TFT-LCD interfacing example using the SH7764 Microcontrollers (MCUs) on-chip Video Display Controller (VDC2).

### Target Device

SH7764 (R0K507764E001BR from Renesas Technology Corp.)

### Contents

1. Preface .....	2
2. Description of the Sample Application .....	3
3. Sample Program "vdc2.c" .....	15
4. Documents for Reference .....	23

## 1. Preface

### 1.1 Specifications

The SH7764 MCU on-chip video display controller (VDC2) is connected with a TFT-LCD panel to display the graphic image.

### 1.2 Module Used

- Video display controller (VDC2)
- General-purpose I/O ports (GPIO)

### 1.3 Applicable Conditions

- MCU SH7764
- Operating frequency CPU clock: 324 MHz  
SuperHyway clock: 108 MHz  
Peripheral clock: 54 MHz  
Bus clock: 108 MHz
- Integrated development environment  
from Renesas Technology Corp.
- C compiler SuperH RISC Engine Family C/C++ Compiler Package Ver.9.03 Release00  
from Renesas Technology Corp.
- Compiler options Default settings of the High-performance Embedded Workshop  
-cpu=sh4a -endian=little -include="\$(WORKSPDIR)\inc"  
-object="\$(CONFIGDIR)\\$(FILELEAF).obj" -debug -optimize=0  
-gbr=auto -chgincpath -errorpath  
-global\_volatile=0 -opt\_range=all -infinite\_loop=0  
-del\_vacant\_loop=0 -struct\_alloc=1 -nologo

### 1.4 Related Application Note

Refer to the related application notes as follows:

- SH7764 Group Application Note: SH7764 Example of Initialization (REJ06B0919)
- SH7764 Group Application Note: Video Display Controller TFT-LCD Interfacing Example 2 (REJ06B0921)

## 2. Description of the Sample Application

This application note shows the pin connection example and configuration example to display the graphic image by the VDC2. The specifications of the TFT-LCD panel used in this application note are shown in 2.2.

### 2.1 VDC2 Operation

#### 2.1.1 Overview

The video display controller (VDC2) provides functions for reading four planes of graphic images (layers 1 to 4) stored in the external memory and overlaying them. It outputs 18-bit RGB video (each color is represented by six bits) and digital video data conforming to BTA T-1004.

#### 2.1.2 Features

Table 1 lists the VDC2 features.

**Table 1 VDC2 Features**

Item	Function
Operating frequency	6.0 MHz to 36.0 MHz (depends on the display panel size)
Input image format	16-bit RGB565 progressive
Display size	18-bit progressive RGB output 720 × 480 (NTSC)      720 × 576 (PAL) 320 × 240 (QVGA)      640 × 480 (VGA) 800 × 480 (WVGA)
Display planes	Up to four planes (layers 1 to 4)
α blending	Mixes layers 1 to 4 according to the transparency
Chroma-keying	Applies chroma-key processing to the specified RGB color
Output video format	RGB666 progressive video output
Sync signal output	Either a combination of Vsync, Hsync, data enable, and COM/CDE signals
External sync mode	The VDC2 can operate with external sync signals (EX-VSYNC and EX-HSYNC) and the panel clock

### 2.1.3 I/O Pins

Table 2 lists the VDC2 I/O pins.

**Table 2 VDC2 I/O Pins**

Symbol	I/O	Pin Name	Function
DR[5:0]	Output	Digital red data	Video data output pins
DG[5:0]	Output	Digital green data	Video data output pins
DB[5:0]	Output	Digital blue data	Video data output pins
VSYNC	Output	Vertical sync signal	Vertical sync signal
HSYNC	Output	Horizontal sync signal	Horizontal sync signal
DE_V	Output	Vertical data enable signal	Vertical data enable signal
DE_H/DE_C	Output	Horizontal data enable signal/display enable signal	Horizontal data enable signal/display enable signal
COM/CDE	Output	Gate control signal/chroma data enable signal	Gate control signal/display enable signal (asserted when the data matches the chroma-key color specified in the register).
BT_DATA[7:0]	Output	BTA-T1004 display data	BTA-T1004 display data output pins
BT_VSYNC	Output	BTA-T1004 vertical sync	BTA-T1004 vertical sync signal
BT_DE_C	Output	BTA-T1004 display enable	BTA-T1004 display enable signal
EX_VSYNC	Input	VSYNC input	VSYNC input pin used in external sync mode
EX_HSYNC	Input	HSYNC input	HSYNC input pin used in external sync mode
DCLKIN	Input	Panel source clock input	Display source clock input pin. Input an appropriate frequency depending on the display panel.
DCLKOUT	Output	Panel clock output	Panel clock output pin

2.1.4 VDC2 Configuration

Table 3 lists the each functional block. Figure 1 shows the VDC2 block diagram.

Table 3 VDC2 Functional Blocks

Block Name	Overview of Functions
Graphics block 1	Reads a graphic image (RGB565: layer 1) stored in the external memory through the pixel bus and outputs it to graphics block 2.
Graphics block 2	Reads a graphic image (RGB565: layer 2) stored in the external memory through the pixel bus, overlays it on the output from graphics block 1, and outputs the result to graphics block 3.
Graphics block 3	Reads a graphic image (RGB565: layer 3) stored in the external memory through the pixel bus, overlays it on the output from graphics block 2, and outputs the result to graphics block 4.
Graphics block 4	Reads a graphic image (RGB565: layer 4) stored in the external memory through the pixel bus, overlays it on the output from graphics block 3, and outputs the resultant image data.
Display control block	Converts the output (RGB) from graphics block 4 into the YCbCr (4:2:2) format and outputs the data in the 8:4:4 parallel format conforming to the BTA T-1004 standard. It also outputs the control signals for the TFT-LCD panel.
Input timing control block	Selects the timing of the external sync signal input with respect to the clock rising or falling edge and selects the sync signal polarity.
Output timing control block	Controls the timing of the sync signal output with respect to the clock rising or falling edge and controls the sync signal polarity. It also controls the timing of the RGB666 video output signals with respect to the clock rising or falling edge.




Figure 1 VDC2 Block Diagram

2.1.5 VDC2 Functions

The graphics blocks display in the RGB565 (16-bit) format the image data stored in the memory area. The graphics blocks control display by using the external input sync signals or internally generated sync signals. A single plane of an image can be displayed, and two to four planes of images can also be displayed through overlay processing. In overlaid display, the lower-layer images can be displayed through the current image (current layer) by specifying the  $\alpha$  control area for the current layer (transparent processing). The transparency can be specified in  $1/256 \times 100\%$  units. Transparent processing for the lower-layer images is also available through chroma-keying, which specifies the transparency of the specified target color.

Figure 2 shows the graphics image display example. To simplify the configuration, the video display,  $\alpha$  control and the chroma-keying are not allowed in the following example.




Figure 2 Graphics Image Display Example



### 2.1.6 Sync Signal Output Format

Figure 3 shows an example of the format for the output of synchronizing signals to the TFT-LCD panel. The figure illustrates the timing of synchronizing signals that are set in the display control and graphics blocks and the relationship among the synchronous signal area including the blanking interval, the data enable area, and the graphic image area. Make settings that suit the TFT-LCD panel you will be using.




Figure 3 Screen Format

## 2.2 TFT-LCD Panel Specifications

Table 4 lists the specification of the TFT-LCD panel to use in this application. The specifications of the TFT-LCD panel used for this application note (TX18D55VM1CAA, manufactured by Hitachi Displays, Ltd.) are listed in the table below. As detailed specifications differ with the TFT-LCD panel, be sure to check the data sheet for the product you will be using.

### 2.2.1 General Specifications

Table 4 lists the general specifications of the TFT-LCD panel used in this application.

Table 4 TFT-LCD Panel General Specifications (Excerpt from Datasheet)

Item	Specifications
Resolution	Wide-VGA
Number of pixels	H 800 × V 480 (Number of dots: H (800 × 3) × V 480)
Pixel configuration	R, G, B vertical stripes
Number of colors	260,000 colors
Input signal	CMOS RGB (6 bits each digital)

2.2.2 Pin Functions

Table 5 lists the pin functions of the TFT-LCD panel used in this application.

Table 5 TFT-LCD Panel Pin Functions (Excerpt from Datasheet)

Symbol	Description
DCLK	Dot clock
DTMG	Display timing signal
R5-0	Red data signal (MSB: R5)
G5-0	Green data signal (MSB: G5)
B5-0	Blue data signal (MSB: B5)

2.2.3 Interface Timing

Figure 4 shows the interface timing of the TFT-LCD panel used in this application. Table 6 lists the timing characteristics.




Figure 4 TFT-LCD Panel Interface Timing Example (Excerpt from Datasheet)

Table 6 TFT-LCD Panel Timing Characteristics (Excerpt from Datasheet)

Item		Symbol	Min	Typ	Max	Unit
DCLK	Cycle time	$t_{CLK}$	25	30	33	ns
Hsync	Cycle time	$t_{HP}$	944	1056	1088	$t_{CLK}$
	Valid width	$t_{WH}$	4	128	—	
Vsync	Cycle time	$t_{VP}$	515	525	610	$t_{HP}$
	Valid width	$t_{WV}$	1	2	—	
DTMG	Horizontal back porch time	$t_{HBP}$	7	88	—	$t_{CLK}$
	Vertical back porch time	$t_{VBP}$	4	32	—	

## 2.3 TFT-LCD Panel Circuit Example

### 2.3.1 Pin Connection Example

Figure 5 shows the TFT-LCD panel hardware connection in this application.

Operation of the TX18D55VM1CAA is with synchronization obtained by using the display-timing signal (DTMG) only, so the HSYNC and VSYNC signals need not be connected. The display-enable signal (DE\_C) is connected to the DTMG input. The source clock signal for the panel (input to DCLKIN) is output through DCLKOUT with no frequency multiplication.




Figure 5 TFT-LCD Panel Hardware Connection

## 2.4 Sample Program Specifications

This section describes the specifications of the sample program and shows the flow chart of each processing.

### 2.4.1 Specifications

- Outputs the graphic image to the WVGA size (V 800 × H 480) TFT-LCD panel.
- Displays two planes in which all dots are displayed either in green or in blue. Displays are switched alternately.

### 2.4.2 Main Flow Chart of the Sample Program

Figure 6 shows the main flow chart of the sample program. The sample program initializes the VDC2 as shown in figure 7 to figure 9 to display the still image in the TFT-LCD panel. Then, the sample program repeatedly executes the processing shown in figure 10 and switches between two graphic images.




Figure 6 Sample Program Main Flow

2.4.3 Initialization of the VDC2

Figure 7 shows the flow for initialization of the VDC2.




Figure 7 Flow for Initialization of the VDC2

2.4.4 Setting the Display Control Block

Figure 8 shows the setting examples of the display control block. Follow section 2.4.5 and this procedure to set the control signal output for the TFT-LCD panel. Values listed in figure 8 are set according to the TFT-LCD panel specifications described in section 2.2.




Figure 8 Setting Examples of the Graphics Control Block

2.4.5 Setting the Graphics Blocks

Figure 9 shows the setting example of the graphics block. Follow section 2.4.4 and this procedure to display the graphics image data in a specified area of the panel.




Figure 9 Setting Examples of the Graphics Block

2.4.6 Updating the Graphics Image Data

Figure 10 shows the flow chart of updating the graphics image data.

To avoid the images distorted on the panel, the graphics image data area is configured with more than two planes. After updating the data area, update the Graphics image base address register of the VDC2 to switch the read address to show the image data. Then, use the GRCMEN register to transfer the value in the graphics image base address register for the change to effect.




Figure 10 Graphics Image Data Update Example



### 3. Sample Program "vdc2.c"

#### 3.1 Listings of Sample Program "Macro definition"

```

1  /*"FILE COMMENT"***** Technical reference data *****
2  *
3  *      System Name : SH7764 Sample Program
4  *      File Name   : vdc2.c
5  *      Abstract    : VDC2 TFT-LCD Panel Display Example
6  *      Version     : 1.00.00
7  *      Device      : SH7764
8  *      Tool-Chain  : High-performance Embedded Workshop (Ver.4.05.01).
9  *                  : C/C++ compiler package for the SuperH RISC engine family
10 *                  :                               (Ver.9.03 Release00).
11 *      OS          : none
12 *      H/W Platform: R0K507764E001BR
13 *      Disclaimer  :
14 *                  <Note>
15 *                  This sample program is provided simply as a reference and
16 *                  its operation is not guaranteed.
17 *                  Use this sample program as a technical reference when
18 *                  developing software.
19 *
20 *      The information described here may contain technical inaccuracies or
21 *      typographical errors. Renesas Technology Corporation and Renesas Solutions
22 *      assume no responsibility for any damage, liability, or other loss rising
23 *      from these inaccuracies or errors.
24 *
25 *      Copyright (C) 2009 Renesas Technology Corp. All Rights Reserved
26 *      AND Renesas Solutions Corp. All Rights Reserved
27 *
28 *      History     : June.01,2009 Ver.1.00.00
29 *"FILE COMMENT END"*****
30 #include "iodefine.h"
31
32 /* ==== Macro definition ==== */
33 /* ---- TFT panel display module ---- */
34 #define TFT_TOTAL_CLOCK      1056 /* Width including the blanking interval */
35 #define TFT_TOTAL_LINE      525 /* Height including the blanking interval */
36 #define TFT_PANEL_CLOCK     800 /* Number of pixels in horizontal direction */
37 #define TFT_PANEL_LINE      480 /* Number of pixels in vertical direction */
38 #define TFT_DTMG_START_H    88 /* Horizontal display start position */
39 #define TFT_DTMG_START_V    32 /* Vertical display start position */
40 #define TFT_HSYNC_START     0 /* Hsync pulse width start position */
41 #define TFT_HSYNC_END       123 /* Hsync pulse width end position */
42 #define TFT_VSYNC_START     0 /* Vsync pulse width start position */
43 #define TFT_VSYNC_END       2 /* Vsync pulse width end position */
44 /* ---- Graphics block parameter ---- */
45 #define GRAPHICS4_Y_SIZE     TFT_PANEL_LINE
46 /* Height of graphics block 4 */
47 #define GRAPHICS4_X_SIZE     TFT_PANEL_CLOCK
48 /* Width of graphics block 4 */
49 #define GRAPHICS4_LINE_OFFSET TFT_PANEL_CLOCK
50 /* Line offset of graphics block 4 */
51 #define GRAPHICS4_POS_Y      0
52 /* Display start position in vertical direction (0: Top of the panel) */
53 #define GRAPHICS4_POS_X      0
54 /* Display start position in horizontal direction (0: Leftmost of the panel) */
55 #define GRAPHICS4_BG_COLOR   0x0000
56 /* Color of graphics block 4: Black */

```

### 3.2 Listings of Sample Program "Function prototype declaration, Variable definition"

```

57  /* ==== Function prototype declaration ==== */
58  void vdc_main(void);
59  void vdc2_initial(void);
60  void vdc2_port_set(void);
61  void vdc2_display_control_initial(void);
62  void vdc2_graphic_layer4_initial(void);
63  void change_graphic(int idx);
64  void fill_rect(unsigned int x, unsigned int y,
65               unsigned int w, unsigned int h, unsigned short color,
66               unsigned int base_address, unsigned int line_offset);
67  void delay(void);
68
69  /* ==== Variable definition ==== */
70  #pragma section _VDC2_FRAME_BUFFER /* Places on a 16-byte boundary in the cache disabled area
71  */
72  unsigned short frame_buffer[2][TFT_PANEL_LINE][TFT_PANEL_CLOCK];
73  #pragma section

```

### 3.3 Listings of Sample Program "Display main"

```

74  /*"FUNC COMMENT"*****
75  * ID      :
76  * Outline : Display main
77  *-----
78  * Include :
79  *-----
80  * Declaration : void main(void);
81  *-----
82  * Function  : Switches frame buffers in a certain period of time to display
83  *           : graphics images on the TFT-LCD panel.
84  *-----
85  * Argument  : void
86  *-----
87  * Return Value: void
88  *"FUNC COMMENT END"*****/
89  void vdc_main(void)
90  {
91      int idx = 0;
92
93      /* ---- Initializes the frame buffer ---- */
94      fill_rect(0,0,GRAPHICS4_X_SIZE,GRAPHICS4_Y_SIZE,0x07E0,
95              (unsigned int)frame_buffer[0],GRAPHICS4_LINE_OFFSET);
96      /* Fills the frame buffer 1 plane with green */
97
98      fill_rect(0,0,GRAPHICS4_X_SIZE,GRAPHICS4_Y_SIZE,0x001f,
99              (unsigned int)frame_buffer[1],GRAPHICS4_LINE_OFFSET);
100     /* Fills the frame buffer 2 plane with blue */
101
102     /* ---- Initializes the VDC2 module ---- */
103     vdc2_initial();
104
105     /* ==== Updates the graphics image data ==== */
106     while(1){
107         delay();
108
109         /* ---- Switches the buffers ---- */
110         idx ^= 1;
111         change_graphic(idx);
112     }
113 }

```

### 3.4 Listings of Sample Program "VDC2 initialization"

```

114  *"FUNC COMMENT"*****
115  * ID      :
116  * Outline : VDC2 initialization
117  *-----
118  * Include :
119  *-----
120  * Declaration : void vdc2_initial(void);
121  *-----
122  * Function   : Initializes the VDC2 for displaying. Layer 4 is used.
123  *             : TFT-LCD panel TX09D55VM1CDA (Hitachi Displays) is used in this
124  *             : application.
125  *-----
126  * Argument   : void
127  *-----
128  * Return Value: void
129  *"FUNC COMMENT END"*****/
130 void vdc2_initial(void)
131 {
132     CPG.VDC2CLKCR.BIT._CKSEL = 0; /* Clock divider 1/1 */
133     vdc2_port_set();             /* I/O pin setting */
134     vdc2_display_control_initial(); /* Display control block setting */
135     vdc2_graphic_layer4_initial(); /* Layer 4 setting */
136 }

```

### 3.5 Listings of Sample Program "I/O pin settings"

```

137  /*"FUNC COMMENT"*****
138  * ID      :
139  * Outline   : I/O pin settings
140  *-----
141  * Include    :
142  *-----
143  * Declaration : void vdc2_port_set(void);
144  *-----
145  * Function    : Sets I/O pins for the VDC2.
146  *-----
147  * Argument    : void
148  *-----
149  * Return Value: void
150  *"FUNC COMMENT END"*****/
151  void vdc2_port_set(void)
152  {
153      /* ---- DR3, DR2, DR1, DR0, DG5, DG4, DG3, DG2 ---- */
154      GPIO.PTSEL_G.BIT._PTSEL_G7=GPIO.PTSEL_G.BIT._PTSEL_G6=
155      GPIO.PTSEL_G.BIT._PTSEL_G5=GPIO.PTSEL_G.BIT._PTSEL_G4=
156      GPIO.PTSEL_G.BIT._PTSEL_G3=GPIO.PTSEL_G.BIT._PTSEL_G2=
157      GPIO.PTSEL_G.BIT._PTSEL_G1=GPIO.PTSEL_G.BIT._PTSEL_G0=1;
158      /* ---- DB3, DB2, DB1, DG1, DG0, DB5, DB4, ---- */
159      GPIO.PTSEL_I.BIT._PTSEL_I7=GPIO.PTSEL_I.BIT._PTSEL_I6=
160      GPIO.PTSEL_I.BIT._PTSEL_I5=GPIO.PTSEL_I.BIT._PTSEL_I4=
161      GPIO.PTSEL_I.BIT._PTSEL_I3=GPIO.PTSEL_I.BIT._PTSEL_I2=
162      GPIO.PTSEL_I.BIT._PTSEL_I1 = 1;
163      /* ---- DB0, DCLKIN, DE_C/DE_H ---- */
164      GPIO.PTSEL_K.BIT._PTSEL_K4=GPIO.PTSEL_K.BIT._PTSEL_K2=
165      GPIO.PTSEL_K.BIT._PTSEL_K0=1;
166      /* ---- DCLKOUT, DR4, DR5 ---- */
167      GPIO.PTSEL_H.BIT._PTSEL_H2=GPIO.PTSEL_H.BIT._PTSEL_H1=
168      GPIO.PTSEL_H.BIT._PTSEL_H0=1;
169      GPIO.PTIO_H.BIT._PTIO_H2=GPIO.PTIO_H.BIT._PTIO_H1=
170      GPIO.PTIO_H.BIT._PTIO_H0=0;
171  }

```

### 3.6 Listings of Sample Program "Display control block initialization"

```

172  /*"FUNC COMMENT"*****
173  * ID      :
174  * Outline  : Display control block initialization
175  *-----
176  * Include  :
177  *-----
178  * Declaration : void vdc2_display_control_initial(void);
179  *-----
180  * Function   : Initializes the display control block.
181  *-----
182  * Argument   : void
183  *-----
184  * Return Value: void
185  *"FUNC COMMENT END"*****/
186  void vdc2_display_control_initial(void)
187  {
188      /* ---- Selects the sync signal and outputs DE_C ---- */
189      VDC2.SGMODE.LONG = 0x00000030;
190          /* bit5 (DE_SEL)=1 outputs DE_C */
191          /* bit4 (DEC_MODE)=1 generates the DE signal in the graphics block */
192          /* bit1 (SYNC_SEL)=0 uses the internal sync signal */
193
194      /* ---- Sync signal timing setting ---- */
195      VDC2.SYNCNT.LONG = 0x00000000;
196          /* RGB data output is synchronized with the rising edge of the clock */
197          /* DE_C output is synchronized with the rising edge of the clock without inversion */
198          /* HSYNC output is synchronized with the rising edge of the clock without inversion */
199          /* VSYNC output is synchronized with the rising edge of the clock without inversion */
200
201      /* ---- Specifies the size of the sync signal (including the blanking interval) ---- */
202      /* Number of pixels including the horizontal blanking interval and number of lines
203  including
204
205  the vertical blanking interval */
206      VDC2.SYNSIZE.BIT._SYN_WIDTH = TFT_TOTAL_CLOCK;
207      VDC2.SYNSIZE.BIT._SYN_HEIGHT = TFT_TOTAL_LINE;
208
209      /* ---- HSYNC pulse width ---- */
210      VDC2.HSYNCTIM.BIT._HSYNC_START = TFT_HSYNC_START;
211      VDC2.HSYNCTIM.BIT._HSYNC_END = TFT_HSYNC_END;
212
213      /* ---- VSYNC pulse width ---- */
214      VDC2.VSYNCTIM.BIT._VSYNC_START = TFT_VSYNC_START;
215      VDC2.VSYNCTIM.BIT._VSYNC_END = TFT_VSYNC_END;
216
217      /* ---- Clears the VSYNC interrupt status ---- */
218      VDC2.SGINTCNT.LONG = 0x00000010;
219      VDC2.SGMODE.BIT._WE = 1; /* Enables to transfer register values */
220  }

```

### 3.7 Listings of Sample Program "Graphics block 4 initialization"

```

221 /*"FUNC COMMENT"*****
222 * ID :
223 * Outline : Graphics block 4 initialization
224 *-----
225 * Include :
226 *-----
227 * Declaration : void vdc2_graphic_layer4_initial(void);
228 *-----
229 * Function : Initializes graphics block 4.
230 *-----
231 * Argument : void
232 *-----
233 * Return Value: void
234 *"FUNC COMMENT END"*****/
235 void vdc2_graphic_layer4_initial(void)
236 {
237     /* ---- Disables to display (lower layer) ---- */
238     VDC2_GR4.GRCMEN.LONG = 0x00000002;
239     /* bit31 (WE)=0 disables transfer to register */
240     /* bit1 (DEN)=1 enables to display graphics */
241     /* bit0 (VEN)=0 disables to display lower-layer graphics */
242
243     /* ---- Bus endianness ---- */
244     VDC2_GR4.GRCBUSCNT.BIT._ENDIAN = 0; /* Little endian */
245
246     /* ---- Setting for reading images from external memory ---- */
247     VDC2_GR4.GROPSADR = (unsigned int *)frame_buffer[0];
248
249     /* ---- Line offset setting ---- */
250     VDC2_GR4.GROPSOFST = GRAPHICS4_LINE_OFFSET * sizeof(short);
251
252     /* ---- Sets the output image area (LCD panel size) ---- */
253     /* Width and height of the graphics image area */
254     VDC2_GR4.GROPSWH.BIT._GROPSH = GRAPHICS4_Y_SIZE;
255     VDC2_GR4.GROPSWH.BIT._GROPSW = GRAPHICS4_X_SIZE;
256
257     /* ---- Vertical and horizontal display start positions of the image area ---- */
258     VDC2_GR4.GRODPHV.BIT._GRODPV = TFT_DTMG_START_V - 1 + GRAPHICS4_POS_Y;
259     VDC2_GR4.GRODPHV.BIT._GRODPH = TFT_DTMG_START_H - 16 + GRAPHICS4_POS_X;
260
261     /* ---- Color for outside of the graphics image area ---- */
262     VDC2_GR4.GROPBASERGB.LONG = GRAPHICS4_BG_COLOR;
263
264     /* ---- Graphics output setting transfer ---- */
265     VDC2_GR4.GRCMEN.BIT._WE = 1; /* Enables to transfer register values */
266 }

```

### 3.8 Listings of Sample Program "Update the graphics image data"

```

267  /*"FUNC COMMENT"*****
268  * ID      :
269  * Outline  : Update the graphics image data
270  *-----
271  * Include  :
272  *-----
273  * Declaration : void change_graphic(void);
274  *-----
275  * Function   : Switches to another buffer specified by an argument to read the
276  *             : graphics image data. Update the image data before executing this function.
277  *             : Transfer the value by the GRCMEN4 register to enable the update.
278  *-----
279  * Argument   : int idx : Index number of the buffer to display
280  *-----
281  * Return Value: void
282  /*"FUNC COMMENT END"*****/
283  void change_graphic(int idx)
284  {
285      /* ---- Updates the graphics image data area ---- */
286      VDC2_GR4.GROPSADR = (unsigned int *)frame_buffer[idx];
287      VDC2_GR4.GRCMEN.BIT._WE = 1; /* Enables to transfer the register value */
288  }

```



#### 4. Documents for Reference

- Hardware Manual  
SH7764 Group Hardware Manual (REJ09B0360)  
The most up-to-date version of this document is available on the Renesas Technology Website.
- Software Manual (REJ09B0003)  
SH-4A Software Manual  
The most up-to-date version of this document is available on the Renesas Technology Website.

## Website and Support

Renesas Technology Website  
<http://www.renesas.com/>

Inquiries  
<http://www.renesas.com/inquiry>  
[csc@renesas.com](mailto:csc@renesas.com)

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Sep.28.09	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life
 Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.