

# V850E2/MN4

R01AN0923EJ0100

Rev.1.00

## A/D Converter Control

Feb 13, 2012

### Introduction

This document explains how to set up the A/D converter (ADC) and also gives an outline of the operation and describes the procedures for using a sample program. The sample program converts the scan list of channel group (CG) 0 by using the software trigger in one-shot mode. The number of times conversion of the scan list is repeated can be set from one to four per CG in a specific register for a given channel, but is set to one in the sample program. Having finished converting the scan list, the sample program turns on an LED to reflect the result.

### Target Device

V850E2/MN4 Microcontrollers

### Contents

1. Overview .....	2
2. Usage Environment.....	4
3. Software .....	5
4. Sample Application.....	6

## 1. Overview

This sample program converts the scan list of CG0 by using the software trigger in one-shot mode. The number of times conversion of the scan list is repeated can be set from one to four per CG in a specific register for a given channel, but is set to one in the sample program.

An A/D conversion flow is given below. See section 4.1 “Flow Charts” for the details of the individual operations.




Figure 1.1 A/D Conversion Flow

## 1.1 Initialization

The general registers and functional pins are initialized.

<Port setup>

- Port n function control expansion registers (PFCEn)
- Port n function control registers (PFCn)
- Port n mode control registers (PMCn)
- Port n mode registers (PMn)

## 1.2 Basic Operation of the A/D Converter

This section describes the basic procedure of A/D conversion.

1. To optimize the start-up time between power being turned on and the start of conversion, adjust the stabilization time setting in the ADC stabilization counter register (ADCA<sub>n</sub>CTL0.ADCA<sub>n</sub>CE to 1 ).
2. To enable the A/D converter (set ADCA<sub>n</sub>CTL0.ADCA<sub>n</sub>CE to 1 ), switch the power on and set up the resolution, the ADCA<sub>n</sub> clock, the trigger mode, the conversion mode, the interrupt generation, the channel group, and other settings in the following registers.
  - ADCA<sub>n</sub>CTL1 register
  - ADCA<sub>n</sub>CGi registers
  - ADCA<sub>n</sub>IOCi registers
  - ADCA<sub>n</sub>TSELi registers
3. To check that a result of A/D conversion is within a certain value range, enable the conversion result limit comparison function for the desired channels (ADCA<sub>n</sub>CTL2.ADCA<sub>n</sub>RCKm) with upper and lower limits, and specify the lower limit in the ADCA<sub>n</sub>LL register and the upper limit in the ADCA<sub>n</sub>UL register.
4. To discharge the capacitor in the common sample-and-hold circuit before the conversion, set ADCA<sub>n</sub>CTL1.ADCA<sub>n</sub>DISC to 1 to enable the discharge function.
5. To enable or disable the buffer amplifier, set ADCA<sub>n</sub>CTL1.ADCA<sub>n</sub>BPC.
6. To enable the ADC, set ADCA<sub>n</sub>CTL0.ADCA<sub>n</sub>CE to 1. After the stabilization time has elapsed after power is turned on or after the standby mode is exited, the A/D converter is ready for A/D conversion.
7. Depending on the specified trigger mode, A/D conversion is started by a given channel group (CG).
  - Software trigger (setting ADCA<sub>n</sub>TRGi.ADCA<sub>n</sub>STTi to 1)
  - Hardware trigger (input signals ADCA<sub>n</sub>TTRGi)If the A/D conversion of multiple CGs is triggered, the order of A/D conversion depends on the priority of the CGs.
8. When the A/D conversion on the channel specified by the ADCA<sub>n</sub>IOCi register end, the A/D conversion end interrupt (INTADCA<sub>n</sub>Ti) for the given channel is generated.
9. Read the results from the A/D conversion result registers, ADCA<sub>n</sub>LCR, ADCA<sub>n</sub>DBiCR, and ADCA<sub>n</sub>CmCR.
10. Monitor the following registers.
  - ADCA<sub>n</sub>STR1: To check whether the result of A/D conversion has been overwritten before being read according to the field of application.
  - ADCA<sub>n</sub>STR0: To check whether the result of A/D conversion is within a specified range (only if the conversion result limit comparison function is enabled).
11. To set the A/D converter again, disable the A/D converter by setting ADCA<sub>n</sub>CTL0.ADCA<sub>n</sub>CE to 0.

## 2. Usage Environment

This section explains the circuit diagram and development environment to run this sample program.

### 2.1 Circuit Diagram

See “V850E2/MN4 Target Board User Manual: QB-V850E2MN4DUAL-TB (R20UT0683XJ)” for the details of the circuit diagram.

The main hardware resource used in this sample program is the A/D conversion pin (ANI00).

The LEDs are connected to port 13. The P13\_7 pin is used for LED1. The P13\_6 pin is used for LED2

### 2.2 Development Environment

It is necessary to install the tools that are listed below to run the sample program.

- CubeSuite+

The integrated development environment CubeSuite+ from Renesas Electronics provides various software development tools that are necessary for the user to develop applications. The user can use these tools seamlessly and easily in various development stages including coding, assembly, compilation, debugging using an emulator or simulator, and flash programming.

- MINICUBE

MINICUBE is a general-purpose in-circuit emulator from Renesas Electronics which adopts the JTAG interface system. It allows the user to debug an onboard real processor and provides highly transparent and stable emulation functionalities. An adapter is required to connect a TB board to MINICUBE.

- Multi

Green Hills software, Inc. integrated development tool suit.

- IAR Embedded Workbench

IAR Systems integrated development tool suit.

### 3. Software

This section describes the organization of the compressed files to be downloaded.

#### 3.1 File Organization

The compressed files to be downloaded consist of the files that are listed below.

File Name (Tool Structure)	Description	Common Source File	CubeSuite+ File	Multi File
crtE.s	Hardware initialization processing		●	
startup.s				●
V850E2MN4.dir	Link directive file		●	
V850E2_MN4 ADC.ld				●
vector.s	Vector table			●
adc.h	Variable and function declarations	●		
main.c	Main processing	●		
initial.c	Software initialization processing	●		
adc_control.c	A/D converter control	●		
interrupt.c	Interrupt processing	●		

## 4. Sample Application

This section explains the A/D conversion of this sample program.

### 4.1 Flow Charts

The flow charts of this sample program are given below.

#### 4.1.1 Main Processing

The main processing sets up and then starts A/D conversion. The A/D conversion is repeated and its state is indicated by the LEDs. When A/D conversion ends, the signal for LED1 is inverted.

Overwriting of a result of A/D conversion before it is read leads to the generation of an error interrupt (INTADCA<sub>n</sub>TERR) indicating this, and LED2 is turned on in response.

See section 4.1.2 for the details of the individual transfer processing.




Figure 4.1 Main Processing Flowchart

#### 4.1.2 Interrupt Processing Flow

When A/D conversion ends or an A/D conversion error occurs, interrupt processing is executed accordingly.




Figure 4.2 Interrupt Processing

## 4.2 Register Setup

This section explains how to set up the relevant registers according to the flow charts shown in section 4.1. The registers described below must be configured to control the A/D converter.

### 4.2.1 Port Setup

The LEDs are connected to port 13. The pertinent control registers must be set up as shown in the table below. The P13\_7 pin is used for LED1. The P13\_6 pin is used for LED2.

Macro	Pin	PMC	PFCE	PFC	PM	Corresponding function
PORT	P13_6	0	0	0	0	Port mode, output
	P13_7	0	0	0	0	Port mode, output

Setting examples

```
/* P13_6: LED2; port mode; output*/
/* P13_7: LED1; port mode; output*/
PFCE13 = 0x0000;
PFC13 = 0x0000;
PMC13 = 0x0000;
PM13 = 0x0000;
```

### 4.2.2 A/D Converter Stabilization Counter Register (ADCAncNT)

This register specifies the stabilization time of the A/D converter.

**Access** This register can be read or written in 8-bit units.

**Address** <ADCAnc\_base\_OS> + 114<sub>H</sub>

**Initial value** 00<sub>H</sub>. This register is initialized by any reset.

7	6	5	4	3	2	1	0
ADCAncNT[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 25-13 ADCAncNT Register Contents

Bit Position	Bit Name	Description
7 to 0	ADCAncNT[7:0]	These bits specify the stabilization counter value. Stabilization time = ADCAncNT[7:0] × clock cycles (PCLK)

Figure 4.3 ADCAncNT Register Format

Setting example

```
ADCA0CNT = 0xff; /* stabilization counter */
```



### 4.2.3 A/D Converter Mode Control Register 1 (ADCACTL1)

This register specifies the conversion mode and controls the conversions.

**Access** This register can be read or written in 32-bit units.

**Address** <ADCA\_n\_base\_OS> + 104<sub>H</sub>

**Initial value** 0100 0008<sub>H</sub>. This register is initialized by any reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADCA_nT2ETS [1:0]	ADCA_nT1ETS [1:0]	ADCA_nT0ETS [1:0]	0	ADCA_nCRAC	0	0	ADCA_nMD1	ADCA_nMD0	0	0	ADCA_nDISC	ADCA_nRCL			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCA_nCTYP	0	0	ADCA_nSTL	ADCA_nFR[3:0]				0	ADCA_nTRIM[2:0]			ADCA_nBPC	0	0	ADCA_nGPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 25-10 ADCACTL1 Register Contents (1/3)

Bit Position	Bit Name	Description															
31 to 26	ADCA_nTiETS[1:0]	These bits specify the valid edge of the hardware trigger signal ADCA_nTTRGi. <table border="1"> <thead> <tr> <th>ADCA_nTiETS1</th><th>ADCA_nTiETS0</th><th>Valid Edge</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>No valid edge detection (no acknowledgment)</td></tr> <tr> <td>0</td><td>1</td><td>Rising edge</td></tr> <tr> <td>1</td><td>0</td><td>Falling edge</td></tr> <tr> <td>1</td><td>1</td><td>Rising and falling edges</td></tr> </tbody> </table>	ADCA_nTiETS1	ADCA_nTiETS0	Valid Edge	0	0	No valid edge detection (no acknowledgment)	0	1	Rising edge	1	0	Falling edge	1	1	Rising and falling edges
ADCA_nTiETS1	ADCA_nTiETS0	Valid Edge															
0	0	No valid edge detection (no acknowledgment)															
0	1	Rising edge															
1	0	Falling edge															
1	1	Rising and falling edges															
24	ADCA_nCRAC	This bit specifies the alignment of the A/D conversion and diagnostic conversion results. 0: Right-aligned 1: Left-aligned															
21	ADCA_nMD1	This bit specifies the A/D conversion start trigger for all CGs. 0: Software trigger 1: Hardware trigger and software trigger This setting is valid for all CGs. Triggers are only detected when the A/D converter is enabled. For details, see 25.3.5 "Starting A/D conversion (start triggers)" on page 1670 .															
20	ADCA_nMD0	This bit specifies the A/D conversion mode for CG0. 0: One-shot conversion mode The number of repetitions is specified by ADCA_nCTL0.ADCA_nSCTI[1:0] for each CG. 1: Continuous conversion mode This setting applies to the A/D conversion of CG0 only. CG1 and CG2 are always operated in the one-shot conversion mode. For details, see 25.3.4 "A/D conversion modes" on page 1667 .															
17	ADCA_nDISC	This bit enables or disables the discharge function. 0: Disable 1: Enable For details, see 25.3.15 "Discharge function (product dependent)" on page 1699 .															

Figure 4.4 ADCACTL1 Register Format (1/3)

Table 25-10 ADCAnCTL1 Register Contents (2/3)

Bit Position	Bit Name	Description																								
16	ADCAnRCL	This bit specifies whether the A/D conversion results in ADCAnCmCR and ADCAnDBiCR are retained after reading them. 0: Retain the A/D conversion result until it is overwritten by the next A/D conversion result. 1: Clear the A/D conversion result after reading it.																								
15	ADCAnCTYP	This bit specifies the resolution mode. 0: 12-bit resolution (product dependent) 1: 10-bit resolution																								
12	ADCAnSTL	This bit specifies the ADCAnCNVi signal level. 0: When ADCAnCNVi = L, CGi is not undergoing conversion. When ADCAnCNVi = H, CGi is undergoing conversion. 1: When ADCAnCNVi = H, CGi is not undergoing conversion. When ADCAnCNVi = L, CGi is undergoing conversion.																								
11 to 8	ADCAnFR [3:0]	These bits specify the ADCAn clock ADCAnTCLK.																								
		<table><tr><th>ADCAnFR[3:0]</th><th>ADCAn Clock</th></tr><tr><td>0000</td><td>PCLK/2</td></tr><tr><td>0001</td><td>PCLK/3</td></tr><tr><td>0010</td><td>PCLK/4</td></tr><tr><td>0011</td><td>PCLK/5</td></tr><tr><td>0100</td><td>PCLK/6</td></tr><tr><td>0110</td><td>PCLK/8</td></tr><tr><td>1000</td><td>PCLK/10</td></tr><tr><td>1010</td><td>PCLK/12</td></tr><tr><td>1100</td><td>PCLK/14</td></tr><tr><td>1110</td><td>PCLK/16</td></tr><tr><td>Other than the above</td><td>Setting prohibited</td></tr></table>	ADCAnFR[3:0]	ADCAn Clock	0000	PCLK/2	0001	PCLK/3	0010	PCLK/4	0011	PCLK/5	0100	PCLK/6	0110	PCLK/8	1000	PCLK/10	1010	PCLK/12	1100	PCLK/14	1110	PCLK/16	Other than the above	Setting prohibited
		ADCAnFR[3:0]	ADCAn Clock																							
		0000	PCLK/2																							
		0001	PCLK/3																							
		0010	PCLK/4																							
		0011	PCLK/5																							
		0100	PCLK/6																							
		0110	PCLK/8																							
		1000	PCLK/10																							
		1010	PCLK/12																							
		1100	PCLK/14																							
		1110	PCLK/16																							
		Other than the above	Setting prohibited																							

Figure 4.5 ADCAnCTL1 Register Format (2/3)

Table 25-10 ADCAnCTL1 Register Contents (3/3)

Bit Position	Bit Name	Description
6 to 4	ADCAnTRMi (product dependent)	These bits specify the interrupt behavior when the start trigger for the A/D conversion of a higher priority CG is input (or when transitioning to the ADCHALT mode is requested). 0: Interrupt the current A/D conversion of CGi, and start the A/D conversion of the higher priority CG (or enter the ADCHALT mode). 1: Finish the current CGi channel conversion, interrupt A/D conversion of the CG, and start the A/D conversion of the higher priority CG (or enter the ADCHALT mode). A/D conversion of CGi is continued as soon as all pending A/D conversions of higher priority CGs have been completed (or the ADCHALT mode has been exited). The priority is as follows: ADCHALT > CG2 > CG1 > CG0 For details, see (1) "Order of A/D conversion" on page 1666.
3	ADCAnBPC	This bit enables or disables the buffer amplifier function. 0: Disable 1: Enable For details, see 25.3.16 "Buffer amplifier function" on page 1699 .
0	ADCAnGPS	This bit turns ADCAn on or off. 0: Power off 1: Power on The A/D converter needs time to stabilize after being turned on. (For details, see 25.3.17 "Stabilization control" on page 1700 ).

Figure 4.6 ADCAnCTL1 Register Format (3/3)

## Setting example

```
ADCA0CTL1 = 0x00028001; /* no detection of hard edge;
                           right aligned conversion result;
                           software trigger;
                           one shot mode;
                           discharge on;
                           keep conversion result after read-out;
                           10bit resolution mode;
                           ADCATCNV0,1,2=L means no conversion;
                           ADCATCNV0,1,2=H means running conversion;
                           1/2 A/D Frequency configuration */
```

#### 4.2.4 A/D Converter Channel Group Register i (ADCA<sub>n</sub>CGi)

This register creates a scan list for the corresponding CG. The channels specified in the scan list are converted in ascending order.

In addition, ADCA<sub>n</sub>CG0.ADCAnDIAG can be used to enable or disable the diagnosis of A/D conversion that uses the reference voltage signal (ADDIAGOUT).

**Access** This register can be read or written in 32-bit units. Because this register has a master/slave configuration, a new A/D conversion channel can be specified for the master register during A/D conversion. The timing at which the master register value is transferred to the slave register is as follows:

- If CGi is not undergoing A/D conversion, the value is transferred one clock cycle (PCLK) after writing to the master register.
- If CGi is undergoing A/D conversion, the value is transferred when the CGi scan list conversion currently being executed ends.
- If the CGi stop trigger bit (the ADCAnSPI bit) is set after a write to this register, the value is transferred when A/D conversion stops.

**Address** <ADCA<sub>n</sub>\_base\_USER> + i × 4<sub>H</sub>

**Initial value** 0000 0000<sub>H</sub>. This register is initialized by any reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADCA <sub>n</sub> DIAG	0	0	0	0	0	0	0	ADCA <sub>n</sub> CGiS[23:16]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCA <sub>n</sub> CGiS[15:00]															
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 25-11 ADCA<sub>n</sub>CGi Register Contents

Bit Position	Bit Name	Description
31	ADCA <sub>n</sub> DIAG	This bit enables or disables the diagnostic A/D conversion that uses the reference voltage signal ADDIAGOUT and is executed at the end of the A/D conversion of CG0. 0: Disable A/D conversion that uses the ADDIAGOUT signal. 1: Convert the ADDIAGOUT signal. This bit can only be specified for ADCA <sub>n</sub> CG0. Clear this bit for the ADCA <sub>n</sub> CG1 and ADCA <sub>n</sub> CG2 registers.
23 to 00	ADCA <sub>n</sub> CGiS [23:00]	These bits specify the analog input signals to be converted for CGi. 0: Do not convert the analog input ADCA <sub>n</sub> Im. 1: Convert the analog input ADCA <sub>n</sub> Im. <b>Note</b> Clear bits corresponding to channels that are not provided by this microcontroller.

Figure 4.7 ADCA<sub>n</sub>CGi Register Format

Setting example

```
ADCA0CG0 = 0x00000001; /* conversion of ADDIAGOUT(AVdd) is not available;
ANI00 conversion */
```



### 4.2.5 A/D Converter Interrupt Control Register i (ADCA<sub>n</sub>IOC<sub>i</sub>)

The A/D conversion end interrupt INTADCA<sub>n</sub>T<sub>i</sub> can be generated when the A/D conversion of a certain channel has been completed.

This register specifies the channels for which the interrupt INTADCA<sub>n</sub>T<sub>i</sub> is generated on the completion of A/D conversion.

If ADCA<sub>n</sub>IOC<sub>i</sub> is cleared to 0000 0000H, the interrupt INTADCA<sub>n</sub>T<sub>i</sub> is automatically generated on the completion of A/D conversion of CG<sub>i</sub>.

**Access** This register can be read or written in 32-bit units. It can be written at any time, even when the A/D converter is enabled (by setting ADCA<sub>n</sub>CTL0.ADCA<sub>n</sub>CE to 1). The new value takes effect after the current A/D conversion of CG<sub>i</sub> has been completed.

**Address** <ADCA<sub>n</sub>\_base\_USER> + 0C<sub>H</sub> + i × 4<sub>H</sub>

**Initial value** 0000 0000<sub>H</sub>. This register is initialized by any reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADCA <sub>n</sub> CG0IDG	0	0	0	0	0	0	0	ADCA <sub>n</sub> CGi[23:16]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCA <sub>n</sub> CGi[15:00]															
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 25-12 ADCA<sub>n</sub>IOC<sub>i</sub> Register Contents

Bit Position	Bit Name	Description
31	ADCA <sub>n</sub> CG0IDG	This bit specifies whether the interrupt INTADCA <sub>n</sub> T <sub>i</sub> is generated on completion of the A/D conversion that uses the reference voltage when the diagnostic mode is enabled for CG0 (by setting ADCA <sub>n</sub> CG0.ADCA <sub>n</sub> DIAG to 1). 0: Do not generate the A/D conversion end interrupt INTADCA <sub>n</sub> T <sub>i</sub> . 1: Generate the A/D conversion end interrupt INTADCA <sub>n</sub> T <sub>i</sub> . This bit can only be specified for ADCA <sub>n</sub> IOC0. Clear this bit for the ADCA <sub>n</sub> IOC1 and ADCA <sub>n</sub> IOC2 registers. For details, see (1) "A/D conversion circuit diagnosis" on page 1685.
23 to 00	ADCA <sub>n</sub> CGi[23:00]	These bits specify whether the A/D conversion end interrupt INTADCA <sub>n</sub> T <sub>i</sub> is generated on A/D conversion completion of channel m. 0: Do not generate the A/D conversion end interrupt INTADCA <sub>n</sub> T <sub>i</sub> . 1: Generate the A/D conversion end interrupt INTADCA <sub>n</sub> T <sub>i</sub> . <b>Note</b> Clear bits corresponding to channels that are not provided by this microcontroller.

**Note** Because the ADCA<sub>n</sub>IOC<sub>i</sub> register is associated with the ADCA<sub>n</sub>CG<sub>i</sub> register, their buffer registers must be updated simultaneously. Because the update is performed when the ADCA<sub>n</sub>CG<sub>i</sub> register is written to, always write to the ADCA<sub>n</sub>IOC<sub>i</sub> register before the ADCA<sub>n</sub>CG<sub>i</sub> register when changing the interrupt generation for a CG.

Figure 4.8 ADCA<sub>n</sub>IOC<sub>i</sub> Register Format

Setting example

ADCA0IOC0 = 0x00000001; /\* ADCATINT0 does not output at the end of channel diag conversion;  
ADCATINT0 output at the end of channel 00 (CG0) conversion \*/

#### 4.2.6 A/D Converter Mode Control Register 0 (ADCACTL0)

This register enables or disables the A/D converter. In addition, it specifies the number of repetitions in the one-shot conversion mode and whether to generate error interrupt requests when an A/D conversion is overwritten before it is read.

**Access** This register can be read or written in 16-bit units.

**Address** <ADCA\_n\_base\_OS> + 100<sub>H</sub>

**Initial value** 0000<sub>H</sub>. This register is initialized by any reset.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	ADCA <sub>n</sub> OEM4	ADCA <sub>n</sub> OEM[3:1]			ADCA <sub>n</sub> OEM0	ADCA <sub>n</sub> CE	0	ADCA <sub>n</sub> SCT2 [1:0]		ADCA <sub>n</sub> SCT1 [1:0]		ADCA <sub>n</sub> SCT0 [1:0]	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 25-9 ADCACTL0 Register Contents (1/2)

Bit Position	Bit Name	Description
12	ADCA_n_OEM4	This bit specifies whether the error interrupt INTADCA_nTERR is generated when an A/D conversion result in the ADCA_n_LCR register is overwritten before it is read. 0: Generate the error interrupt INTADCA_nTERR when an A/D conversion result is overwritten. 1: Do not generate the error interrupt INTADCA_nTERR. For details, see (1) "Conversion result overwrite check function" on page 1682.
11 to 9	ADCA_n_OEM[3:1]	These bits specify whether the error interrupt INTADCA_nTERR is generated when an A/D conversion result in an ADCA_nBiCR register is overwritten before it is read. 0: Generate the error interrupt INTADCA_nTERR when an A/D conversion result is overwritten. 1: Do not generate the error interrupt INTADCA_nTERR. CGI is controlled by the ADCA_n_OEM(i+1) bit. For details, see (1) "Conversion result overwrite check function" on page 1682.

Figure 4.9 ADCACTL0 Register Format (1/2)

Table 25-9 ADCAnCTL0 Register Contents (2/2)

Bit Position	Bit Name	Description															
8	ADCAnOEM0	This bit specifies whether the error interrupt INTADCAnTERR is generated when an A/D conversion result in the ADCAnCmCR register is overwritten before it is read. 0: Generate the error interrupt INTADCAnTERR when an A/D conversion result is overwritten. 1: Do not generate the error interrupt INTADCAnTERR. For details, see (1) "Conversion result overwrite check function" on page 1682.															
7	ADCAnCE	This bit enables or disables the A/D converter. 0: Disable the A/D converter. 1: Enable the A/D converter. Note that A/D conversion only starts when there is a hardware or software trigger (ADCAnTRGi.ADCAnSTTi) if ADCAnCTL0.ADCAnCE is set to 1. Also note that the A/D converter needs time to stabilize after it has been enabled. Start triggers are acknowledged even immediately after turning the power on. A/D conversion starts after the stabilization counter ADCAnCNT reaches 00 <sub>H</sub> .															
5 to 0	ADCAnSCTi[1:0]	These bits specify the number of scan list conversions for CG1, CG2, and CG0 while it is in the one-shot conversion mode. <table border="1"> <thead> <tr> <th>ADCAnSCTi1</th><th>ADCAnSCTi0</th><th>Number of CGI Scan List Conversions</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>2</td></tr> <tr> <td>1</td><td>0</td><td>3</td></tr> <tr> <td>1</td><td>1</td><td>4</td></tr> </tbody> </table>	ADCAnSCTi1	ADCAnSCTi0	Number of CGI Scan List Conversions	0	0	1	0	1	2	1	0	3	1	1	4
ADCAnSCTi1	ADCAnSCTi0	Number of CGI Scan List Conversions															
0	0	1															
0	1	2															
1	0	3															
1	1	4															

Figure 4.10 ADCAnCTL0 Register Format (2/2)

Setting example

```
ADCA0CTL0 = 0x0080;
/* ADCATERR which is generated by ADCA0LCR register overwrite admitted;
ADCATERR which is generated by ADCA0DBiCR register overwrite admitted;
ADCATERR which is generated by ADCA0CmCR register overwrite admitted;
A/D Controller enable ON;
1-time conversion of CG0 scanlist(channel 00) */
```

4.2.7 A/D Converter Software Trigger Register i (ADCA<sub>n</sub>TRGi)

This trigger register is the trigger register for starting the A/D conversion of CGi.

**Access** This register can be written in 8-bit units. When this register is read, 00<sub>H</sub> is always returned.

**Address** <ADCA<sub>n</sub>\_base\_USER> + A4<sub>H</sub> + i × 4<sub>H</sub>

**Initial value** 00<sub>H</sub>. This register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	ADCA <sub>n</sub> STTi
W	W	W	W	W	W	W	W

Table 25-19 ADCA<sub>n</sub>TRGi Register Contents

Bit Position	Bit Name	Description
0	ADCA <sub>n</sub> STTi	This bit starts the A/D conversion of CGi. 0: No function 1: Start the A/D conversion of CGi.

Figure 4.11 ADCA<sub>n</sub>TRGi Register Format

Setting example

```
ADCA0TRG0 = 0x01;    /* conversion start */
```



#### 4.2.8 A/D Conversion Result Registers (ADCA<sub>n</sub>LCR, ADCA<sub>n</sub>CmCR, and ADCA<sub>n</sub>DBiCR)

ADCA<sub>n</sub>LCR — A/D converter latest conversion result register

ADCA<sub>n</sub>CmCR — A/D converter conversion result register for channel m

ADCA<sub>n</sub>DBiCR — DMA buffer register of CGi

**Access** This register can be read in 32-bit units.

- The upper 16 bits store the A/D conversion result status.
- The lower 16 bits store the A/D conversion result.

**Address** <ADCA<sub>n</sub>\_base\_USER> + A0<sub>14</sub>

**Initial value** 0300 0000<sub>16</sub>. This register is initialized by any reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	ADCA <sub>n</sub> LCG[1:0]	ADCA <sub>n</sub> LER1	ADCA <sub>n</sub> LER0	ADCA <sub>n</sub> LUR	ADCA <sub>n</sub> LCN[4:0]					
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCA <sub>n</sub> LCR[15:00]															
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 25-23 ADCA<sub>n</sub>LCR Register Contents (1/2)

Bit Position	Bit Name	Description															
25, 24	ADCA <sub>n</sub> LCG[1:0]	These bits indicate the CG to which the conversion result stored in ADCA <sub>n</sub> LCR[15:00] belongs. <table> <tr> <th>ADCA<sub>n</sub> LCG1</th><th>ADCA<sub>n</sub> LCG0</th><th>Channel Group</th></tr> <tr> <td>0</td><td>0</td><td>CG0</td></tr> <tr> <td>0</td><td>1</td><td>CG1</td></tr> <tr> <td>1</td><td>0</td><td>CG2</td></tr> <tr> <td>1</td><td>1</td><td>None</td></tr> </table>	ADCA <sub>n</sub> LCG1	ADCA <sub>n</sub> LCG0	Channel Group	0	0	CG0	0	1	CG1	1	0	CG2	1	1	None
ADCA <sub>n</sub> LCG1	ADCA <sub>n</sub> LCG0	Channel Group															
0	0	CG0															
0	1	CG1															
1	0	CG2															
1	1	None															
23	ADCA <sub>n</sub> LER1	This bit indicates the overwrite error status. 0: Not overwritten 1: Overwritten This error flag is cleared by setting ADCA <sub>n</sub> STC2.ADCA <sub>n</sub> LERC1.															
22	ADCA <sub>n</sub> LER0	This bit indicates the status of the A/D conversion result limit comparison. 0: The conversion results are within the specified range. 1: The conversion results are not within the specified range. This error flag is cleared by setting ADCA <sub>n</sub> STC2.ADCA <sub>n</sub> LERC0.															
21	ADCA <sub>n</sub> LUR	This bit indicates the update status of the A/D conversion result. 0: The A/D conversion result has been read from the ADCA <sub>n</sub> LCR register. 1: The A/D conversion result is new and has not been read from the ADCA <sub>n</sub> LCR register. This bit is cleared by reading it.															
20 to 16	ADCA <sub>n</sub> LCN[4:0]	These bits indicate the channel number to which the conversion result stored in the ADCA <sub>n</sub> LCR[15:00] bits belongs. 00001 × m = CHm															

Figure 4.12 ADCA<sub>n</sub>LCR Register Format (1/2)

Table 25-23 ADCAnLCR Register Contents (2/2)

Bit Position	Bit Name	Description			
15 to 0	ADCAnLCR [15:00]	These bits indicate the A/D conversion result. The resolution and alignment depend on ADCAnCTL1.ADCAnCTYP and ADCAnCTL1.ADCAnCRAC as follows:			
		ADCAnCTL1.ADCAnCTYP	ADCAnCTL1.ADCAnCRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position
		0	0	12-bit resolution, right-aligned	[11:00] of ADCAnLCR[15:00]
		0	1	12-bit resolution, left-aligned	[15:04] of ADCAnLCR[15:00]
		1	0	10-bit resolution, right-aligned	[09:00] of ADCAnLCR[15:00]
		1	1	10-bit resolution, left-aligned	[15:06] of ADCAnLCR[15:00]

**Note** When A/D conversion is performed by using the internal reference voltage, the A/D conversion result is stored in the ADCAnDGCR register, not in the ADCAnLCR, ADCAnCmCR, and ADCAnDBiCR registers. (For details, see (4) "ADCAnDBiCRL – DMA buffer register of CGi (product dependent)" on page 1722.)

Figure 4.13 ADCAnLCR Register Format (2/2)

**Access** This register can be read in 32-bit units.

- The upper 16 bits store the A/D conversion result status.
- The lower 16 bits store the A/D conversion result.

**Address** <ADCA<sub>n</sub>\_base\_USER> + 3C<sub>H</sub> + m × 4<sub>H</sub>

**Initial value** 0300 0000<sub>H</sub> + m × 0001 0000<sub>H</sub>. This register is initialized by any reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	ADCA <sub>n</sub> CmCG[1:0]	ADCA <sub>n</sub> CmER1	ADCA <sub>n</sub> CmER0	ADCA <sub>n</sub> CmUR	ADCA <sub>n</sub> CmCN[4:0]					
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCA <sub>n</sub> CmCR[15:00]															
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

- Notes**
1. The functions of each bit are the same as those of the ADCA<sub>n</sub>LCR register, except that here they affect the latest A/D conversion result for a specific channel instead of the latest A/D conversion results for all channels. (For details, see Table 25-23 "ADCA<sub>n</sub>LCR Register Contents" on page 1716.)
  2. After a reset, the ADCA<sub>n</sub>CmCG[1:0] bits are set to 11<sub>B</sub>.
  3. If ADCA<sub>n</sub>CTL1.ADCA<sub>n</sub>RCL is cleared, the A/D conversion result in the ADCA<sub>n</sub>CmCR[15:00] bits is kept until it is overwritten by the next A/D conversion result.  
If ADCA<sub>n</sub>CTL1.ADCA<sub>n</sub>RCL is set, the ADCA<sub>n</sub>CmCR[15:00] bits are cleared by reading them.

Table 25-24 ADCA<sub>n</sub>CmCR Register Contents (1/2)

Bit Position	Bit Name	Description															
25, 24	ADCA <sub>n</sub> CmCG [1:0]	These bits indicate the CG to which the conversion result stored in ADCA <sub>n</sub> CmCR[15:00] belongs. <table border="1"> <thead> <tr> <th>ADCA<sub>n</sub> CmCG1</th><th>ADCA<sub>n</sub> CmCG0</th><th>Channel Group</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>CG0</td></tr> <tr> <td>0</td><td>1</td><td>CG1</td></tr> <tr> <td>1</td><td>0</td><td>CG2</td></tr> <tr> <td>1</td><td>1</td><td>None</td></tr> </tbody> </table>	ADCA <sub>n</sub> CmCG1	ADCA <sub>n</sub> CmCG0	Channel Group	0	0	CG0	0	1	CG1	1	0	CG2	1	1	None
ADCA <sub>n</sub> CmCG1	ADCA <sub>n</sub> CmCG0	Channel Group															
0	0	CG0															
0	1	CG1															
1	0	CG2															
1	1	None															

Figure 4.14 ADCA<sub>n</sub>CmCR Register Format (1/2)

Table 25-24 ADCAnCmCR Register Contents (2/2)

Bit Position	Bit Name	Description																				
23	ADCAnCmER1	This bit indicates the overwrite error status. 0: Not overwritten 1: Overwritten This error flag reflects the value of ADCAnSTR1.ADCAnOWEm and is cleared by setting ADCAnSTC1.ADCAnQWECm.																				
22	ADCAnCmER0	This bit indicates the status of the A/D conversion result limit comparison. 0: The conversion results are within the specified range. 1: The conversion results are not within the specified range. This error flag reflects the value of ADCAnSTR0.ADCAnRCEm and is cleared by setting ADCAnSTC0.ADCAnRCECm.																				
21	ADCAnCmUR	This bit indicates the update status of the A/D conversion result. 0: The A/D conversion result has been read from the ADCAnCmCR register. 1: The A/D conversion result is new and has not been read from the ADCAnCmCR register. This bit is cleared by reading it.																				
20 to 16	ADCAnCmCN [4:0]	These bits indicate the channel number to which the conversion result stored in the ADCAnCmCR[15:00] bits belongs. $00001 \times m = CHm$																				
15 to 0	ADCAnCmCR [15:00]	These bits indicate the A/D conversion result. The resolution and alignment depend on ADCAnCTL1.ADCAnCTYP and ADCAnCTL1.ADCAnCRAC as follows: <table><tr><th>ADCAnCTL1.ADCAnCTYP</th><th>ADCAnCTL1.ADCAnCRAC</th><th>Resolution and Alignment</th><th>A/D Conversion Result Value Bit Position</th></tr><tr><td>0</td><td>0</td><td>12-bit resolution, right-aligned</td><td>[11:00] of ADCAnCmCR[15:00]</td></tr><tr><td>0</td><td>1</td><td>12-bit resolution, left-aligned</td><td>[15:04] of ADCAnCmCR[15:00]</td></tr><tr><td>1</td><td>0</td><td>10-bit resolution, right-aligned</td><td>[09:00] of ADCAnCmCR[15:00]</td></tr><tr><td>1</td><td>1</td><td>10-bit resolution, left-aligned</td><td>[15:06] of ADCAnCmCR[15:00]</td></tr></table>	ADCAnCTL1.ADCAnCTYP	ADCAnCTL1.ADCAnCRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position	0	0	12-bit resolution, right-aligned	[11:00] of ADCAnCmCR[15:00]	0	1	12-bit resolution, left-aligned	[15:04] of ADCAnCmCR[15:00]	1	0	10-bit resolution, right-aligned	[09:00] of ADCAnCmCR[15:00]	1	1	10-bit resolution, left-aligned	[15:06] of ADCAnCmCR[15:00]
ADCAnCTL1.ADCAnCTYP	ADCAnCTL1.ADCAnCRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position																			
0	0	12-bit resolution, right-aligned	[11:00] of ADCAnCmCR[15:00]																			
0	1	12-bit resolution, left-aligned	[15:04] of ADCAnCmCR[15:00]																			
1	0	10-bit resolution, right-aligned	[09:00] of ADCAnCmCR[15:00]																			
1	1	10-bit resolution, left-aligned	[15:06] of ADCAnCmCR[15:00]																			

**Note** When A/D conversion is performed by using the internal reference voltage, the A/D conversion result is stored in the ADCAnDGCR register, not in the ADCAnLCR, ADCAnCmCR, and ADCAnDBiCR registers. (For details, see (4) "ADCAnDBiCRL – DMA buffer register of CGi (product dependent)" on page 1722.)

Figure 4.15 ADCAnCmCR Register Format (2/2)

**Access** This register can be read in 32-bit units.

- The upper 16 bits store the A/D conversion result status.
- The lower 16 bits store the A/D conversion result.

**Address** <ADCA<sub>n</sub>\_base\_USER> + C4<sub>H</sub> + i × 4<sub>H</sub>

**Initial value** 0000 0000<sub>H</sub> + i × 0100 0000<sub>H</sub>. This register is initialized by any reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	ADCA <sub>n</sub> DBiCG[1:0]		ADCA <sub>n</sub> DBiER1	ADCA <sub>n</sub> DBiER0	ADCA <sub>n</sub> DBiUR	ADCA <sub>n</sub> DBiCN[4:0]				
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCA <sub>n</sub> DBiCR[15:00]															
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Note** The functions of each bit are the same as those of the ADCA<sub>n</sub>LCR register, except that here they affect the latest A/D conversion result for CG<sub>i</sub> instead of the latest A/D conversion results for all CGs. (For details, see Table 25-23 "ADCA<sub>n</sub>LCR Register Contents" on page 1716.)

Table 25-25 ADCA<sub>n</sub>DBiCR Register Contents (1/2)

Bit Position	Bit Name	Description															
25, 24	ADCA <sub>n</sub> DBiCG [1:0]	<p>These bits indicate the CG to which the conversion result stored in ADCA<sub>n</sub>DBiCR[15:00] belongs.</p> <table> <tr> <th>ADCA<sub>n</sub> DBiCG1</th><th>ADCA<sub>n</sub> DBiCG0</th><th>Channel Group</th></tr> <tr> <td>0</td><td>0</td><td>CG0</td></tr> <tr> <td>0</td><td>1</td><td>CG1</td></tr> <tr> <td>1</td><td>0</td><td>CG2</td></tr> <tr> <td>1</td><td>1</td><td>None</td></tr> </table> <p>The values of these bits are fixed because the conversion results and status of the same CG are always saved.</p>	ADCA <sub>n</sub> DBiCG1	ADCA <sub>n</sub> DBiCG0	Channel Group	0	0	CG0	0	1	CG1	1	0	CG2	1	1	None
ADCA <sub>n</sub> DBiCG1	ADCA <sub>n</sub> DBiCG0	Channel Group															
0	0	CG0															
0	1	CG1															
1	0	CG2															
1	1	None															
23	ADCA <sub>n</sub> DBiER1	<p>This bit indicates the overwrite error status.</p> <p>0: Not overwritten 1: Overwritten</p> <p>This error flag is cleared by setting ADCA<sub>n</sub>STC2.ADCA<sub>n</sub>DBiERC1.</p>															
22	ADCA <sub>n</sub> DBiER0	<p>This bit indicates the status of the A/D conversion result limit comparison.</p> <p>0: The conversion results are within the specified range. 1: The conversion results are not within the specified range.</p> <p>This error flag is cleared by setting ADCA<sub>n</sub>STC2.ADCA<sub>n</sub>DBiERC0.</p>															
21	ADCA <sub>n</sub> DBiUR	<p>This bit indicates the update status of the A/D conversion result.</p> <p>0: The A/D conversion result has been read from the ADCA<sub>n</sub>DBiCR register. 1: The A/D conversion result is new and has not been read from the ADCA<sub>n</sub>DBiCR register.</p> <p>This bit is cleared by reading it.</p>															

Figure 4.16 ADCA<sub>n</sub>DBiCR Register Format (1/2)



Table 25-25 ADCAnDBiCR Register Contents (2/2)

Bit Position	Bit Name	Description																				
20 to 16	ADCAnDBiCN [4:0]	These bits indicate the channel number to which the conversion result stored in the ADCAnDBiCR[15:00] bits belongs. $00001 \times m = CHm$																				
15 to 0	ADCAnDBiCR [15:00]	These bits indicate the A/D conversion result. The resolution and alignment depend on ADCAnCTL1.ADCAnCTYP and ADCAnCTL1.ADCAnCRAC as follows:																				
		<table><tr><th>ADCAnCTL1.ADCAnCTYP</th><th>ADCAnCTL1.ADCAnCRAC</th><th>Resolution and Alignment</th><th>A/D Conversion Result Value Bit Position</th></tr><tr><td>0</td><td>0</td><td>12-bit resolution, right-aligned</td><td>[11:00] of ADCAnDBiCR[15:00]</td></tr><tr><td>0</td><td>1</td><td>12-bit resolution, left-aligned</td><td>[15:04] of ADCAnDBiCR[15:00]</td></tr><tr><td>1</td><td>0</td><td>10-bit resolution, right-aligned</td><td>[09:00] of ADCAnDBiCR[15:00]</td></tr><tr><td>1</td><td>1</td><td>10-bit resolution, left-aligned</td><td>[15:06] of ADCAnDBiCR[15:00]</td></tr></table>	ADCAnCTL1.ADCAnCTYP	ADCAnCTL1.ADCAnCRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position	0	0	12-bit resolution, right-aligned	[11:00] of ADCAnDBiCR[15:00]	0	1	12-bit resolution, left-aligned	[15:04] of ADCAnDBiCR[15:00]	1	0	10-bit resolution, right-aligned	[09:00] of ADCAnDBiCR[15:00]	1	1	10-bit resolution, left-aligned	[15:06] of ADCAnDBiCR[15:00]
ADCAnCTL1.ADCAnCTYP	ADCAnCTL1.ADCAnCRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position																			
0	0	12-bit resolution, right-aligned	[11:00] of ADCAnDBiCR[15:00]																			
0	1	12-bit resolution, left-aligned	[15:04] of ADCAnDBiCR[15:00]																			
1	0	10-bit resolution, right-aligned	[09:00] of ADCAnDBiCR[15:00]																			
1	1	10-bit resolution, left-aligned	[15:06] of ADCAnDBiCR[15:00]																			

**Note** When A/D conversion is performed by using the internal reference voltage, the A/D conversion result is stored in the ADCAnDGCR register, not in the ADCAnLCR, ADCAnCmCR, ADCAnDBiCR, and ADCAnDBiCRL registers.  
(For details, see (5) "ADCAnDGCR – Diagnostic conversion result register" on page 1723.)

Figure 4.17 ADCAnDBiCR Register Format (2/2)

Setting examples

```
adc_result[0] = ADCA0LCR;          /* read converted result */
adc_result[1] = ADCA0C00CR;        /* read converted result */
adc_result[2] = ADCA0DB0CR;        /* read converted result */
```

### 4.3 Function Specifications

This section describes the specifications for the functions that are used by the sample program.

#### 4.3.1 Main Processing (main.c)

[Function Name]	main ()
[Function]	Calls necessary initialization functions before entering an infinite loop.
[Arguments]	None
[Return Value]	None
[Startup Method]	Enters the main function after hardware initialization.
[SFRs Used]	None
[Calling Function]	None
[Variables]	None
[File Name]	main.c
[Notes]	None

#### 4.3.2 Software Initialization Processing (initial.c)

[Function Name]	port_initial()
[Function]	Sets up ports and their mode.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	PFCE13, PFC13, PMC13, PM13
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

[Function Name]	cg_initial()
[Function]	Initializes the special clock frequency control register.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	SFRCTL3
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

[Function Name]	hbus_initial()
[Function]	Initializes the AHB bus
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	ETARCFG0, ETARADRS0, ETARMASK0
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

[Function Name]	board_initial()
[Function]	Sets up the initial state of the LEDs.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	P13
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

[Function Name]	ram_initial()
[Function]	Sets up the initial state of the user RAM.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	None
[Calling Function]	main()
[Variables]	adc_result[]
[File Name]	initial.c
[Notes]	None



### 4.3.3 Control Processing (adc\_control.c)

[Function Name]	adc_initial()
[Function]	Sets up the operation of the ADC.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	ICADCA0ERR, ICADCA0I0, ADCA0CNT, ADCA0CTL1, ADCA0CG0, ACA0IOC0, ADCA0TSEL0, ADCA0CTL2, ADCA0LL, ADCA0UL, ADCA0CTL0, ADCA0TRG0
[Calling Function]	main()
[Variables]	None
[File Name]	adc_control.c
[Notes]	None

### 4.3.4 Interrupt Processing (interrupt.c)

[Function Name]	int_adca0i0()
[Function]	Processes A/D conversion end interrupt.
[Arguments]	None
[Return Value]	None
[Startup Method]	Request INTADCA0I0 is present in an unmasked state.
[SFRs Used]	ADCA0LCR, ADCA0TRG0, ADCA0C00CR, ADCA0DB0CR, P13
[Calling Function]	None
[Variables]	adc_result[]
[File Name]	interrupt.c
[Notes]	None

[Function Name]	int_adca0err()
[Function]	Processes A/D conversion error interrupt.
[Arguments]	None
[Return Value]	None
[Startup Method]	Request INTADCA0ERR is present in an unmasked state.
[SFRs Used]	P13, ADCA0CTL0
[Calling Function]	None
[Variables]	None
[File Name]	interrupt.c
[Notes]	None

**Website and Support**

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Feb 13, 2012	—	First edition issued

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
  2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
  4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
  6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
  8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
  10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### **Renesas Electronics America Inc.**

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

#### **Renesas Electronics Canada Limited**

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

#### **Renesas Electronics Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### **Renesas Electronics Europe GmbH**

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

#### **Renesas Electronics (China) Co., Ltd.**

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### **Renesas Electronics (Shanghai) Co., Ltd.**

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

#### **Renesas Electronics Hong Kong Limited**

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

#### **Renesas Electronics Taiwan Co., Ltd.**

13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### **Renesas Electronics Singapore Pte. Ltd.**

1 harbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

#### **Renesas Electronics Malaysia Sdn.Bhd.**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### **Renesas Electronics Korea Co., Ltd.**

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141