Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8/300H Tiny Series

Transition from Sleep Mode to Subactive Mode

Introduction

This LSI goes from sleep mode to subactive mode.

Target Device

H8/3664

Contents

1.	Specifications	. 2
2.	Description of Functions Used	. 2
3.	Description of Operations	. 4
4.	Description of Software	. 5
5.	Flowcharts	. 8
6.	Program Listing	10

1. Specifications

- This LSI goes from sleep mode to subactive mode.
- To enter sleep mode from active mode, after clearing the SSBY bit to 0 in SYSCR1, and clearing the SMSEL and DTON bits to 0 and setting the LSON bit to 1 in SYSCR2, a SLEEP instruction is executed.
- A timer A interrupt request is generated after this LSI enters sleep mode, and this causes this LSI to enter subactive mode.
- After the number of times a timer A interrupt has been requested is counted in subactive mode, a transition to sleep mode is made again.
- A timer A interrupt is requested every 0.5 s. The timer A interrupt handling alternately turns on and off the LEDs every 0.5 s.
- Subactive mode is cleared by a direct transition to active mode 60 s after a timer A interrupt has been requested for the 120th time.
- The LED is connected to the P74 output pin of port 7.

2. Description of Functions Used

In this sample task, this LSI goes from sleep mode to subactive mode, both which are power-down modes. Figure 1 shows a diagram of the transition from sleep mode to subactive mode. The sleep mode and subactive mode functions are described below.

- This LSI goes from active mode to sleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 and the SMSEL and DTON bits in SYSCR2 are all cleared to 0, and the LSON bit in SYSCR2 is set to 1.
- In sleep mode, CPU operation is halted but the on-chip peripheral modules function at the clock frequency set by the MA2, MA1, and MA0 bits in SYSCR2. CPU register contents are retained.
- Sleep mode is cleared by any interrupt (timer A, timer V, timer W, IRQ3 to IRQ0, WKP5 to WKP0, watchdog timer, SCI3, I²C, or A/D converter) or by input at the RES pin.
- In the case of clearing sleep mode with an interrupt, when an interrupt is requested, sleep mode is cleared and interrupt handling starts.
- In this sample task, a timer A interrupt is used to clear sleep mode. After sleep mode is cleared, a transition is made to subactive mode.
- If a SLEEP instruction is executed while the SSBY bit is set to X (either 1 or 0) in SYSCR1, and the SMSEL bit is set to X (either 1 or 0), the LSON bit is cleared to 0, and the DTON bit is set to 1 in SYSCR2 in subactive mode, a direct transition is made to active mode after the waiting time set in the STS2 to STS0 bits in SYSCR1 has elapsed.
- The oscillation stabilization waiting time after standby mode is cleared is set by the STS2 to STS0 bits in SYSCR1.
- Sleep mode is not cleared if the I bit in the condition code register (CCR) is set to 1 or the requested interrupt is disabled in the corresponding interrupt enable register.
- In using the RES pin to initiate the transition from sleep mode, the IC enters the reset state and cancels sleep mode when a low level is placed on the RES pin. Once the pulse generator output has become stable, the RES pin is driven high, after which the CPU starts reset exception handling. Since system clock signals are supplied to the entire LSI as soon as the system clock pulse generator starts functioning, the RES pin must be kept low until the pulse generator output is stable.
- In this sample task, the operating frequency is 16 MHz, and the waiting time is 131,072 states (oscillation stabilization waiting time: 8.2 ms).






Figure 1 Transitions to and from Sleep Mode and Subactive Mode

Table 1 lists the function allocation for this sample task. The functions listed in table 1 are allocated for a transition from sleep mode to subactive mode.

Table 1 Function Allocation

Description
Controls power-down mode
Controls power-down mode
Sets P74 output pin function
Stores P74 output pin data
LED output pin
Selects the clock time-base function for timer A and sets the TCA overflow cycle
8-bit up-counter that overflows every 0.5 s by the clock time-base function
Indicates whether or not a timer A interrupt request is issued
Enables timer A interrupt requests



3. Description of Operations

Figure 2 shows this sample task's principle of operation. The hardware and software processing shown in figure 2 performs a transition from sleep mode to subactive mode.




Figure 2 Operation Principle: Transition from Sleep Mode to Subactive Mode



4. Description of Software

4.1 Description of Modules

Table 2 describes the software used in this sample task.

Table 2Description of Modules

Module Name	Label Name	Function
Main routine	main	Sets timer A interrupts and port 7, enables interrupts, transits from
		sleep mode to subactive mode, and disables timer A interrupts.
LED control	taint	During the timer A interrupt handling routine, controls the LED.
Direct transition	dtint	During the direct transition interrupt handling routine, clears the direct
		transition interrupt request flag.

4.2 Description of Armuments

No arguments are used in this sample task.

4.3 Description of Internal Registers

Table 3 describes the internal registers used in this sample task.

Table 3 Description of Internal Registers

Register Name		Function	Address	Setting
ТМА		Timer mode register A:	H'FFA6	H'19
		When TMA is set to H'19, timer A is set to clock time-		
		base, and the TCA overflow cycle to 0.5 s.		
TCA		Timer counter A:	H'FFA7	H'00
		8-bit counter that overflows every 0.5 s by clock time-		
		base and has clock input of PSW output clock		
PDR7	P74	Port data register 7 (port data register 74):	H'FFDA	
		When P74 is cleared to 0, the P74 pin output level is low	Bit 4	1
		When P74 is set to 1, the P74 pin output level is high.		
PCR7	PCR74	Port control register 7 (port control register 74):	H'FFEA	
		When PCR74 is set to 1, the P74 pin functions as an	Bit 4	1
		output pin.		



Table 3 Description of Internal Registers (cont)

Register Name		Function	Address	Setting
SYSCR1	SSBY	System control register 1 (software standby): When SSBY is cleared to 0, after execution of a SLEEP instruction in active mode, a transition is made to sleep mode or subsleep mode, and after execution of a SLEEP instruction in subactive mode, a direct transition is made to active mode.	H'FFF0 Bit 7	0
SYSCR2	STS2 STS1 STS0 2 SMSEL	System control register 1 (standby timer select 2 to 0): When STS2 is set to 1 and STS1 and STS0 are both cleared to 0, the wait time is set to 131.072 states. System control register 2 (sleep mode selection):	H'FFF0 Bit 6 Bit 5 Bit 4 H'FFF1	STS2 = 1 STS1 = 0 STS0 = 0
		When SMSEL is cleared to 0, sleep mode or subsleep mode is selected as the mode to transit to after execution of a SLEEP instruction.	Bit 7 1	0
	LSON	System control register 2 (low speed on flag): When LSON is set to 1, sleep mode, subsleep mode, or active mode (direct transition) is selected as the mode to transit to after execution of a SLEEP instruction.	H'FFF1 Bit 6	1
	DTON	System control register 2 (direct transfer on flag): When DTON is cleared to 0, sleep mode, subsleep mode, or standby mode is selected as the mode to transi to after execution of a SLEEP instruction.		0
	MA2 MA1 MA0	System control register 2 (active mode clock select 2 to 0:) When MA2 is cleared to 0, and MA1 and MA0 are both set to 1, ϕ OSC is selected as the clock in active mode.	H'FFF1 Bit 4 Bit 3 Bit 2	MA2 = 0 MA1 = 1 MA0 = 1
	SA1 SA0	System control register 2 (subactive mode clock select 1 and 0:) When SA1 and SA0 are both cleared to 0, ϕ w/8 is selected as the CPU operating clock in subactive mode.	Bit 1 Bit 0	SA1 = 0 SA0 = 0
IENR1	IENDT	Interrupt enable register 1 (direct transition interrupt enable): When IENDT is cleared to 0, direct transition interrupt requests are disabled. When IENDT is set to 1, direct transition interrupt requests are enabled.	H'FFF4 Bit 7	1
	IENTA	Interrupt enable register 1 (timer A interrupt enable): When IENTA is cleared to 0, timer A interrupt requests are disabled. When IENTA is set to 1, timer A interrupt requests are enabled.	H'FFF4 Bit 6	1



Table 3 Description of Internal Registers (cont)

Register Name		Function		Setting	
IRR1	IRRDT	Interrupt request register 1 (direct transition interrupt request flag):	H'FFF6 Bit 7	0	
		When IRRDT is cleared to 0, no direct transition interrup is requested. When IRRDT is set to 1, a direct transition interrupt is		0	
		requested.			
	IRRTA	Interrupt request register 1 (timer A interrupt request	H'FFF6		
		flag):	Bit 6	0	
		When IRRTA is cleared to 0, no timer A interrupt is requested.			
		When IRRTA is set to 1, a timer A interrupt is requested.			

4.4 Description of RAM

Table 4 describes the RAM used in this sample task.

Table 4 Description of RAM

Label Name		Function	Address	Used in
counter_a		Down-counter for counting the number of timer A interrupts	H'FB80	Main routine
USRF	LDONF	Flag for judging on/off of the LED	H'FB81 Bit 0	LED control



5. Flowcharts




Figure 3 Flowchart for Main Routine






Figure 4 Flowchart for Timer A Interrupt Handling Routine




Figure 5 Flowchart for Direct Transition Interrupt Handling Routine



6. Program Listing

INIT.SRC (Program listing)

```
.EXPORT _INIT
.IMPORT _main
;
.SECTION P,CODE
_INIT:
MOV.W #H'FF80,R7
LDC.B #B'10000000,CCR
JMP @_main
;
.END
```

/**************************************	*********/
/*	* /
/* H8/300H Tiny Series -H8/3664-	* /
/* Application Note	* /
/*	* /
/* 'Transition to Sleep Mode \rightarrow Sub Active Mode '	* /
/*	* /
/* Function	* /
/* : Power-Down Mode	* /
/* Sleep Mode \rightarrow Sub Active Mode	* /
/*	* /
/* External Clock : 16MHz	* /
/* Internal Clock : 16MHz	* /
/* Sub Clock : 32.768kHz	* /
/*	* /
/**************************************	*********/

#include <machine.h>



<pre>/* Symbol Definition */ /**********************************</pre>	/********	******	******/	
<pre>/************************************</pre>	,		,	
<pre>struct BIT { unsigned char b7:1; / / bit7 */ unsigned char b7:1; / / bit7 */ unsigned char b5:1; / bit7 */ unsigned char b5:1; / bit5 */ unsigned char b5:1; / bit5 */ unsigned char b5:1; / bit2 */ unsigned char b2:1; / bit2 */ unsigned char b2:1; / bit2 */ unsigned char b0:1; / bit0 */ define PDR7_BIT (*(struct BIT *)0xFFDA) /* Port Data Register 7 bit4 */ define SSSCEL_BIT.b1 // Curvut BIT *)0xFFDO /* System Control Register 1 */ define STS0 SYSCEL_BIT.b5 /* Standby Timer Select 1 */ define STS0 SYSCEL_BIT.b5 /* Standby Timer Select 1 */ define STS0 SYSCEL_BIT.b5 /* Standby Timer Select 1 */ define STS0 SYSCEL_BIT.b5 /* DiscodDrial Register 2 */ define STS0 SYSCEL_BIT.b5 /* DiscodDrial Register 2 */ define STS0 SYSCEL_BIT.b5 /* DiscodDrial Register 2 */ define STS0 SYSCEL_BIT.b5 /* DiscodTrial Register 1 */ define STS0 SYSCEL_BIT.b5 /* DiscodTrial Register 1 */ define STS0 SYSCEL_BIT.b2 /* DiscodTrial Register 1 */ define STS0 SYSCEL_BIT.b1 /* System Control Register 1 */ define STS0 S</pre>	,			
<pre>unsigned char b7:1; /* bit7 */ unsigned char b6:1; /* bit6 */ unsigned char b6:1; /* bit6 */ unsigned char b7:1; /* bit5 */ unsigned char b7:1; /* bit3 */ unsigned char b7:1; /* bit1 */ unsigned char b7:1; /* bit1 */ unsigned char b7:1; /* bit0 */ }; define TCA *(volatile unsigned char *)0xFFA6 /* Timer Mode Register A */ idefine FCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ idefine FCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ idefine FCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ idefine FCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ idefine FCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ idefine FCA *(volatile unsigned char *)0xFFA7 /* Tot Data Fegister 7 bit4 */ idefine SCA *(volatile unsigned char *)0xFFA7 /* Tot Data Fegister 7 bit4 */ idefine SSCA *(volatile unsigned char *)0xFFA7 /* System Control Register 7 bit4 */ idefine SSSCA *(volatile unsigned char *)0xFFA7 /* System Control Register 1 */ idefine SSSCA *(volatile unsigned char *)0xFFA7 /* System Control Register 1 */ idefine SSSCA *(volatile unsigned char *)0xFFF1 /* System Control Register 1 */ idefine SSSCA *(volatile unsigned char *)0xFFF1 /* System Control Register 2 */ idefine SSSCA *(volatile unsigned char *)0xFFF1 /* System Control Register 2 */ idefine SSSCA *(volatile unsigned char *)0xFFF1 /* System Control Register 2 */ idefine SSSCA_*(volatile unsigned char *)0xFFF1 /* System Control Register 2 */ idefine SSSCA_*(volatile unsigned char *)0xFFF1 /* System Control Register 2 */ idefine SSSCA_\$SST.BT.b3 /* bit9 */ bit9 */ idefine SSSCA_\$SST.BT.b3 /* bit9 */ bit9 */ bit9 */ idefine SSSCA_*(volatile unsigned char *)0xFFF1 /* System Control Register 1 */ idefine SSSCA_*(volatile unsigned char *)0xFFF1 /* System Control Register 2 */ idefine SSSCA_\$SST.BT.b3 /* bit9 */ bit9 */ idefine SSSC</pre>			,	
<pre>unsigned char b6:1; /* b1t6 */ unsigned char b5:1; /* b1t5 */ unsigned char b5:1; /* b1t5 */ unsigned char b5:1; /* b1t5 */ unsigned char b5:1; /* b1t3 */ unsigned char b5:1; /* b1t1 */ unsigned char b0:1; /* b1t1 */ define TCA */ volatile unsigned char *) 0xFFA7 /* Timer Counter A */ */ define FCA7 # CAR_BIT.b4 /* Port Data Register 7 */ */ define SYSCR1_BIT.b4 /* Port Control Register 7 */ */ define SYSCR1_BIT (*(struct BIT *)0xFFA0 /* System Control Register 1 */ */ define SYSCR1_BIT (*(struct BIT *)0xFFA0 /* System Control Register 1 */ */ define STS1_SYSCR1_BIT.b5 /* Standby Timer Select 1 */ */ define STS0_SYSCR1_BIT.b4 /* Noise Flimination Sampling Frequency Select */ */ define STS0_SYSCR2_BIT.b3 /* Noise Flimination Sampling Frequency Select */ */ define SYSCR2_BIT (*(struct BIT *)0xFFA1 /* System Control Register 2 */ */ define SYSCR2_BIT.b3 /* Noise Flimination Sampling Frequency Select */ */ define SNSCR2_BIT.b3 /* Noise Flimination Sampling Frequency Select */ */ define SNSCR2_BIT.b3 /* Noise Flimination Sampling Frequency Select */ */ define SNSCR2_BIT.b3 /* Noise Flimination Sampling Frequency Select */ */ define MA1_SYSCR2_BIT.b3 /* Noise Flimination Sampling Frequency Select */ */ define SA0_SYSCR2_BIT.b3 /* Noise Flimination Sampling Frequency */ */ define SA1_SYSCR2_BIT.b3 /* Noise Flimination Sampling */ */ */ */ define SA1_SYSCR2_BIT.b3 /* Noise Flimination Sampling */ */ */ */ */ */ */ */ */ */ */ */ */ *</pre>		ar h7.1. /* hi+7 */		
<pre>unsigned char b5:1; /* b1t5 */ unsigned char b5:1; /* b1t4 */ unsigned char b5:1; /* b1t4 */ unsigned char b5:1; /* b1t3 */ unsigned char b5:1; /* b1t1 */ unsigned char b5:1; /* b1t0 */ tdefine TCA *(volatle unsigned char *) 0xFFA7 /* Timer Counter A */ define P74 P587_BTT (*(struct B17 *) 0xFFAA) /* Port Data Register 7 b1t4 */ tdefine FCR74 FCR7_BTT.b4 /* Port Control Register 7 */ tdefine SYSCR1_BTT.b4 /* Port Control Register 1 */ tdefine SYSCR1_BTT.b4 /* Port Control Register 1 */ tdefine STS2 SYSCR1_BTT.b5 /* Standby Timer Select 1 */ tdefine STS2 SYSCR1_BTT.b5 /* Standby Timer Select 2 */ tdefine STS1 SYSCR1_BTT.b5 /* Standby Timer Select 1 */ tdefine STS1 SYSCR1_BTT.b5 /* Standby Timer Select 1 */ tdefine STS2 SYSCR1_BTT.b5 /* Standby Timer Select 2 */ tdefine STS2 SYSCR1_BTT.b5 /* Standby Timer Select 2 */ tdefine STS2 SYSCR1_BTT.b5 /* Standby Timer Select 2 */ tdefine STS2 SYSCR1_BTT.b5 /* Standby Timer Select 1 */ tdefine SISCR2_BTT (*(struct BIT *)0xFFF1) /* System Control Register 2 */ tdefine SISCR2_BTT (*(struct BIT *)0xFF1) /* System Control Register 2 */ tdefine SISCR2_BTT (*(struct BIT *)0xFF1) /* System Control Register 2 */ tdefine MA1 SYSCR2_BT1.b3 /* Noise Plinination Sampling Frequency Select 1 */ tdefine SA0 SYSCR2_BT1.b3 /* Subactive Mode Clock Select 1 */ tdefine SA1 SYSCR2_BT1.b3 /* Subactive Mode Clock Select 1 */ tdefine IENNT IENN_BT1.b5 /* Subactive Mode Clock Select 1 */ tdefine IENNT IENN_BT1.b5 /* Subactive Mode Clock Select 1 */ tdefine IENNT IENN_BT1.b5 /* Subactive Mode Clock Select 1 */ tdefine IENNT IENN_BT1.b5 /* Subactive Mode Clock Select 1 */ tdefine IENNT IENN_BT1.b5 /* Subactive Mode Clock Select</pre>	-			
<pre>unsigned char b4:1; /* bit4 */ unsigned char b5:1; /* bit3 */ unsigned char b5:1; /* bit2 */ unsigned char b5:1; /* bit1 */ unsigned char b5:1; /* bit0 */); define TCA *(volatile unsigned char *) 0XFFA6 /* Timer Mode Register A */ define TCA *(volatile unsigned char *) 0XFFA7 /* Timer Counter A */ define FCR7_BIT (*(struct BIT *) 0XFFAA) /* Fort Data Register 7 */ define FCR7_BIT (*(struct BIT *) 0XFFAA) /* Fort Data Register 7 */ define FCR7_BIT (*(struct BIT *) 0XFFAA) /* Fort Control Register 7 */ define FCR7_BIT (*(struct BIT *) 0XFFAA) /* Fort Control Register 7 */ define FCR7_BIT (*(struct BIT *) 0XFFFAA) /* Fort Control Register 7 */ define FCR7_BIT (*(struct BIT *) 0XFFFAA) /* Fort Control Register 1 */ define SISSCR1 *(volatile unsigned char *) 0XFFFO /* System Control Register 1 */ define SISSCR1 *(volatile unsigned char *) 0XFFFA /* Software Standby */ define SISSCR1 ST(*(struct BIT *) 0XFFFAA) /* Software Standby 1*/ define SISSCR1 ST(*(struct BIT *) 0XFFFAA) /* Standby Timer Select 2 */ define SISSCR SIGNEL_BIT.b6 /* Standby Timer Select 1 */ define SISSCR SIGNEL_BIT.b5 /* Standby Timer Select 2 */ define SISSCR *(volatile unsigned char *) 0XFFF1 /* System Control Register 2 */ define SISSCR *(volatile unsigned char *) 0XFFF1 /* System Control Register 2 */ define SISSCR *(volatile unsigned char *) 0XFFF1 /* System Control Register 2 */ define SISCR2 *(volatile unsigned char *) 0XFFF1 /* System Control Register 2 */ define DION SISCR2_BIT.b5 /* Direct Transfer On Flag */ define DION SISCR2_BIT.b2 /* Active Mode Clock Select 1 */ define MAA SISCR2_BIT.b2 /* Active Mode Clock Select 1 */ define MAA SISCR2_BIT.b2 /* Active Mode Clock Select 1 */ define SAA SISCR2_BIT.b1 /* Subactive Mode Clock Select 1 */ define IENNI_BIT.(*(struct BIT *) 0XFFFA) /* Direct Transfer Interrupt Request Flag */ define IENNI_BIT.(*(struct BIT *) 0XFFFA) /* Direct Transfer Interrupt Request Flag */ define IENNI_BIT.MIN IENNI_BIT.b6 /* Timer A Interrupt Request Flag */ define IENNI_BIT.(*(struct BIT *) 0XFFFA) /* Direc</pre>	5			
<pre>unsigned char b3:1; /* b113 */ unsigned char b2:1; /* b113 */ unsigned char b2:1; /* b113 */ unsigned char b2:1; /* b11 */ unsigned char b0:1; /* b110 */); define TNA *(volatile unsigned char *)0xFFA7 /* Timer Mode Register A */ define TDA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ define FDR7_BIT (*(struct BIT *)0xFFA) /* Fort Data Register 7 */ define FCA7_BIT (*(struct BIT *)0xFFA) /* Fort Data Register 7 */ define FCA7_BIT (*(struct BIT *)0xFFA) /* Fort Control Register 7 */ define SYSCR1 #(volatile unsigned char *)0xFFA /* Fort Control Register 7 */ define SYSCR1 *(volatile unsigned char *)0xFFA /* Fort Control Register 7 */ define SYSCR1 #(volatile unsigned char *)0xFFA /* System Control Register 1 */ define SYSCR1_BIT (*(struct BIT *)0xFFFO) /* System Control Register 1 */ define SYSCR1_BIT (*(struct BIT *)0xFFFO) /* System Control Register 1 */ define SYSCR1_BIT.b6 /* Standby Timer Select 1 */ define STS1 SYSCR1_BIT.b5 /* Standby Timer Select 1 */ define STS2 SYSCR1_BIT.b5 /* Standby Timer Select 2 */ define SYSCR2_BIT.b5 /* Standby Timer Select 2 */ define SYSCR2_BIT.b5 /* Standby Timer Select 2 */ define SYSCR2_BIT.b5 /* Standby Timer Select 1 */ define SYSCR2_BIT.b5 /* Direct Transfer Onrol Register 2 */ define DTON SYSCR2_BIT.b5 /* Direct Transfer Onrol Register 1 */ define MAI SYSCR2_BIT.b5 /* Subactive Mode Clock Select 1 */ define SAI SYSCR2_BIT.b5 /* Subactive Mode Clock Select 1 */ define IENNI_BIT.b7 /* Direct Transfer Interrupt Enable */ define IENNI_BIT.b7 /* Direct Transfer Interrupt Enable */ define IENNI_BIT.b7 /* Direct Transfer Interrupt Enable */ define IENNI_BIT.b7 /* Direct Transfer Interrupt Request Flag */ define IENNI_BIT.b7 /* Direct Transfer Interrupt Request Flag */ define IENNI_BIT.b7 /* Direct Transfer Interrup</pre>	-			
unsigned char b2:1; /* b1t2 */ unsigned char b1:1; /* b1t1 */ unsigned char b0:1; /* b1t0 */); #define TMA *(volatile unsigned char *)0xFFA6 /* Timer Mode Register A */ #define TCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ #define PDR7_BIT (*(struct BIT *)0xFFA3 /* Timer Counter A */ #define PCR7_BIT (*(struct BIT *)0xFFA3 /* Port Data Register 7 */ #define PCR7_BIT (*(struct BIT *)0xFFA3 /* Port Data Register 7 */ #define PCR7_BIT (*(struct BIT *)0xFFA3 /* Port Control Register 7 b1t4 */ #define PCR7_BIT (*(struct BIT *)0xFFA3 /* Port Control Register 7 b1t4 */ #define SISCAL_BIT (*(struct BIT *)0xFFA3 /* Port Control Register 7 b1t4 */ #define SISCAL_BIT (*(struct BIT *)0xFFA3 /* System Control Register 7 b1t4 */ #define SISCAL_BIT (*(struct BIT *)0xFFA3 /* System Control Register 7 b1t4 */ #define SISCAL_BIT (*(struct BIT *)0xFFA3 /* System Control Register 1 */ #define SISCAL_BIT (*(struct BIT *)0xFFA3 /* System Control Register 1 */ #define SISCAL_BIT (*(struct BIT *)0xFFFA3 /* System Control Register 1 */ #define SISCAL_BIT.b5 /* Standby Timer Select 2 */ #define SISCAL_BIT.b5 /* Standby Timer Select 0 */ #define SISCAL_BIT.b5 /* Standby Timer Select 0 */ #define SISCAL_BIT.b5 /* Standby Timer Select 2 */ #define SISCAL_BIT.b5 /* Direct Transfer On Flag */ #define SISCAL_BIT.b5 /* Direct Transfer On Flag */ #define SISCAL_BIT.b5 /* Direct Transfer On Flag */ #define SAL SISCAL_BIT.b1 /* Subactive Mode Clock Select 1 */ #define SAL SISCAL_BIT.b2 /* Active Mode Clock Select 1 */ #define SAL SISCAL_BIT.b1 /* Subactive Mode Clock Select 1 */ #define IENNI_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENNI_BIT.b6 /* Timer A Interrupt Register 1 */ #define IENNI_BIT.b1 /* Subactive Mode Clock Select 1 */ #define IENNI_BIT.b1 /* Direct Transfer Interrupt Register 1 */ #define IENNI_BIT.b1 /* Direct Transfer Interrupt Register 1 */ #define IENNI_BIT.b2 /* Direct Transfer Interrupt Register 1 */ #define IENNI_BIT.b1 /* Direct Transfer Interrupt Register 1 */	-			
<pre>unsigned char b1:1; /* b1:1 */ unsigned char b0:1; /* b1:0 */ }; define TNA *(volatile unsigned char *)0xFFA6 /* Timer Mode Register A */ #define TCA *(volatile unsigned char *)0xFFA6 /* Timer Counter A */ #define TCA *(volatile unsigned char *)0xFFA7 /* Timer Counter A */ #define PDR7_BIT (*(struct BIT *)0xFFDA) /* Port Data Register 7 b1:4 #define PCR74 PDR7_BIT.b4 /* Port Data Register 7 b1:4 #define PCR74 PCR7_BIT.b4 /* Port Control Register 7 b1:4 #define SYSCR1 *(volatile unsigned char *)0xFFFO /* System Control Register 1 */ #define SYSCR1 *(volatile unsigned char *)0xFFFO /* System Control Register 1 */ #define SYSCR1 *(volatile unsigned char *)0xFFFO /* System Control Register 1 */ #define SYSCR1 BIT.b7 /* Software Standby */ #define STS2 SYSCR1_BIT.b6 /* Standby Timer Select 2 */ #define STS2 SYSCR1_BIT.b7 /* Software Standby */ #define STS0 SYSCR1_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define STS0 SYSCR1_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define SYSCR2_BIT (*(struct BIT *)0xFFFI) /* System Control Register 2 */ #define SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define NA0 SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define KA1 SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define NA0 SYSCR2_BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define IENN SYSCR2_BIT.b0 /* Subactive Mode Clock Select 1 */ #define IENN SYSCR2_BIT.b3 /* Active Mode Clock Select 1 */ #define IENN IENN_BIT.b6 /* Timer A Interrupt Enable */ #define IENN IENN_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENNA IENN_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IENNA IENN_BIT.b6 /* Timer A Interrupt Request Fla</pre>	-			
<pre>unsigned char b0:1; /*bit0*/ }; #define TMA *(volatile unsigned char*)OXFFA7 /* Timer Mode Register A // #define TCA *(volatile unsigned char*)OXFFA7 /* Timer Counter A // #define FDR7_BIT (*(struct BIT*)OXFFA7 /* Timer Counter A // #define FCA7_BIT (*(struct BIT*)OXFFA7 /* Timer Counter A // #define FCA7_BIT (*(struct BIT*)OXFFA7 /* FOrt Control Register 7 bit4 // #define FCA7_BIT (*(struct BIT*)OXFFA7 /* FOrt Control Register 7 bit4 // #define FCA7_BIT (*(struct BIT*)OXFFA7 /* FOrt Control Register 7 bit4 // #define SYSCR1 volatile unsigned char *)OXFFA7 /* System Control Register 1 // #define SYSCR1 bIT.b1 /* FORT Control Register 1 // #define SYSCR1 bIT (*(struct BIT*)OXFFA7 /* System Control Register 1 // #define SYSCR1 BIT.b5 /* System Control Register 1 // #define STS2 SYSCR1 BIT.b5 /* Standby Timer Select 1 // #define STS3 SYSCR1 BIT.b5 /* Standby Timer Select 1 // #define STS2 * (volatile unsigned char*)OXFFF1 /* System Control Register 2 // #define STS2 * (volatile unsigned char*)OXFF1 /* System Control Register 2 // #define STS0 sysCR1 BIT.b3 /* Noise Elimination Sampling Frequency Select */ #define SYSCR2 *(volatile unsigned char*)OXFF1 /* System Control Register 2 // #define SYSCR2 *(volatile unsigned char*)OXFF1 /* System Control Register 2 // #define SYSCR2 *(volatile unsigned char*)OXFF1 /* System Control Register 2 // #define SYSCR2 *(volatile unsigned char*)OXFF1 /* System Control Register 2 // #define SSSCR2 BIT.b6 /* Low Speed On Flag // #define SSSCR2 BIT.b6 /* Low Speed On Flag // #define SA SYSCR2 BIT.b5 /* Direct Transfer On Flag // #define MA0 SYSCR2 BIT.b5 /* Subactive Mode Clock Select 1 // #define SA SYSCR2 BIT.b1 /* Subactive Mode Clock Select 1 // #define EINNT EINN_BIT.b6 /* Limer A Interrupt Enable Register 1 // #define IENN_ EINN_BIT.b6 /* Limer A Interrupt Request Flag // #define IENN_ EINN_BIT.b6 /* Limer A Interrupt Request Flag // #define IENN_ EINN_BIT.b6 /* Limer A Interrupt Request Flag // #define IENNA IENN_BIT.b6 /* Lime</pre>	-			
<pre>}; Hoefine TNA *(volatile unsigned char *)OXFFA6 /* Timer Mode Register A */ Hoefine TCA *(volatile unsigned char *)OXFFA7 /* Timer Counter A */ Hoefine PCR7_BIT (*(struct BIT *)OXFFA7 /* Timer Counter A */ Hoefine PCR7_BIT (*(struct BIT *)OXFFA7 /* Timer Counter A */ Hoefine PCR7_BIT (*(struct BIT *)OXFFA7 /* Timer Counter A PCR7_BIT.b4 /* Port Data Register 7 bit4 */ Hoefine PCR7_BIT (*(struct BIT *)OXFFA7 /* Fort Control Register 7 bit4 */ Hoefine SYSCR1 *(volatile unsigned char *)OXFFA7 /* System Control Register 1 */ Hoefine SYSCR1 *(volatile unsigned char *)OXFFA7 /* System Control Register 1 */ Hoefine SYSCR1_BIT.b4 /* Port Control Register 1 */ Hoefine SYSCR1_BIT (*(struct BIT *)OXFFA7 /* Software Standby */ Hoefine STS2 SYSCR1_BIT.b5 /* Standby Timer Select 2 */ Hoefine STS3 SYSCR1_BIT.b5 /* Standby Timer Select 1 */ Hoefine STSCR *(volatile unsigned char *)OXFFF1 /* System Control Register 2 */ Hoefine STSCR2 *(volatile unsigned char *)OXFFF1 /* System Control Register 2 */ Hoefine SYSCR2 *(volatile unsigned char *)OXFFF1 /* System Control Register 2 */ Hoefine SYSCR2 #(volatile unsigned char *)OXFFF1 /* System Control Register 2 */ Hoefine SYSCR2_BIT (*(struct BIT *)OXFFF1 /* System Control Register 2 */ Hoefine DTON SYSCR2_BIT.b5 /* Direct Transfer On Flag */ Hoefine DTON SYSCR2_BIT.b5 /* Direct Transfer On Flag */ Hoefine MAI SYSCR2_BIT.b1 /* Subactive Mode Clock Select 1 */ Hoefine SAI SYSCR2_BIT.b2 /* Active Mode Clock Select 1 */ Hoefine SAI SYSCR2_BIT.b1 /* Subactive Mode Clock Select 1 */ Hoefine IENNI_BIT (*(struct BIT *)OXFFF6) /* Subactive Mode Clock Select 1 */ Hoefine IENNI_BIT (*(struct BIT *)OXFFF6) /* Interrupt Enable #/ Hoefine IENNI_BIT.b6 /* Timer A Interrupt Reguest Flag */ Hoefine IENNI_BIT.b6 /* Timer A Interrupt Reguest Flag */ Hoefine IENNI_BIT.b7 /* Direct Transfer Interrupt Reguest Flag */ Hoefine IENNI_BIT.b7 /* Direct Transfer Interrupt Reguest Flag */ Hoefine IENNI_BIT.b7 /* Direct Transfer Interrupt Reguest Flag */ Hoefine IENNI_BIT.b7 /</pre>	5			
HdefineTNA'(volatile unsigned char ')0xFFA6 /' Timer Mode Register A'/HdefineTCA'(volatile unsigned char ')0xFFA7 /' Timer Counter A'/HdefineTCA'(volatile unsigned char ')0xFFA7 /' Timer Counter A'/HdefineFDR7_BIT('(struct BIT ')0xFFAA)/' Port Data Register 7 bit4'/HdefinePCR7_BIT('(struct BIT ')0xFFAA)/' Port Control Register 7 bit4'/HdefineFCR7_BIT('(struct BIT ')0xFFAA)/' Port Control Register 7 bit4'/HdefineSYSCR1'(volatile unsigned char ')0xFFF0 /' System Control Register 1'/HdefineSYSCR1_BIT.b4/' Port Control Register 1'/HdefineSYSCR1_BIT.b5/' Software Standby'/HdefineSTS2SYSCR1_BIT.b6/' Standby Timer Select 2'/HdefineSTS3SYSCR1_BIT.b5/' Standby Timer Select 1'/HdefineSYSCR2(volatile unsigned char ')0xFFF1 /' System Control Register 2'/HdefineSYSCR2_BIT.b3/' Noise Elimination Sampling Frequency Select '/'/HdefineSYSCR2_BIT.b5/' Direct Transfer On Flag'/HdefineDTONSYSCR2_BIT.b5/' Active Mode Clock Select 1'/HdefineSANSYSCR2_BIT.b1/' Active Mode Clock Select 1'/HdefineSANSYSCR2_BIT.b1/' Subactive Mode Clock Select 1'/HdefineSANSYSCR2_BIT.b1/' Active Mode Clock Select 1'/HdefineIBNN_BIT.b6/' Timer A I	-	har b0:1; /* bit0 */		
#defineTCA*(volatile unsigned char *)0xFFA7 /* Timer Counter A*/#definePDR7_BIT(*(struct BIT *)0xFFDA)/* Port Data Register 7*/#defineP74PDR7_BIT.b4/* Port Control Register 7 bit4*/#definePCR7_BIT(*(struct BIT *)0xFFAA)/* Port Control Register 7*/#defineSYSCR1*(volatile unsigned char *)0xFFF0 /* System Control Register 1*/#defineSYSCR1_BIT.b4/* Port Control Register 7*/#defineSYSCR1_BIT.b5/* Software Standby*/#defineSTS2SYSCR1_BIT.b5/* Software Standby*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 2*/#defineSTS0SYSCR1_BIT.b5/* Noise Elimination Sampling Frequency Select */#defineSTSC2*(volatile unsigned char *)0xFF1 /* System Control Register 2*/#defineSYSCR2_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2_BIT.b4/* System Control Register 2*/#defineSYSCR2_BIT.b5/* Low Speed On Flag*/#defineMAOSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineSAISYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSAISYSCR2_BIT.b2/* Active Mode Clock Select 1*/#defineSAOSYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSAOSYSCR2_BIT.b0/* Subactive Mode Clock Select 1*/				
#definePDR7_BIT(*(struct BIT *)0xFFDA)/* Port Data Register 7/*#definePCR_BIT(*(struct BIT *)0xFFDA)/* Port Control Register 7 bit4//#definePCR7_BIT(*(struct BIT *)0xFFDA)/* Port Control Register 7 bit4//#defineSYSCR1(volatile unsigned char *)0xFFD/% System Control Register 7 bit4//#defineSYSCR1_BIT(*(struct BIT *)0xFFD)/* System Control Register 1//#defineSYSCR1_BIT(*(struct BIT *)0xFFD)/* System Control Register 1//#defineSTS2SYSCR1_BIT.b5/* Standby Timer Select 2//#defineSTS0SYSCR1_BIT.b5/* Standby Timer Select 1//#defineNSSLSYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select 1//#defineSYSCR2*(volatile unsigned char *)0xFFF1/* System Control Register 2//#defineSYSCR2*(volatile unsigned char *)0xFF1/* System Control Register 2//#defineSYSCR2SYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select 1//#defineSYSCR2_BIT.b1/* System Control Register 2//#defineMANSYSCR2_BIT.b5/* Direct Transfer On Flag//#defineSAISYSCR2_BIT.b3/* Subactive Mode Clock Select 1//#defineSAISYSCR2_BIT.b1/* Subactive Mode Clock Select 1//#defineSAISYSCR2_BIT.b5/* Active Mode Clock Select 1//#defineIENNTIENN_BI		-		
#definePT4PDR7_BIT.b4/* Port Data Register 7 bit4*/#definePCR7_BIT(*(struct BIT *)0xFFEA)/* Port Control Register 7 bit4*/#defineSYSCR1F(cr0atile unsigned char *)0xFFF0/* System Control Register 1*/#defineSYSCR1_BIT(*(struct BIT *)0xFFF0)/* System Control Register 1*/#defineSYSCR1_BIT.b1/* Software Standby*/#defineSTS2SYSCR1_BIT.b7/* Software Standby*/#defineSTS2SYSCR1_BIT.b5/* Standby Timer Select 2*/#defineSTS0SYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFFF1* System Control Register 2*/#defineSYSCR2_BIT.b3/* Noise Elimination Sampling Frequency Select */*/#defineSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineNA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineSA1SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT*(struct BIT *)0xFFF4)/* Interrupt Enable*/#defineIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIENR1_BIT.b6/* Timer A Interrupt Request Fla	#define TCA	-		
#defineFCR7_BIT(*(struct BIT *)0xFFEA)/* Port Control Register 7*/#defineFCR74FCR7_BIT.b4/* Port Control Register 7 bit4*/#defineSYSCR1*(volatile unsigned char *)0xFFF0/* System Control Register 1*/#defineSYSCR1_BIT('(struct BIT *)0xFFF0)/* System Control Register 1*/#defineSSBYSYSCR1_BIT.b7/* Software Standby*/#defineSTS2SYSCR1_BIT.b7/* Standby Timer Select 2*/#defineSTS0SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineSTS0SYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFFF1/* System Control Register 2*/#defineSYSCR2_BIT.b1/* System Control Register 2*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineSAISYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSAISYSCR2_BIT.b2/* Active Mode Clock Select 1*/#defineSAISYSCR2_BIT.b0/* Subactive Mode Clock Select 1*/#defineIENNI_BIT.6//* Timer A Interrupt Enable*/#defineIENNI_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNI_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIENNI_BIT.b7/* Direct Tran	#define PDR7_	-	-	*/
#definePCR7_BIT.b4/* Fort Control Register 7 bit4//#defineSYSCR1*(volatile unsigned char *)0xFFF0 /* System Control Register 1*/#defineSYSCR1_BIT (*(struct BIT *)0xFFF0)/* System Control Register 1*/#defineSSBYSYSCR1_BIT.b7/* Software Standby*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 2*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineNTS1SYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineNESSLSYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2_BIT.b4/* System Control Register 2*/#defineSYSCR2_BIT.b5/* Noise Elimination Sampling Frequency Select */#defineSYSCR2_BIT.b5/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b2/* Active Mode Clock Select 1*/#defineIENNTIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNT_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIENNT_BIT.b6/* Timer A Interrupt Request Flag*/#define<	#define P74	PDR7_BIT.b4	/* Port Data Register 7 bit4	
#defineSYSCR1*(volatile unsigned char *)0xFFF0/* System Control Register 1*/#defineSSSCR1_BIT (*(struct BIT *)0xFFF0)/* System Control Register 1*/#defineSSEYSYSCR1_BIT.b7/* Software Standby*/#defineSTS2SYSCR1_BIT.b6/* Standby Timer Select 2*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineSTS0SYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select 1#defineSYSCR2*(volatile unsigned char *)0xFFF1/* System Control Register 2*/#defineSYSCR2_BIT(*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineDTONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineMAISYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMAISYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineMAISYSCR2_BIT.b2/* Active Mode Clock Select 1*/#defineMAISYSCR2_BIT.b2/* Subactive Mode Clock Select 1*/#defineIENNTIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNTIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNTIENNT_BIT.b6/* Timer A Interrupt Enable*/#defineIENNTIENNT_BIT.b6/* Timer A Interrupt Request Flag*/#defineIENNTIENNT_BIT.b7/* Direct Transfer Interrupt Request Flag*/ <t< td=""><td>#define PCR7_</td><td>_BIT (*(struct BIT *)0xFFEA)</td><td>/* Port Control Register 7</td><td>*/</td></t<>	#define PCR7_	_BIT (*(struct BIT *)0xFFEA)	/* Port Control Register 7	*/
#defineSYSCR1_BIT (*(struct BIT *)0xFFF0)/* System Control Register 1*/#defineSSBYSYSCR1_BIT.b7/* Software Standby*/#defineSTS2SYSCR1_BIT.b6/* Standby Timer Select 2*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineSTS0SYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFF1/* System Control Register 2*/#defineSYSCR2_BIT (*(struct BIT *)0xFF1)/* System Control Register 2*/#defineDTONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineMANSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMANSYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMANSYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSANSYSCR2_BIT.b2/* Active Mode Clock Select 1*/#defineIENNT_BITIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineSANSYSCR2_BIT.b0/* Active Mode Clock Select 1*/#defineIENNT_BIT.b1/* Subactive Mode Clock Select 1*/#defineIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNT_BIT.b7/* Direct Transfer Interrupt Enable*/	#define PCR74	PCR7_BIT.b4	/* Port Control Register 7 bit4	*/
#defineSSBYSYSCR1_BIT.b7/* Software Standby*/#defineSTS2SYSCR1_BIT.b6/* Standby Timer Select 2*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineSTS0SYSCR1_BIT.b4/* Standby Timer Select 0*/#defineNESELSYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFFF1/* System Control Register 2*/#defineSYSCR2_BIT(*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineIENRI_BIT(*(struct BIT *)0xFF4)/* Interrupt Enable Register 1*/#defineIENRI_BIT(*(struct BIT *)0xFF6)/* Interrupt Request Register 1*/#defineIENRI_BIT(*(struct BIT *)0xFF6)/* Interrupt Request Flag*/#defineIENRI_BIT(*(struct BIT *)0xFF6)/* Timer A Interrupt Request Flag*/#defineIENRI_BIT(terrupt (dtint)*/*/*/	#define SYSCR	<pre>*(volatile unsigned char *)0xFFF0</pre>	/* System Control Register 1	*/
#defineSTS2SYSCR1_BIT.b6/* Standby Timer Select 2*/#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineSTS0SYSCR1_BIT.b4/* Standby Timer Select 0*/#defineNESELSYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFFF1 /* System Control Register 2*/#defineSYSCR2_BIT(* (struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA1SYSCR2_BIT.b0/* Subactive Mode Clock Select 1*/#defineIENNL_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENNL_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENNL_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/	#define SYSCR	R1_BIT (*(struct BIT *)0xFFF0)	/* System Control Register 1	*/
#defineSTS1SYSCR1_BIT.b5/* Standby Timer Select 1*/#defineSTS0SYSCR1_BIT.b4/* Standby Timer Select 0*/#defineNESELSYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFFF1 /* System Control Register 2*/#defineSYSCR2_BIT (*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENR1_BITIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRRTAIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define SSBY	SYSCR1_BIT.b7	/* Software Standby	*/
#defineSTSOSYSCR1_BIT.b4/* Standby Timer Select 0*/#defineNESELSYSCR1_BIT.b3/* Noise Elimination Sampling Frequency Select */#defineSYSCR2*(volatile unsigned char *)0xFFF1 /* System Control Register 2*/#defineSYSCR2_BIT (*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineIENR1_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENNTIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRRTAIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define STS2	SYSCR1_BIT.b6	/* Standby Timer Select 2	*/
#defineNESELSYSCR1(volatile unsigned char *)0xFFF1 /* System Control Register 2*/#defineSYSCR2_BIT (*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 1*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Interrupt Enable Register 1*/#defineIENN1_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENN1_BITif(struct BIT *)0xFFF6)/* Interrupt Request Register 1*/#defineIENTAIENTA_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define STS1	SYSCR1_BIT.b5	/* Standby Timer Select 1	*/
#defineSYSCR2* (volatile unsigned char *)0xFFF1 /* System Control Register 2*/#defineSYSCR2_BIT (*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 0*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENDTIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRRDTIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b7/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define STS0	SYSCR1_BIT.b4	/* Standby Timer Select 0	*/
#defineSYSCR2_BIT (*(struct BIT *)0xFFF1)/* System Control Register 2*/#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 0*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENDTIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRRDTIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define NESEL	SYSCR1_BIT.b3	/* Noise Elimination Sampling Frequency Select	*/
#defineLSONSYSCR2_BIT.b6/* Low Speed On Flag*/#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 0*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b1/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(*(struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENTAIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRRDTIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRDTIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define SYSCR	<pre>%2 * (volatile unsigned char *) 0xFFF1</pre>	/* System Control Register 2	*/
#defineDTONSYSCR2_BIT.b5/* Direct Transfer On Flag*/#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 0*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(* (struct BIT *) 0xFFF4)/* Interrupt Enable Register 1*/#defineIENDTIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRRDTIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#pragmainterrupt(dtint)/* Timer A Interrupt Request Flag*/	#define SYSCR	R2_BIT (*(struct BIT *)0xFFF1)	/* System Control Register 2	*/
#defineMA1SYSCR2_BIT.b3/* Active Mode Clock Select 1*/#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 0*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(* (struct BIT *)0xFFF4)/* Interrupt Enable Register 1*/#defineIENTAIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRR1_BIT(* (struct BIT *)0xFFF6)/* Interrupt Request Register 1*/#defineIRR1_BIT(* (struct BIT *)0xFFF6)/* Interrupt Request Register 1*/#defineIRR1_BIT(* (struct BIT *)0xFFF6)/* Interrupt Request Register 1*/#defineIRRTAIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/	#define LSON	SYSCR2_BIT.b6	/* Low Speed On Flag	*/
#defineMA0SYSCR2_BIT.b2/* Active Mode Clock Select 0*/#defineSA1SYSCR2_BIT.b1/* Subactive Mode Clock Select 1*/#defineSA0SYSCR2_BIT.b0/* Subactive Mode Clock Select 0*/#defineIENR1_BIT(*(struct BIT *)0xFF4)/* Interrupt Enable Register 1*/#defineIENDTIENR1_BIT.b7/* Direct Transfer Interrupt Enable*/#defineIENTAIENR1_BIT.b6/* Timer A Interrupt Enable*/#defineIRR1_BIT(*(struct BIT *)0xFFF6)/* Interrupt Request Register 1*/#defineIRRTAIRR1_BIT.b7/* Direct Transfer Interrupt Request Flag*/#defineIRRTAIRR1_BIT.b6/* Timer A Interrupt Request Flag*/#pragmainterrupt(dtint)/* Timer A Interrupt Request Flag*/	#define DTON	SYSCR2_BIT.b5	/* Direct Transfer On Flag	*/
#define SA1 SYSCR2_BIT.b1 /* Subactive Mode Clock Select 1 */ #define SA0 SYSCR2_BIT.b0 /* Subactive Mode Clock Select 0 */ #define IENR1_BIT (* (struct BIT *)0xFFF4) /* Interrupt Enable Register 1 */ #define IENDT IENR1_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENTA IENR1_BIT.b6 /* Timer A Interrupt Enable */ #define IRR1_BIT (* (struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRR1_BIT (* (struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b7 /* Timer A Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint) */	#define MA1	SYSCR2 BIT.b3	/* Active Mode Clock Select 1	*/
#define SA1 SYSCR2_BIT.b1 /* Subactive Mode Clock Select 1 */ #define SA0 SYSCR2_BIT.b0 /* Subactive Mode Clock Select 0 */ #define IENR1_BIT (*(struct BIT *)0xFFF4) /* Interrupt Enable Register 1 */ #define IENDT IENR1_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENTA IENR1_BIT.b6 /* Timer A Interrupt Enable */ #define IRR1_BIT (*(struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRR1_BIT (*(struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint) */	#define MA0	SYSCR2 BIT.b2	/* Active Mode Clock Select 0	*/
#define SA0 SYSCR2_BIT.b0 /* Subactive Mode Clock Select 0 */ #define IENR1_BIT (* (struct BIT *) 0xFFF4) /* Interrupt Enable Register 1 */ #define IENDT IENR1_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENTA IENR1_BIT.b7 /* Timer A Interrupt Enable */ #define IENTA IENR1_BIT.b6 /* Timer A Interrupt Request Register 1 */ #define IRR1_BIT (* (struct BIT *) 0xFFF6) /* Interrupt Request Register 1 */ #define IRR1_BIT IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint) /* Timer A Interrupt Request Flag */	#define SA1	-	/* Subactive Mode Clock Select 1	*/
#define IENR1_BIT (* (struct BIT *)0xFFf4) /* Interrupt Enable Register 1 */ #define IENDT IENR1_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENTA IENR1_BIT.b6 /* Timer A Interrupt Enable */ #define IRR1_BIT (* (struct BIT *)0xFFf6) /* Interrupt Request Register 1 */ #define IRRDT IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #define interrupt (dtint) /* Timer A Interrupt Request Flag */	#define SA0	-	/* Subactive Mode Clock Select 0	*/
#define IENDT IENR1_BIT.b7 /* Direct Transfer Interrupt Enable */ #define IENTA IENR1_BIT.b6 /* Timer A Interrupt Enable */ #define IRR1_BIT (* (struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRRDT IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #define interrupt (dtint) /* Timer A Interrupt Request Flag */		-		
#define IENTA IENR1_BIT.b6 /* Timer A Interrupt Enable */ #define IRR1_BIT (* (struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRRDT IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint) */		—		
<pre>#define IRR1_BIT (*(struct BIT *)0xFFF6) /* Interrupt Request Register 1 */ #define IRRDT IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint)</pre>		-	•	
<pre>#define IRRDT IRR1_BIT.b7 /* Direct Transfer Interrupt Request Flag */ #define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint)</pre>		-	_	
<pre>#define IRRTA IRR1_BIT.b6 /* Timer A Interrupt Request Flag */ #pragma interrupt (dtint)</pre>				
<pre>#pragma interrupt (dtint)</pre>	#deline indbi		/ Direct Hansler Interrupt Request Flag	/
	#define IRRTA	A IRR1_BIT.b6	/* Timer A Interrupt Request Flag	*/
<pre>#pragma interrupt (taint)</pre>	#pragma	interrupt (dtint)		
	#pragma	interrupt (taint)		



/**************************************	*******/	
/* Function Definition	*/	
/**************************************	*******/	
extern void INIT (void);	/* SP Set	*/
void main (void);		
void dtint (void);		
<pre>void taint (void);</pre>		
void sleep (void);		
/**************************************	********/	
/* RAM define	*/	
/**************************************	********/	
unsigned char counter_a;		
unsigned char USRF;	/* User Flag Erea	*/
<pre>#define USRF_BIT (*(struct BIT *)&USRF)</pre>		
#define LDONF USRF_BIT.b0	/* LED On Flag	*/
/*******	*****	
/*************************************	*******/ */	
,	*/	
/* Vector Address	· */ ******	*/
/* Vector Address /***********************************	` */ *********/	*/
/ /* Vector Address /***********************************	*/ *********/ /* VECTOR SECTOIN SET	*/
/* Vector Address /***********************************	*/ **********/ /* VECTOR SECTOIN SET	,
/* Vector Address /***********************************	*/ **********/ /* VECTOR SECTOIN SET /* 00 Reset	,
/* Vector Address /***********************************	*/ **********/ /* VECTOR SECTOIN SET /* 00 Reset	*/
<pre>/* Vector Address /***********************************</pre>	*/ **********/ /* VECTOR SECTOIN SET /* 00 Reset	*/ */
<pre>/* Vector Address /***********************************</pre>	*/ *********/ /* VECTOR SECTOIN SET /* 00 Reset /* VECTOR SECTOIN SET	*/ */
<pre>/* Vector Address /***********************************</pre>	*/ *********/ /* VECTOR SECTOIN SET /* 00 Reset /* VECTOR SECTOIN SET /* Direct Transfer Interrupt	*/ */
<pre>/* Vector Address /***********************************</pre>	*/ *********/ /* VECTOR SECTOIN SET /* 00 Reset /* VECTOR SECTOIN SET /* Direct Transfer Interrupt	*/ */ */
<pre>/* Vector Address /***********************************</pre>	*/ *********/ /* VECTOR SECTOIN SET /* 00 Reset /* VECTOR SECTOIN SET /* Direct Transfer Interrupt 7 /* VECTOR SECTOIN SET	*/ */ */
<pre>/* Vector Address /***********************************</pre>	*/ *********/ /* VECTOR SECTOIN SET /* 00 Reset /* VECTOR SECTOIN SET /* Direct Transfer Interrupt 7 /* VECTOR SECTOIN SET	*/ */ */



/**************************************					
/* Main Program */					
/**************************************	******/				
void main (void)					
{					
<pre>set_imask_ccr(1);</pre>	/* Interrupt Disable */				
$TMA = 0 \times 19;$	/* Initialize Timer A Function */				
IRRTA = 0;	/* Clear IRRTA */ /* Timer A Interrupt Enable */				
IENTA = 1;	/* Timer A Interrupt Enable */				
IRRDT = 0;	/* Clear IRRDT */				
IENDT = 1;	/* Direct Transfer Interrupt Enable */				
	, Direct Handler interrupt Enable ,				
SYSCR1 = 0x00;	/* Initialize Function of Sleep Mode 1 */				
SYSCR2 = 0x4C;	/* Initialize Function of Sleep Mode 2 */				
P74 = 1;	/* Initialize P74 */				
PCR74 = 1;	/* Initialize P74 Output Port */				
counter_a = 0x78;	/* Initialize 8bit Timer A Interrupt Counter */				
LDONF = 0;	/* Initialize LDONF */				
<pre>set_imask_ccr(0);</pre>	/* Interrupt Enable */				
do {					
<pre>sleep();</pre>	/* Transition to Watch Mode */				
counter_a;	/* Decrement 8bit Timer A Interrupt Counter */				
<pre>}while(counter_a != 0x00);</pre>	/* 8bit Timer A Interrupt Counter = H'00 ? */				
IENTA = 0;	/* Timer A Interrupt Disable */				
SYSCR1 = 0xC0; SYSCR2 = 0x2C;	<pre>/* Initialize Function of Active Mode 1 */ /* Initialize Function of Active Mode 2 */</pre>				
SISCRZ = UXZC;	/* Initialize Function of Active Mode 2 */				
<pre>sleep();</pre>	/* Transition to Active Mode */				
5100p(),	, fransieron co neerve node ,				
while(1){					
;					
}					
}					



```
*/
/*
  Timer A Interrupt
void taint ( void )
{
 IRRTA = 0;
                           /* Clear IRRTA */
 if(LDONF == 1){
                            /* LDONF = "1" ? */
   P74 = 0;
                            /* Turn Off LED */
   LDONF = 0;
                            /* Clear LDONF */
 }
   else{
    P74 = 1;
                           /* Turn On LED */
     LDONF = 1;
                            /* Set LDONF */
   }
}
/* Direct Transfer Interrupt
                              */
void dtint ( void )
{
 IRRDT = 0;
                           /* Clear IRRDT */
```

}

Link Address Setting:

Section Name	Address
CV1	H'0000
CV2	H'001A
CV3	H'0026
Р	H'0100
В	H'FB80



Website and Support

Renesas Technology Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

Revision Record

Rev.	Date	Description	
		Page	Summary
2.00	Sep.01.06	All pages	Format has been changed from Hitachi version to Renesas version.



Keep safety first in your circuit designs!

(ENESAS

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
- © 2006. Renesas Technology Corp., All rights reserved.