## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# Technical Q&A H8/300H Series

**Application Note** 

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **General Precautions on Handling of Product**

#### 1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

#### 2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

#### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

#### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

## Preface

The H8/300H series microcontrollers are high-performance Renesas-original 16-bit microcontrollers that build in the optimum peripheral equipment for industrial machinery around high-speed H8/300 CPUs that have architecture upwardly compatible with H8/300 CPUs.

The microcontroller puts a CPU, RAM, direct memory access controller (DMAC), bus controller, timers, and a serial communication interface (SCI) on a single chip, making it suitable for a wide range of applications from small to large systems.

This microcontroller technical Q&A covers the H8/3001, H8/3002, H8/3003, H8/3042 Group, H8/3032 Group, and H8/3048 Group.

Table 0-1 H8/300H Series

ltem			H8/3003	H8/3002	H8/3001	H8/3042	H8/3041	H8/3040
CPU			H8/300H	H8/300H	H8/300H	H8/300H	H8/300H	H8/300H
Memory	ROM	Mask (byte)	_	_	_	64 k	48 k	32 k
		ZTAT™ *	_	_	_	Yes	_	_
	RAM (b	yte)	512	512	512	2 k	2 k	2 k
Address sp	pace (byte	e)	16 M	16 M	16 M	16 M	16 M	16 M
External da	ata bus w	idth (bit)	8/16	8/16	8/16	8/16	8/16	8/16
Timers	ITU (inte	0	5 ch	5 ch	5 ch	5 ch	5 ch	5 ch
	Watchde	og timer	1 ch	1 ch	_	1 ch	1 ch	1 ch
DMA	Memory	' ↔ I/O	8 ch	4 ch	_	4 ch	4 ch	4 ch
controller	Memory	$' \leftrightarrow$ memory	4 ch	2 ch	_	2 ch	2 ch	2 ch
Programm controller (		g pattern	16 bits	16 bits	12 bits	16 bits	16 bits	16 bits
SCI (Asynosynchrono		clock-	2 ch	2 ch	1 ch	2 ch	2 ch	2 ch
A/D	Resolut	ion	10 bits	10 bits	10 bits	10 bits	10 bits	10 bits
converter	Input ch	annel	8 ch	8 ch	4 ch	8 ch	8 ch	8 ch
	Externa	l trigger input	Yes	Yes	Yes	Yes	Yes	Yes
D/A	Resolut	ion	_	_	_	8 bits	8 bits	8 bits
converter	Input ch	annel	_	_	_	2 ch	2 ch	2 ch
Refresh co	ntroller		On-chip	On-chip	_	On-chip	On-chip	On-chip
Interrupts	Externa	l interrupts	9	7	4	7	7	7
	Internal	Interrupts	34	30	20	30	30	30
I/O port			58	46	32	78	78	78
Package			QFP-112	QFP-100 TQFP-100	QFP-80 TQFP-80	QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-100 TQFP-100
Miscellane	ous		_	_	_	_	_	_

Note: \* ZTAT is a trademark of Renesas Technology Corp.

Table 1-1 H8/300H Series (cont)

Item			H8/3048	H8/3047	H8/3044	H8/3032	H8/3031	H8/3030
CPU			H8/300H	H8/300H	H8/300H	H8/300H	H8/300H	H8/300H
Memory	ROM	Mask (byte)	128 k	96 k	32 k	64 k	32 k	16 k
		ZTAT™ *	Yes	_	_	Yes	_	_
	RAM (b	yte)	4 k	4 k	2 k	2 k	1 k	512
Address sp	ace (byte	e)	16 M	16 M	16 M	1 M	1 M	1 M
External da	ata bus w	idth (bit)	8/16	8/16	8/16	8	8	8
Timers	ITU (inte	U	5 ch	5 ch	5 ch	5 ch	5 ch	5 ch
	Watchde	og timer	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
DMA	Memory	· ↔ I/O	4 ch	4 ch	4 ch	_	_	_
controller	Memory	· ↔ memory	2 ch	2 ch	2 ch	_	_	_
Programm controller (		g pattern	16 bits	16 bits	16 bits	16 bits	16 bits	16 bits
SCI (Asynchronous/clock- synchronous)		2 ch	2 ch	2 ch	1 ch	1 ch	1 ch	
A/D	Resolution		10 bits	10 bits	10 bits	10 bits	10 bits	10 bits
converter	Input ch	annel	8 ch	8 ch	8 ch	8 ch	8 ch	8 ch
	Externa	l trigger input	Yes	Yes	Yes	Yes	Yes	Yes
D/A	Resolut	on	8 bits	8 bits	8 bits	_	_	_
converter	Input ch	annel	2 ch	2 ch	2 ch	_	_	_
Refresh co	ntroller		On-chip	On-chip	On-chip	_	_	_
Interrupts	Externa	Interrupts	7	7	7	6	6	6
	Internal	Interrupts	30	30	30	21	21	21
I/O port			78	78	78	63	63	63
Package			QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-80 TQFP-80	QFP-80 TQFP-80	QFP-80 TQFP-80
Miscellaneous		Built-in smart card interface, improved low-voltage, low-power performance		_	_	_		

Note: \* ZTAT is a trademark of Renesas Technology Corp.

## For Users of the Microcontroller Technical Q & A

This *Microcontroller Technical Q & A* was compiled from answers to technical questions we received from Renesas Technology microcontroller users. We hope that it will be a useful addition to the H8/300H series user manuals. Before starting design of products that use microcontrollers, read through the manual to deepen your understanding of microcontroller products and re-familiarize yourself with those areas of difficulty at the design stage.

# Main Revisions for this Edition

Item	Page	Revision (See Manual for Details)
All	_	All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names changed to Renesas Technology Corp.
		Designation for categories changed from "series" to "group"

## **Contents**

	Q&A No.	Page
Section 1 CPU Registers		
(1) The Difference Between the CCR's V Flag and C Flag	QA300H-001A	1
(2) The Relationship Between Data Size and V Flag Changes	QA300H-002A	2
(3) Use of General Registers	QA300H-003A	3
(5) Use of General Registers	Q7150011 00571	
Bus Controller		
(1) Bus State While the CPU Is Operating	QA300H-004	4
(2) Bus Modes	QA300H-005A	5
(3) Setting the Bus Controller in Area 7	QA300H-006A	6
(4) External Installation of RAM to 8-Bit Bus Areas	QA300H-007A	7
(5) Changing the Number of Wait States Inserted Per Area	QA300H-008A	8
(6) Receiving BREQ in Power-Down Mode	QA300H-009A	10
(7) Maximum Wait Time After BREQ Input	QA300H-010A	11
Interrupts		
(1) Interrupt Sampling	QA300H-011A	12
(2) Holding External Interrupts	QA300H-012A	13
(3) Receiving NMIs During NMI Processing	QA300H-013A	14
(4) Edge Rise and Fall Times for Interrupt Pins	QA300H-014A	15
(5) Disable Timing for Interrupts	QA300H-015A	16
(6) Exception Processing After a Reset	QA300H-016A	17
(7) Using the Interrupt Controller	QA300H-017A	18
(8) Receiving an External IRQ1 After Returning From	QA300H-018A	20
Hardware Standby Mode	(	
(9) Interrupt Priority Within Groups	QA300H-019A	21
(10) Interrupts When the Bus Is Released	QA300H-020A	22
Resets		
(1) NMI Sampling Timing and Receiving After Reset	QA300H-021A	23
(2) Initializing SP After Reset	QA300H-022A	24
(3) Pin State During Power-On Reset	QA300H-023A	25
(4) RESO Pin Output From RES Pin Input	QA300H-024A	26
(5) Connecting RES and RESO Pins	QA300H-025A	27
(6) Cautions for Reset Input	QA300H-026A	28
Power-Down Mode		
(1) Executing Instructions When Switching to Hardware Standby Mode	QA300H-027A	29
(2) Mode Pins During Hardware Standby Mode	QA300H-028A	30
(3) Returning From Hardware Standby Mode	QA300H-029A	31
(4) Interrupt Sampling and Receiving in Sleep Mode	QA300H-030A	32
(5) Execution Time in Software Standby Mode	QA300H-031A	33
(6) Operation When an Interrupt is Requested During Execution or	QA300H-032A	34
While Fetching a SLEEP Instruction	21150011 05211	54
rooming a obbbb instruction		

Rev. 2.00 Dec 13, 2004 page xiii of xvi

	Q&A No.	Page
Instructions		
(1) Support for the DAA (DAS) Instruction with the INC (DEC) Instruction	QA300H-033A	36
(2) BRA and BRN Instructions	QA300H-034A	37
(3) BRN Instruction	QA300H-035A	38
(4) The SUBX Instruction	QA300H-036A	39
(5) Odd Address Values During STC Instruction Execution	QA300H-037A	40
(6) Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing	QA300H-038A	41
(7) The Difference Between EEPMOV.B and EEPMOV.W	QA300H-039A	42
Miscellaneous		
(1) Cautions on Stack Operation	QA300H-040A	43
(2) On-Chip Peripheral LSI Access When the Bus Is Released	QA300H-041A	44
(3) Areas That Can Be Used as ROM by the Vector Table	QA300H-042A	45
(4) Pin State During the Oscillation Settling Time	QA300H-043A	46
Section 2 On-Chip Peripherals DMA Controller		
(1) Receiving DMAC Startup Requests	QA300H-101	47
(2) Addresses During DMA Transfers	QA300H-102	49
(3) TEND Signal Output Timing 1	QA300H-103	50
(4) TEND Signal Output Timing 2	QA300H-104	51
(5) The Relationship Between the DMAC's DTE and DTIE Bits	QA300H-105	52
(6) DMAC Startup	QA300H-106	53
(7) The DMAC and Timer Interrupts	QA300H-107	54
(8) Operation After a DMAC End Interrupt Is Generated 1	QA300H-108	55
(9) Operation After a DMAC End Interrupt Is Generated 2	QA300H-109	56
(10) DMA Transfers Started up by Serial Transfers	QA300H-110	57
(11) Time Until DMAC Startup by the DREQ Pin	QA300H-111	58
(12) Reverse Operation in the DMA Repeat Mode	QA300H-112	59
(13) Use of Dual-Function Pins	QA300H-113	60
(14) I/O Ports and the DREQ Pin	QA300H-114	61
ITU		
(1) PWM Mode and Interrupts	QA300H-115	62
(2) Clearing the Counters	QA300H-116	63
(3) Pulse Output From the ITU	QA300H-117	64
(4) ITU Cascade Connections	QA300H-118	65
(5) Setting the ITU's PWM Output	QA300H-119	66
(6) ITU Output and Port Output	QA300H-120	67
(7) ITU Settings	QA300H-121	69
(8) Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode	QA300H-122	72
Watchdog Timer		
(1) Halting the WDT's System Clock	QA300H-123	73

	Q&A No.	Page
Serial Communications Interface (SCI)		
(1) Using the RDR and TDR When the SCI Is Not Being Used	QA300H-124	74
(2) I/O Settings of Clock Pins for the SCI	QA300H-125	75
(3) Serial I/O Pin State	QA300H-126	76
(4) Simultaneous Transmission and Reception with the SCI	QA300H-127	77
(5) RDRF	QA300H-128	78
(6) Setting for Asynchronous Transmission	QA300H-129	79
(7) How Data Is Transferred to the TDR	QA300H-130	81
(8) Timing of Setting RDRF	QA300H-131A	83
(9) Timing of Setting TDRE	QA300H-132A	85
(10) SCI Reception Errors	QA300H-133	87
(11) Operating the SCI in External Clock Mode	QA300H-134	88
(12) System Clocks and SCK Phases	QA300H-135	89
A/D Converter		
(1) Changing the A/D Mode and Channel During A/D Conversion	QA300H-136	90
I/O Ports		
(1) Using General-Purpose Ports	QA300H-137	91
(2) Processing Ports When Not in Use	QA300H-138	92

## Section 1 CPU

Product	H8/300H	Q&A No.		QA3	300H-001A
Topic	The Difference Between the CCR's V	Flag and C F	lag		
Question				C	Classification—H8/300H
Cinco the	CCR's V flag and C flag both flag a 1 v	uhan an ana	mati an		Software
1	what is the difference?	when an ope	ration	0	Registers
Overnows	, what is the difference?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
is set to 1	eration. In figure 1.1, which is a byte-si when the result is smaller than the negative positive maximum (H'7F).	•			
	H'80 H'00 V flag	H'7F			her Technical cumentation
	Overflow -	Overf	low	Do	cument Name
	Figure 1.1 V Flag Operati	on			
1	t, the CCR's C flag is accessed to see it n an unsigned operation. In figure 1.2,				
	the flag is set to 1 when the result is starger than the maximum (H'FF).	naller than t	he minimum	Re Te	lated Microcomputer chnical Q&A
	H'00	H'FF		Tit	le
	C flag				
	Overflow -	Overf	low		
	Figure 1.2 C Flag Operati	on			
Reference	5				

Product	H8/300H	Q&A No.	QA300H-002A			
Topic	The Relationship Between Data Size a	and V Flag C	hanges			
Question				С	Classification—H8/300H	
D (1 1	· d CCD, W.C. · · · · · · · · · · · · · · · · · ·	0			Software	
Do the ch	anges in the CCR's V flag vary with da	ta size?		0	Registers	
					Bus controller	
					Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
	s V flag changes when an overflow is o			Ma	nual Title	
However,	thmetic operation. This operation is the the timing of the changes in the flag va When the value is smaller than H'80 of	aries as follo	ws:			
	l: When the value is smaller than H'800	_			ner Technical cumentation	
	word: When the value is smaller than I H'7FFFFFFF.	H'80000000	or larger	Do	cument Name	
					lated Microcomputer chnical Q&A	
				Tit	le	
Deferre	. [					
References						

Product	H8/300H	Q&A No.	QA300H-003A				
Topic	Use of General Registers						
Question			Classification—H8/300H				
Can differ	ent general registers be used as 8-bit, 1	6-bit, and 3	2-bit Software				
	t the same time?	,	Registers				
			Bus controller				
			Interrupts				
			Resets				
			Power-down mode				
			Instructions				
			Miscellaneous				
			DMA controller				
			ITU				
			Watchdog timer				
			SCI				
			A/D converter				
			I/O ports				
Answer			Related Manuals				
	E0 R0H	R0L					
	ER1		Other Technical				
	E2 R2H	R2L	Documentation				
			Document Name				
	ER3		See section 2.4.2, General				
	E4 E	4	Registers, in the following manuals:				
			H8/3002 Hardware Manual				
	E5 E	5	H8/3003 Hardware Manual				
	FC DOLL	DCI	H8/3042 Group Hardware     Manual				
	E6 R6H	R6L					
	ER7 (SP)		Related Microcomputer Technical Q&A				
Not	e: ER7 is used as the SP without any spec	cial notice bei	ing given.				
	Figure 1.3 Use of General Re	gisters					
References	s						

Product	H8/300H		Q&A No.		QA	300H-004		
Tonio	Puo Stato While the	CDI La Operatina						
Topic	Bus State While the	CFO is Operating			1			
Question					Classification—H8/300			
1. What	is the bus state during	CPU internal pr	ocessing?			Software		
		,				Registers		
2. What	is the bus state after I	OREQ is received	1?		0	Bus controller		
2 11/1	. : - 41- 14-464	DDEO ::	10			Interrupts		
3. What	is the bus state after l	SKEQ is received	1.			Resets		
						Power-down mode		
						Instructions		
						Miscellaneous		
						DMA controller		
						ITU		
						Watchdog timer		
						SCI		
						A/D converter		
						I/O ports		
Answer					Re	lated Manuals		
See table					Manual Title			
Table 1.1	Bus State While the	CPU Is Operating Address Bus	g Data I	Bus				
During inter	rnal CPU processing	Hold	High i	mpedance	Otl	her Technical		
After DREC	is received	DMA address	DMA	data	Documentation			
After BREC	is received	High impedance	e High i	mpedance	Document Name			
Release State, in the finanuals:  • H8/3002 Hardware  • H8/3003 Hardware  • H8/3042 Group Ha Manual				18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A				
References	s				•			
	_							

Product	H8/300H	Q&A No.		QA300H-005A			
Topic	Bus Modes						
Question				С	lassification—H8/300H		
Section 6	2.1 of the H9/2002 Hardware Manual a	ove "Whon	avan 1 hit		Software		
	2.1 of the H8/3003 Hardware Manual s WCR is cleared to 0, the bus mode bec	-			Registers		
	all areas can be accessed in 16-bit mod		s. Does tills	0	Bus controller		
mean that	an areas can be accessed in 10 bit mod				Interrupts		
					Resets		
					Power-down mode		
					Instructions		
					Miscellaneous		
					DMA controller		
					ITU		
					Watchdog timer		
					SCI		
					A/D converter		
					I/O ports		
Answer				Re	ated Manuals		
No. When a given bit ADWn (bus width control for area n) of the ABWCR (bus width control register) is cleared to 0, only that area whose bit is cleared can be accessed in 16-bit mode. The manual description might better read, "When even one area is set as a 16-bit accessed space, the H8/300H CPU goes into 16-bit bus mode and D15 to D0 can all be used as the data bus. This means that I/O ports that are also used as the lower data bus (D7 to D0) cannot be used as general ports, even in an 8-baccess space."				Do See and foll • H • H • H • Rel	ner Technical cumentation cument Name table 6.4, Address Space Data Bus Used, in the owing manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware fanual ated Microcomputer thnical Q&A		
References	<b>x</b>						
	<u>.                                    </u>						

Product	H8/300H	Q&A No.		QA300H-006A			
Торіс	Setting the Bus Controller in Area 7						
Question				Cla	assification	n—H8/300H	
Cin an amag	a 7 mixes on-chip RAM and internal I/O	) manistama i	n vyhiah		Software		
	the bus widths and access states set by				Registers		
areas are i	the bus widths and access states set by	ine ous com	oner valid?	0	Bus control	ller	
					Interrupts		
					Resets		
					Power-dow	n mode	
					Instructions	3	
					Miscellane	ous	
					DMA contro	oller	
					ITU		
					Watchdog t	timer	
					SCI		
					A/D conver	ter	
					I/O ports		
Answer				Rela	ated Manua	ıls	
In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.		Doc   See 1   Map   in th   • #8   • #8   • #8	e following 8/3002 Hard 8/3003 Hard	ne Access Area perating Mod			
				Tech	ated Microc hnical Q&A	computer	
				Title	•		
References	s						

When the RAME (RAM enable) bit of the SYSCR (system control register) is cleared to 0, the on-chip RAM is not valid and the settings of area 7 are followed. The CS signal outputs low in all of area 7.



Product	H8/300H	Q&A No.		QA3	00H-007A
Торіс	External Installation of RAM to 8-Bit Bo	us Areas			
Question				С	lassification—H8/300H
			. ,		Software
	M is externally installed in 8-bit bus sp	ace, which s	signal		Registers
should be	used to access it, $\overline{HWR}$ or $\overline{LWR}$ ?			0	Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rel	ated Manuals
Use the H	WR signal.			Mai	nual Title
					er Technical cumentation
				Do	cument Name
				and foll • <i>H</i> • <i>H</i>	table 6.4, Address Space Data Bus Used, in the owing manuals: 8/3002 Hardware Manual 8/3003 Hardware Manual 8/3042 Group Hardware fanual
					ated Microcomputer hnical Q&A
				Titl	е
References	5				

Product	H8/300H	Q&A No.	QA300H-008A-1			
Торіс	Changing the Number of Wait States I	nserted Per	Area			
Question				С	lassification—H8/300H	
1. Can	the wait mode be set for individual area	va 9			Software	
1. Can	the wait mode be set for murvidual area		Registers			
2. If no	t, how should the wait mode be set to c	0	Bus controller			
acce	ss states inserted for individual areas?				Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
regis reaso	S (wait mode select) bits 1 and 0 of the ter), which set the wait mode, are common, the wait mode cannot be set for individual and the wait mode cannot be set for individual and the wait mode of the wait states are only insection (pin wait mode of the wait states are only insection wait mode). Areas in which WC (wait count) bits 1 valid (programmable wait mode, pin wait mode) number of access states for individual and these in combination. An example is set 1.2 and 1.3.	non to all ar vidual areas d: erted by the and 0 of the ait mode 1, areas can be	WAIT pin  WCR are or pin auto-	Oth Do Do See Set foll  • H. • H.  M	nual Title  ner Technical cumentation cument Name e section 6.3.5 (5), WSC ting Example, in the owing manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual lated Microcomputer chnical Q&A	

#### References

The bus width and the enabled/disabled state of WSC (wait state controller) operation can be set for individual areas.



Product	H8/300H	Q&A No.	QA300H-008A-2
Topic	Changing the Number of Wait States I	nserted Per	Area
Answer			

Example: To set the following access states for the following areas:

Areas 0, 1: 2 states
Area 2: 3 states
Areas 3, 4: 4 states
Area 5: 5 states
Areas 6, 7: 6 states

Table 1.2 Changing the Number of Wait States Inserted Per Area

Area	Memory Map	Wait States from WC Bit	Enable/Disable of Wait Insertion from WAIT Pin	Waits from WAIT pin	Access States
Area 0	2-state access space	Invalid	Disable	_	2
Area 1	Wait-disabled area				
Area 2	3-state access space pin wait mode 0	Invalid	Enable	0	3
Area 3		Valid/1 state	Enable	0	4
Area 4	3-state access space pin wait mode 1				
Area 5			Enable	1	5
Area 6	3-state access space	Invalid	Enable	3	6
Area 7	pin wait mode 0				

**Table 1.3** Register Settings

Register	Address	Setting
		7 0
ASTCR (Access state control register)	H'FC	1 1 1 1 1 1 0 0
		7 0
WCER (Wait state control enable register)	H'38	0 0 1 1 1 0 0 0
		7 0
WCR	H'F9	<u> </u>

Prod	luct	H8/300H	Q&A No.		QA3	300H-009A
Topi	С	Receiving BREQ in Power-Down Mod	е			
Ques	stion				С	lassification—H8/300H
	~ =					Software
1.	Can I	BREQ be received in sleep mode?				Registers
2.	Can Ī	BREQ be received in hardware/softwar	e standby m	ode?	0	Bus controller
						Interrupts
						Resets
						Power-down mode
						Instructions
						Miscellaneous
						DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Ansv	wer				Re	lated Manuals
1	3.7				Ma	nual Title
2.	<ol> <li>Yes</li> <li>Since both the hardware standby mode and software standby mode bring on-chip peripheral modules to a halt (including the clock),         <del>BREQ</del> cannot be received.</li> </ol>					ner Technical
					-	cumentation
						cument Name
					Re Tec	lated Microcomputer chnical Q&A
					Titl	е
Refe	rences					

Product	H8/300H	Q&A No.		QA3	00H-010A	
Topic	Maximum Wait Time After BREQ Input	t				
Question				С	lassification—H8/300H	
***** 1	The second secon	1 DAGIZ			Software	
Why does	it take so long between BREQ input ar	id BACK of	itput?		Registers	
				0	Bus controller	
					Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Rel	ated Manuals	
	' <del></del>			Mai	nual Title	
Because the BREQ request is held in the following cases:  1. When DMAC (DMA controller) data is being transferred in burst mode or block transfer mode.						
2. When	n waits are inserted during accesses of o	external add	resses.	Other Technical Documentation  Document Name		
Example:	When an instruction with a word-size					
	with an 8-bit bus in pin wait mode 1: I inserted wait states + wait states insert					
					ated Microcomputer hnical Q&A	
				Title	е	
References	5					

Product	H8/300H	Q&A No.		QA30	00H-011A	
Topic	Interrupt Sampling					
Question				CI	assification—H8/3	00H
****		10			Software	
When are	external interrupts (NMI, IRQn) sampl	ed?			Registers	
					Bus controller	
				0	Interrupts	
					Resets	
					Power-down mode	)
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
			ļ		Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Rela	nted Manuals	
7	J		-		ual Title	
				Doc	er Technical umentation ument Name	
				See fi Timi • H8 • H8 See fi Timi • H8	ingure 18.17, Interruping, in the following rights of	nanuals: anual anual t Input nanual: anual
References	S					

Prod	uct	H8/300H	Q&A No.		QA300H-012A		
Topic	;	Holding External Interrupts					
Ques	tion				Classification—H8/30		
	Are the IRQn interrupt requests held if they are produced when the					Software	
		ne IRQn interrupt requests neid if they iE (IRQ enable) bit of the IER (IRQ en	•			Registers	
		ols external interrupts (IRQn), is cleare	_	), which		Bus controller	
	Conti	ois externar interrupts (fixQii), is cleare	a to o:		0	Interrupts	
2.	Are I	RQn interrupt requests held if they are	produced w	hen		Resets	
	interr	rupts are masked with the I and UI bits	of the CCR	(condition		Power-down mode	
	code	register)?				Instructions	
						Miscellaneous	
						DMA controller	
						ITU	
						Watchdog timer	
						SCI	
						A/D converter	
						I/O ports	
Answ	er/				Re	lated Manuals	
1.	37	When the signal specified by the ISCR	(ID O	. 1	Ма	nual Title	
	(IRQ the II set to softw		ffected by the 1 while the F bit can be	ne state of IRQnF is cleared with	Do	her Technical cumentation	
2.	and U	As in the above case, IRQnF is not affe JI bits. When the IRQnE and IRQnF bi rupt mask is cleared, the interrupt is acc	ts are set to		See Blo foll • H • H • M	e figure 5.2, IRQ Interrupt ock Diagram, in the lowing manuals: H8/3002 Hardware Manual H8/3003 Hardware Manual H8/3042 Group Hardware Manual Intel Microcomputer chnical Q&A	
Refer	ences	•					
. color	<u> </u>						

Product	H8/300H	Q&A No.		QA3	00H-013A
Topic	Receiving NMIs During NMI Processin	ıg			
Question				CI	assification—H8/300H
IC 41 NIM	' 		:1141		Software
	I has the highest priority and is always eccepted if it is generated while the NMI				Registers
routine is		i interrupt pi	rocessing		Bus controller
Toutille is	running?			0	Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rela	ated Manuals
	NMI is generated while an NMI interrible that interrupt request is accepted supering			Mar	nual Title
					er Technical umentation
				Doc	ument Name
				Rela Tec	ated Microcomputer hnical Q&A
				Title	3
References	8				

Product	H8/300H	Q&A No.		QA3	00H-014A
Topic	Edge Rise and Fall Times for Interrupt	Pins			
Question				С	lassification—H8/300H
3371	1	. 1	41		Software
	edge trigger is used for an external inter	rupt, wnat a	ire the		Registers
iongest an	owed rise and fall times of the edge?				Bus controller
				0	Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rel	ated Manuals
				_	nual Title
<ol> <li>Make it no more than 2 states. More than this will produce the following effects:</li> <li>Interrupts will not be accepted because the edge change is not detected.</li> <li>More than one edge will be detected internally for each change in the external pin signal, so multiple interrupts will be requested.</li> </ol>				Do	er Technical cumentation cument Name
				Tec	ated Microcomputer hnical Q&A
				Titl	9
References	<b>3</b>				

Prod	uct	H8/300H	Q&A No.		QA3	300H-015A
Topi	C	Disable Timing for Interrupts				
Ques	stion				С	lassification—H8/300H
1.	Arai	ntarmints disabled the instant that the n	orinhoral ma	dulo's		Software
1.		interrupts disabled the instant that the peripheral module's rrupt enable bit is cleared to 0?			Registers	
	men	upt chable bit is cleared to 0:				Bus controller
2.	When	n the interrupt enable bit of the IER (IR	Q enable re	gister) is	0	Interrupts
cleared to 0, are interrupt instantly disabled?					Resets	
						Power-down mode
						Instructions
						Miscellaneous
						DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Ansv	ver				Rel	ated Manuals
1	T4		1411	1:	Ma	nual Title
2.	<ol> <li>Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is accepted after the instruction completes its execution.</li> <li>Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is not accepted after the instruction completes its execution since the request signal is cleared simultaneously with the enable bit. However, since the IRQn flag is held, the next time the interrupt enable bit is set to 1, that interrupt is accepted.</li> </ol>				See Ger Cor main • H • H • M Rel Tec Titl Als Hol	ner Technical cument Name e section 5.5.1, Interrupt neration and Disable ntention, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Chnical Q&A  e  o see section 1.3.2, Iding External Interrupts A300H-012A), in this manual.
Refe	rences	8			1	

Product	H8/300H	Q&A No.	C	QA300H-016A					
Торіс	Exception Processing After a Reset								
Question					Classification—H8/300H				
	I			Software					
Are interrupts ever generated immediately following resets?					Registers				
					Bus controller				
				0	Interrupts				
					Resets				
					Power-down mode				
					Instructions				
					Miscellaneous				
					DMA controller				
					ITU				
					Watchdog timer				
					SCI				
					A/D converter				
					I/O ports				
Answer				Related Manuals					
No. Immediately after a reset, all interrupts, including NMIs, are disabled. However, when the first instruction of a program is executed, NMIs are accepted.									
				Other Technical Documentation					
				Document Name					
					See section 4.2.3, Interrupts After a Reset, in the following manuals: • H8/3002 Hardware Manual • H8/3003 Hardware Manual • H8/3042 Group Hardware Manual				
				Related Microcomputer Technical Q&A					
				Titl	le				
References	5								


Product	H8/300H	Q&A No.	QA300H-017A-1					
Topic	Using the Interrupt Controller							
Question		Classification—H8/300H						
How should the two interpret priority levels he used to make offer-time					Software			
How should the two interrupt priority levels be used to make effective use of the interrupt controller?					Registers			
					Bus controller			
				0	Interrupts			
					Resets			
			Power-down mode					
					Instructions			
					Miscellaneous			
					DMA controller			
					ITU			
					Watchdog timer			
					SCI			
					A/D converter			
					I/O ports			
Answer				Rel	ated Manuals			
By rewriti	ing the values set in IPRA and IPRB (ir	nterrupt prio	ritv registers	Mar	nual Title			
A and B) for every interrupt processing routine, the interrupt priority can be changed at any time. IPRA and IPRB are 1-word registers, so they are easy to manipulate. A sample program is shown in figure 1.4. See the procedures after the figure for a more concrete example on use.								
•			Other Technical Documentation					
P	JSH R0 — Saves content of R			Doc	cument Name			
	IOV.W @IPRA, R0 — Saves IPRA	4 value						
PUSH R0 — Sets the new IPRA value to NEW MOV.W R0, @IPRA								
_ A	NDC #H'BF, CCR — Clears the U	UI bit						
	POP R0 Reverts to the saved IPRA value		A value		ated Microcomputer hnical Q&A			
P	MOV.W R0, @IPRA ── POP R0 ——— Reverts to t	the saved R0	value	Title	е			
	RTE							
	Figure 1.4 Sample Progra	m						
Reference	S							

Product	H8/300H	Q&A No.	QA300H-017A-2
Topic	Using the Interrupt Controller		
Answer			

- 1. Procedure for setting interrupt priority:
  - a. Set the UE (user bit enable) bit of the SYSCR (system control register) to 0, the I bit (interrupt mask) of the CCR (condition code register) to 1, and the CCR's UI (user bit/interrupt mask) bit to 0. In this state, only NMIs and priority 1 interrupt sources are accepted.
  - b. Set the interrupt priorities for each interrupt source on the user end.
  - c. Perform the following processing during the interrupt processing routines. Following the interrupt priorities set by the user, interrupts of priorities lower than the interrupt in question are masked by writing a 0 to the appropriate bits in IPRA and IPRB.
- 2. Figure 1.5 shows the processing procedures when the interrupt priorities set by the user are as shown in table 1.4.

**Table 1.4** Interrupt Priorities

Interrupt Source	User-Set Priorities		Initial IPRA, IPRB Settings
Timer 1	5	Highest	1
Timer 2	4	<b>A</b>	1
SCI 1	3		1
Timer 3	2		1
Timer 4	1	₩	1
SCI 2	0	Lowest	1



Product	H8/300H	Q&A No.	QA300H-018A					
Topic	Receiving an External IRQ1 After Returning From Hardware Standby Mode							
Question				(	Classification—H8/300H			
					Software			
	lware standby mode, I set the IRQ1 pir				Registers			
	standby mode. Will interrupts be accep	irning while		Bus controller				
the IKQ1	pin remains low?			0	Interrupts			
					Resets			
					Power-down mode			
					Instructions			
					Miscellaneous			
					DMA controller			
					ITU			
					Watchdog timer			
					SCI			
					A/D converter			
					I/O ports			
Answer				Re	lated Manuals			
				Ma	nual Title			
Interrupts will not be accepted immediately after returning. A reset clears hardware standby mode. This initializes the IER (IRQ enable register) and IRQ1 becomes disabled (the IRQ1E (IRQ1 enable) bit of the IER = 0). Thereafter, if the IRQ1E bit of the IER is set to 1 and the I and UI bits								
or the eer	R enable interrupts, interrupts will be a	ecepted.			her Technical cumentation			
				Do	cument Name			
				Afr ma • <i>H</i> • <i>H</i>	e section 4.2.3, Interrupts ter a Reset, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual			
					lated Microcomputer chnical Q&A			
				Tit	le			
References	5			1				

Prod	duct H8/300H Q&A No.				QA300H-019A		
Topic	:	Interrupt Priority Within Groups					
Ques	stion				С	Classification—H8/300H	
1.	Who	n avtarnal interrunts accur simultaneou	ely within o	roupe with		Software	
		external interrupts occur simultaneously within groups with me priority (for example, IRQ4 to IRQ7) which has priority?			Registers		
	the se	anie priority (for example, freq 4 to free	er, winch he	is priority.		Bus controller	
2.	When	n an IRQ4 interrupt occurs during an IF	RQ7 interrup	ot processing	0	Interrupts	
	routii	ne, what happens? (Does IRQ4 wait or	does IRQ4 j	processing		Resets	
	take j	priority?)				Power-down mode	
						Instructions	
						Miscellaneous	
						DMA controller	
						ITU	
						Watchdog timer	
						SCI	
						A/D converter	
						I/O ports	
Ansv	ver				Related Manuals		
1.	A n.:	ority is set within the IRQ4 to IRQ7 in	04 to ID07 into most once of ID04 >		Ма	nual Title	
2.	IRQ5	S > IRQ6 > IRQ7.  RQ7 is accepted first. After it is accepted. When the I (interrupt mask) and UI	ed, IRQ4 to	IRQ7 are all			
		CR (condition code register) are enable essing routine, IRQ4 to IRQ7 can be accessed.			Other Technical Documentation		
	_	e IRQ7 processing routine, the IRQ4 is	-			cument Name	
		the IRQ7 processing routine.	· ·	ξ	Add Ran • H • H • H • M	table 5.3, Interrupt Factors, Vector Iresses, and Interrupt Priority king (1), in the following manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual 18/3042 Group Hardware Manual 18/3044	
Refe	rences	3					

Product	110/00011	Q&A No.	040	0011 0004
Product	H8/300H	Q&A NO.	QA3	00H-020A
Topic	Interrupts When the Bus Is Released			
Question			С	lassification—H8/300H
Ara interr	upts that occur when the bus is released	l hald?		Software
Are interi	upts that occur when the bus is released	i ileiu?		Registers
				Bus controller
			0	Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer			Ral	 ated Manuals
Allowei				nual Title
by edge of	r level.			
				er Technical cumentation
				cument Name
			Rel Tec	ated Microcomputer hnical Q&A
			Title	е
Reference	S			

Topic  Question  After reset	NMI Sampling Timing and Receiving A			С	lassification—H8/300H
	, when does sampling of the NMI sign	al begin?		С	lassification—H8/300H
After reset	, when does sampling of the NMI sign	al begin?			
After reset	, when does sampling of the NiMi sign	ai begin?	F	- 1	Software
					Registers
					Bus controller
					Interrupts
				0	Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rel	ated Manuals
accepted, h	ck in which the reset clear was sample nowever, until after the execution of the cleared (see figure 1.6)				
					ner Technical cumentation
φ RES	Do	cument Name			
	t <sub>RESW</sub>				ated Microcomputer chnical Q&A
	"RESW"			Titl	е
	NMI not sampled	NMI samp	ed		
Figu	ure 1.6 NMI Sampling Timing and Rec	eiving After	Reset		
References			,		

Product	H8/300H	Q&A No.		QAS	300H-022A		
Topic	Initializing SP After Reset						
Question				C	Classification—H8/300H		
3371 1	4 CD ( 4 1 ) 1	1. 1. 1	1 6		Software		
-	the SP (stack pointer) have to be initial	iizea immea	natery after		Registers		
a reset?					Bus controller		
					Interrupts		
				0	Resets		
					Power-down mode		
					Instructions		
					Miscellaneous		
					DMA controller		
					ITU		
					Watchdog timer		
					SCI		
					A/D converter		
					I/O ports		
Answer				Re	lated Manuals		
when the processing address, to them corre	rupt is accepted before the SP is initiality PC (program counter) is saved by the ing becomes undefined. The PC could be to the I/O registers and so on, which makes the SP immediately after a reset.	nterrupt exce written to a kes it imposs	eption blank sible to read	Otl Do  See Aft ma  • H • H	her Technical cumentation cument Name e section 4.2.3, Interrupts ter a Reset, in the following nuals: 18/3002 Hardware Manual 18/3042 Group Hardware Manual Manual		
					lated Microcomputer chnical Q&A		
				Tit	le		
References	3						

Product	H8/300H	Q&A No.		QAS	800H-023A	
Topic	Pin State During Power-On Reset					
Question					lassificatio	on—H8/300H
			_		Software	
What pin	states do I need to pay attention to duri	ng power-on	resets?		Registers	
					Bus contro	
					Interrupts	
				0	Resets	
					Power-do	wn mode
					Instruction	 าร
					Miscellane	eous
					DMA cont	roller
					ITU	
					Watchdog	timer
					SCI	-
					A/D conve	erter
					I/O ports	
Answer				Re	lated Manu	als
the mode	power-on reset, set the device to an oper pins (MD0 to MD2) and keep the $\overline{STB}$ that the $\phi$ output data is undefined until	$\overline{\overline{Y}}$ pin high. A	Also			
					ner Technic	
				Do	cument Na	me
				Ope the • <i>H</i> • <i>H</i> • <i>H</i>	erating Mod following m 18/3002 Han 18/3003 Han	.1, Types of le Selection, in nanuals: dware Manual dware Manual oup Hardware
					lated Micro chnical Q&	
				Tit	le	
References	6					

Product	H8/300H	Q&A No.	QA30	0H-024A
Topic	RESO Pin Output From RES Pin Input	t		
Question			Cla	assification—H8/300H
****	, DEGG :	1 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Software
What is th	te $\overline{\text{RESO}}$ pin state for reset state ( $\overline{\text{RES}}$ =	= low)?		Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer			Rela	ted Manuals
go to rese	t output ( $\overline{\text{RESO}} = \text{low}$ ).			er Technical umentation
			Doc	ument Name
			Rela Tech	ted Microcomputer nical Q&A
			Title	
References	5			


Topic Connecting RES and RESO Pins    Classification									
Software  Registers  Bus controller Interrupts  Resets  Power-down mode Instructions  Miscellaneous  DMA controller  ITU  Watchdog timer  SCI  A/D converter I/O ports  Preset at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spect t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure  Figure 1.7 Connecting RES and RESO Pins  Classification—H8/300H  Software  Registers  Bus controller  Intru  Watchdog timer  SCI  A/D converter  I/O ports  Manual Title  Other Technical Documentation  Document Name  Related Microcomputer  Technical Q&A  Title  Figure 1.7 Connecting RES and RESO Pins	Product	H8/300H	Q&A No.	QA300H-025A					
Is there any problem with taking RESO pin low output and inputting it directly to the RES pin?    Software	Topic	Connecting RES and RESO Pins							
Is there any problem with taking RESO pin low output and inputting it directly to the RES pin?  Registers  Bus controller  Interrupts  Resets  Power-down mode Instructions  Miscellaneous  DMA controller  ITU  Watchdog timer  SCI  A/D converter  I/O ports  Related Manuals  Manual Title  Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>Cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  Related Microcomputer Technical Documentation  Document Name  Related Microcomputer Technical Q&A  Title	Question	n Classification—H8/300							
directly to the RES pin?  Bus controller Interrupts  Registers  Bus controller Interrupts  Resets  Power-down mode Instructions  Miscellaneous  DMA controller ITU  Watchdog timer  SCI  A/D converter  I/O ports  Related Manuals  Manual Title  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure  1.7.)  Related Microcomputer Technical Documentation  Document Name  Related Microcomputer Technical Q&A  Title		<u></u>				Software			
Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RESO input spec (RESW (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  Related Microcomputer Technical Document Name  Related Microcomputer Technical Q&A  Title			nputting it		Registers				
Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES pin (See figure 1.7.)  Related Microcomputer Technical Document Name  Related Microcomputer Technical Q&A  Title	directly to	the RES pin?				•			
Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES pin (See figure 1.7.)  Related Microcomputer Technical Document Name  Related Microcomputer Technical Q&A  Title						Interrupts			
Instructions   Miscellaneous   DMA controller   ITU   Watchdog timer   SCI   A/D converter   I/O ports				0					
Miscellaneous  DMA controller  ITU  Watchdog timer  SCI  A/D converter  I/O ports  Related Manuals  Manual Title  Reso output directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES pin. (See figure 1.7.)  Related Microcomputer Technical Document Name  Related Microcomputer Technical Q&A Title  Title						Power-down mode			
Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  Related Manual Title  Other Technical Document Name  Peripheral LSI  Related Microcomputer Technical Q&A  Title						Instructions			
Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure  1.7.)  Related Manuals  Manual Title  Other Technical Documentation  Document Name  Related Microcomputer Technical Q&A  Title  Figure 1.7 Connecting RES and RESO Pins						Miscellaneous			
Watchdog timer  SCI  A/D converter  I/O ports  Related Manuals  Manual Title  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES Pin. (See figure 1.7.)  Related Microcomputer Technical Q&A  Title						DMA controller			
Answer  Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  Related Manual Title  Other Technical Documentation  Document Name  Related Microcomputer Technical Q&A  Title  Figure 1.7 Connecting RES and RESO Pins						ITU			
Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec tress (RES pin pulse width) minimum of 10 tress cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)    Comment Name   Resource   Result						Watchdog timer			
Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES pin. (See figure 1.7.)  Related Manuals  Manual Title  Other Technical Documentation  Document Name  Related Microcomputer Technical Q&A  Title						-			
Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES PINS  Related Manuals  Manual Title  Other Technical Documentation Document Name  Peripheral LSI  Related Microcomputer Technical Q&A  Title						A/D converter			
Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)    Other Technical Documentation						I/O ports			
Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RES Peripheral LSI  Related Microcomputer Technical Q&A  Title	Answer				Re	lated Manuals			
Figure 1.7 Connecting RES and RESO Pins	Yes. When a WDT (watchdog timer) overflow causes RESO output to be input directly to the RES pin, a reset caused by RES pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the RESO output as well, meaning that the RES input spec t <sub>RESW</sub> (RES pin pulse width) minimum of 10 t <sub>cyc</sub> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the RESO output does not find its way to the RES pin. (See figure 1.7.)  RESO H8/300H RESO Related Microcom								
		Figure 1.7 Connecting RES and R	EESO Pins		Tit	le			

Product	H8/300H	Q&A No.		QAS	300H-026A
Topic	Cautions for Reset Input				
Question				C	Classification—H8/300H
					Software
Are there	any cautions for reset input?				Registers
					Bus controller
					Interrupts
				0	Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	RES pin is made low, a reset begins, but			Ma	nual Title
on and at thereafter,	ned, it must be low for at least 20 ms while least 10 system clock cycles when oper a reset exception processing begins. If the operation thereafter cannot be guaranteen	it goes high			
sausiicu, (	operation increases cannot be guarante	cu.			her Technical cumentation
				Do	cument Name
				Sec ma • H • H	e section 4.2.2, Reset quence, in the following nuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group Hardware Manual
					lated Microcomputer chnical Q&A
				Tit	le
References	S				

Product	H8/300H	Q&A No.		QA3	300H-027A	
Topic	Executing Instructions When Switching	g to Hardwar	e Standby Mode	9		
Question				Classification—H8/300H		
W/hat hans	ans to everyting instructions when the	CTDV min			Software	
	pens to executing instructions when the rdware standby mode is entered?	SIDI pili g	goes low		Registers	
and the nardware standby mode is entered:					Bus controller	
					Interrupts	
					Resets	
				0	Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
cannot be (RAM ena	ting instruction halts without waiting to guaranteed. To preserve the contents of able) bit of the SYSCR (system control	f RAM, clea	r the RAME	Do See to I the • H See to I the • H Re	ner Technical cumentation cument Name e section 17.5.1, Transition Hardware Standby Mode, in following manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3003 Hardware Manual 18/3042 Grandby Mode, in following manual: 18/3042 Group Hardware	
References	<b>S</b>					

Product	H8/300H	Q&A No.		QA3	00H-028A
Topic	Mode Pins During Hardware Standby	l Mode			
	,			_	Land Cardian Holocoli
Question				C	lassification—H8/300H
What hap	pens when the mode pins (MD2 to MD	0) are chang	ged in		Software
	standby mode?				Registers
					Bus controller
					Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rel	ated Manuals
	pins while in hardware standby mode. o PROM mode, for example, the power				
					ner Technical cumentation
					cument Name
				Rel Tec	ated Microcomputer hnical Q&A
				Titl	е
References	S				

Product	H8/300H	Q&A No.		QA3	00H-029A	
Topic	Returning From Hardware Standby Mo	ode				
Question			Classification—H8/300H			
I l		CTDV	114-		Software	
	at the $\overline{RES}$ pin has to be kept low and the urn from hardware standby mode, but I				Registers	
	is changed to high does the $\overline{RES}$ pin h				Bus controller	
orbr pin	is changed to high does the RES pin in	uve to be 10			Interrupts	
					Resets	
				0	Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Rel	ated Manuals	
ST	TOTE the STBY pin is changed to high. (		_	Door See Moon the :	Appendix E, Hardware Standby de Transition (Return Timing), in following manuals: 8/3002 Hardware Manual 8/3003 Hardware Manual 8/3042 Group Hardware	
	Figure 1.8 Standby Release T	iming		Rel	ated Microcomputer	
	•	-		-	hnical Q&A	
				Titl	е	
References	<b>s</b>			-		



Product	H8/300H	Q&A No.		QA3	300H-031A
Topic	Execution Time in Software Standby N	Лode			
Question				C	Classification—H8/300H
		c.	11 1		Software
	y states are needed to transition to the s LEEP instruction?	software star	idby mode		Registers
using a Si	LEEF HISTUCTION?				Bus controller
					Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
(states) recinstruction SLEEP in states. The instruction of the states o	EP instruction t instruction (not executed)	states; when 2 states; whe cess space, it ecution of the Sleep mode	the SLEEP n the takes 6	Otil Do	ner Technical cumentation cument Name
	Figure 1.10 Sleep Instruction	Timing			
				1	

Product	H8/300H	Q&A No.	(	QA30	00H-032A-1
Topic	Operation When an Interrupt is Request	ed During Ex	ecution or While	Fetcl	hing a SLEEP Instruction
Question				C	Classification—H8/300H
How door	the H8/300H CPU operate when an in	tarmint aama	s in during		Software
	instruction fetch or while a SLEEP inst				Registers
u SEEE1	instruction reten of while a SEEE mist	ruction is ex	ccumg.		Bus controller
					Interrupts
					Resets
				0	Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	varies, depending on the time the inter			Ma	nual Title
A. Duristarts become the instruction of the second	ng SLEEP instruction fetch: The interrust after the previous instruction finishes mes the address of the SLEEP instruction terrupt service routine, the SLEEP instruction g SLEEP instruction execution (case lessing starts without going through the ecomes the address of the instruction a action. After returning from the interrupt action after the SLEEP instruction execution (case 2 leded 6 states later and the interrupt service 1.11.)	apt exception executing. Toon. After returned on execution execution execution. Interrupt sleep state. If the state of the service root extens.	n processing the saved PC turning from tutes.  exception The saved EP tutine, the	Do Do	her Technical cumentation ocument Name
	_				

Product	H8/300H	Q&A No.	QA300H-032A-2
Topic	Operation When an Interrupt is Request	ed During Ex	ecution or While Fetching a SLEEP Instruction
Answer			




Figure 1.11 Timing When an Interrupt Request Occurs During SLEEP Instruction Fetch or Execution

Prod	uct	H8/300H	Q&A No.		QA3	300H-033A
Topic	<b>:</b>	Support for the DAA (DAS) Instruction	with the INC	(DEC) Instructi	ion	
Ques	stion				С	lassification—H8/300H
1	T1 I		11: 4 4:	(ADD)		Software
		DAA instruction can be used with an account of the country and account of the country and all the country are an account of the country and account of the country are all the country are				Registers
	but II	ow about executing it after an inc mist	ruction exec	utes?		Bus controller
2.	The I	DAS instruction can be used with a sub	tract instruc	tion (SUB),		Interrupts
	but h	ow about executing it after an DEC ins	truction exe	cutes?		Resets
						Power-down mode
					0	Instructions
						Miscellaneous
						DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Ansv	ver				Re	lated Manuals
			·		Ma	nual Title
1.		ution of a DAA instruction after execut				
		action is not supported, since the C and esults of the operation after INC instruc	_			
		ment decimal data, execute a DAA inst				
		the ADD instruction (ADD.B #1, Rd).	ruction arter	adding 1		
	***1011	and Tibb institution (Tibb.b #1, Tea).			Otl	ner Technical
2.	Exec	ution of a DAS instruction after execut	ion of an DE	EC	Do	cumentation
		action is not supported, since the C and	_		Do	cument Name
		esults of the operation after DEC instruc				
		ement decimal data, execute a DAS inst		•		
		the ADD instruction (ADD .B #–1, Rd)	) and inverti	ng the C		
	and F	I flags (XORC #A0, CCR).				
						lated Microcomputer chnical Q&A
					Titl	е
Refe	rences					
Acti	ual ope	eration is determined by the flag state.				
	•	, ,				

Rev. 2.00 Dec 13, 2004 page 36 of 92 REJ05B0521-0200



Prod	uct	H8/300H	Q&A No.	QA300H-034A		
Topic		BRA and BRN Instructions				
Ques	stion				С	lassification—H8/300H
						Software
		is the difference between BRA (BT) a		so, what		Registers
	does	it mean for the condition to be "True"?				Bus controller
2.	What	does it mean for the BRN (BF) conditi	ion to be "Fa	alse"?		Interrupts
		` ,				Resets
						Power-down mode
						Instructions
						Miscellaneous
						DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Ansv	ver				Rel	ated Manuals
1.		BRA instruction can be used just like th			Ма	nual Title
	•	is in the following points:  It can only branch in the range +127 by and +32767 bytes to -32768 bytes for call the relative values of objects do not call the relative values of objects are secution states and instruction size and Assembler format is different.	l:16. change, the p		Do	ner Technical cumentation cument Name
2.	A con	ndition of True means that since this instruction of the branch condition is always True dition of False means that since this in	ie.			
2.		thes, the branch condition is always Fal		VCI	Rel	ated Microcomputer
		·			Titl	1
						<u> </u>
Refe	rences		_			

	t	H8/300H		Q&A No.		QA3	00H-035A
Горіс		BRN Instruction	L				
Questi	on					С	lassification—H8/300l
3371 4	1.:1 .	-f :	0				Software
w nat	KIIIU (	of instruction is BRN (BF)	1				Registers
							Bus controller
							Interrupts
							Resets
							Power-down mode
						0	Instructions
							Miscellaneous
							DMA controller
							ITU
							Watchdog timer
							SCI
							A/D converter
							I/O ports
nswe	r					Rel	ated Manuals
BKN 1	is a co	onvenient instruction that r	eplaces cond	itional bra	nch	Ma	nual Title
instruc instruc	ctions	onvenient instruction that r during debugging. It oper but its size and execution	ates the same	as the NO	OP	Ma	nual little
instructinstructinstruction 1.5.	etions etion, 1.5	during debugging. It oper but its size and execution  The BRN Instruction	ates the same time differ as	e as the NO described	OP I in table	Oth Doc	ner Technical cumentation
instructins	etions etion, 1.5 etion	during debugging. It oper but its size and execution  The BRN Instruction  Instruction Size (Bytes)	ates the same time differ as	e as the NO described	OP	Oth Doc	ner Technical
instructinstructinstruction 1.5.	etions etion,  1.5 etion  d:8	during debugging. It oper but its size and execution  The BRN Instruction  Instruction Size (Bytes)	ates the same time differ as Instruction I	e as the NO described	OP I in table	Oth Doc	ner Technical cumentation
instructinstructinstruction 1.5.  Table 1	etions etion, 1.5 etion	during debugging. It oper but its size and execution  The BRN Instruction  Instruction Size (Bytes)	ates the same time differ as	e as the NO described	OP I in table	Oth Doc	ner Technical cumentation
instruction instruction 1.5.  Table 1	etions etion,  1.5 etion  d:8	during debugging. It oper but its size and execution  The BRN Instruction  Instruction Size (Bytes)	ates the same time differ as Instruction I	e as the NO described	OP I in table	Oth Doc	ner Technical cumentation
instruction instruction 1.5.  Table instruction BRN	tions etion,  1.5  ction  d:8  d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes) 2 4	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doc	ner Technical cumentation
instruction instruction 1.5.  Table instruction BRN	tions etion,  1.5  ction  d:8  d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doc	ner Technical cumentation cument Name
instructions instructions in the contraction of the	tions etion,  1.5  ction  d:8  d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doo	ner Technical cumentation cument Name
instructions instructions in the struction of the structi	tions etion,  1.5  ction  d:8  d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doo	ner Technical cumentation cument Name
instructions instructions in the struction of the structi	tions etion,  1.5  ction  d:8  d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doo	ner Technical cumentation cument Name
instructions instructions in the struction in the structure in the structu	tions etion,  1.5  ction  d:8  d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doo	ner Technical cumentation cument Name
Instruct 1.5.  Table : Instruct BRN  NOP Note: **	ctions ction,  1.5 ction  d:8 d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*	e as the NG s described	OP I in table Time (States)	Oth Doo	ner Technical cumentation cument Name
Instruct 1.5.  Table Instruct BRN  NOP  Note: **	tions distriction,  1.5 ction  d:8 d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sprom.	Instruction I  4*  6*  2*  Dace or an inst	e as the NG described	OP I in table  Time (States)  h from the on-	Oth Doo	ner Technical cumentation cument Name
Instruct 1.5.  Table Instruct BRN  NOP  Note: **	tions distriction,  1.5 ction  d:8 d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sp	Instruction I  4*  6*  2*  Dace or an inst	e as the NG described	OP I in table  Time (States)  h from the on-	Oth Doo	ner Technical cumentation cument Name
instructions and instructions are also and instructions and instructions and instructions and instructions are also and instructions and instructions and instructions are also and also are also and also are also and also are also also are also also are also also also also also also also also	tions distriction,  1.5 ction  d:8 d:16	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sprom.	Instruction I  4*  6*  2*  Dace or an inst	e as the NG described	OP I in table  Time (States)  h from the on-	Oth Doo	ner Technical cumentation cument Name
instructions in the instruction of the instruction	tions distriction,  1.5 distriction distri	during debugging. It oper but its size and execution  The BRN Instruction Instruction Size (Bytes)  2  4  2  a 16-bit bus/2-state access sprom.	Instruction I  4*  6*  2*  Dace or an inst	e as the NG described	OP I in table  Time (States)  h from the on-	Oth Doo	ner Technical cumentation cument Name

Product	H8/300H	Q&A No.		QAS	300H-036A
Торіс	The SUBX Instruction				
Question		Classification—H8/300H			
	'				Software
	the SUBX instruction (subtraction wit	serve the Z		Registers	
flag when	the result of execution is 0?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
multiple s reflects th	X instruction is used to divide a subtract ubtractions. After the SUBX instructions e result of all of these operations (See for results of each individual SUBX instru	n is executed igure 1.12.)	d, the Z flag	Ма	nual Title
	SUB R Reflected in Z flag ◀	mL, RnL		Do	ner Technical cumentation cument Name
		RmH, RnH			ourner Hume
	Figure 1.12 Z Flag				
	SUBX instruction results in a 0, the Z vious operation.	flag thus hol	ds the result	Re Tec	lated Microcomputer
				Tit	le
References	3				

Product	H8/300H	Q&A No.		QAS	300H-037A			
Topic	Odd Address Values During STC Instruction Execution							
Question				C	Classification—H8/300H			
****					Software			
	e odd address value when an STC instr		ecuted and		Registers			
the CCR s	tored in an (register indirect) even add	ress?			Bus controller			
					Interrupts			
					Resets			
					Power-down mode			
				0	Instructions			
					Miscellaneous			
					DMA controller			
					ITU			
					Watchdog timer			
					SCI			
					A/D converter			
					I/O ports			
Answer				Re	lated Manuals			
Undefined				Otil Do Do	ner Technical cumentation cument Name			
References	5							

Prod	uct	H8/300H	<b>Q&amp;A No.</b> QA300H-038A		300H-038A	
Topic	;	Interrupts and DMA Transfer Requests	While the E	EPMOV Instruct	ion I	s Executing
Question					С	lassification—H8/300H
			c pp			Software
		an interrupt occurs during the execution		PMOV		Registers
	mstru	ction, what happens to that interrupt re	equest?			Bus controller
2.	What	happens when a DMA transfer request	t occurs duri	ng the		Interrupts
	exect	tion of an EEPMOV instruction?				Resets
						Power-down mode
					0	Instructions
						Miscellaneous
						DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Ansv	ver				Rel	lated Manuals
1.	3371	an interrupt occurs during the executi	C PP	DMOVD	Ma	nual Title
2.	occur occur the by opera	action, the interrupt is held and accepted these executing. It is handled the same as as during ordinary instruction execution are during EEPMOV.W execution are accepted in transfer is completed. For interruption is the same as for EEPMOV.B.  DMA transfer is executed between the most of the EEPMOV instruction.	when an int a. However, epted after t pts other tha	errupt NMIs that ransfer of n NMIs,	Do Do	ner Technical cumentation cument Name e section 2.2.28 (items 1 and EEPMOV, in the following
	·				• H	nual: 18/300H Series oftware Manual
				-	Tec	lated Microcomputer chnical Q&A
					Titl	е
Refe	rences					

Product	H8/300H	Q&A No.		QAS	300H-039A
Topic	The Difference Between EEPMOV.B a	and EEPMOV	′.W		
Question				C	Classification—H8/300H
3371 4 1	I'cc I ( FEDMOND I	EEDMOUU	70		Software
wnat is th	e difference between EEPMOV.B and	EEPMOV.W	<i>'</i>		Registers
					Bus controller
					Interrupts
					Resets
					Power-down mode
				0	Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
TDI . (		LEEDLIOU	***	Ma	nual Title
instruction • Size	er data size of both the EEPMOV.B and an is byte, but there are some difference of register that counts the transfer bytes MOV.B: Byte (maximum number of transfer)	es, as describ	ed below.		
	MOV.W: Word (maximum number of to				ner Technical cumentation
	le/disable of interrupt acceptance:			Do	cument Name
EEPI	MOV.B: Accepted after instruction exe MOV.W: NMI alone is accepted after tr inpleted (all others held).			• <i>E</i> E	e section 2.2.28 (1), (2) PMOV 18/300H Series Ioftware Manual
				Re Te	lated Microcomputer chnical Q&A
				Tit	le
References	<u>.                                      </u>			<u> </u>	
Noisi Gilbes	<u>'</u>				

	Г					
Product	H8/300H	Q&A No.		QA3	800H-040A	
Topic	Cautions on Stack Operation					
Question				C	lassificatio	on—H8/300H
	I				Software	
Are there any particular cautions about stack operation to be aware of?					Registers	
					Bus contro	
					Interrupts	
					Resets	
					Power-do	wn mode
					Instruction	ns
				0	Miscellane	eous
					DMA cont	roller
					ITU	
					Watchdog	timer
					SCI	
					A/D conve	erter
					I/O ports	
Answer				Re	lated Manu	als
When the Use the P	8/300H, the stack area is always accessed stack pointer is set to an odd number, ruled or POP instructions to stack. The standard of the user.	nalfunctions	can result.			
					ner Technic	
				Do	cument Na	me
				Res For • H • H	mats, in the fo 18/3002 Har 18/3003 Har	Inicial CPU 2.5.2 Memory Data dlowing manuals: dware Manual dware Manual up Hardware
					lated Micro chnical Q&	
				Tit	le	
References	5		·			

Product	H8/300H	Q&A No.		QA30	0H-041A			
Topic	On-Chip Peripheral LSI Access When the Bus Is Released							
Question				Cla	ssification—H8/300H			
C .			.,1		Software			
	nal devices (bus master) access internal when the H8/300H CPU has released the				Registers			
device?	when the Ho/300H CFU has released th	ne ous to an	external		Bus controller			
device:					Interrupts			
					Resets			
					Power-down mode			
					Instructions			
				0	Miscellaneous			
					DMA controller			
					ITU			
					Watchdog timer			
				-	SCI			
					A/D converter			
					I/O ports			
Answer				Rela	ted Manuals			
No. Intern	al registers cannot be accessed from ex	es.						
					r Technical umentation			
				Doc	ument Name			
				Rela Tech	ted Microcomputer inical Q&A			
				Title				
References	3		•					

Produ	uct H8/300H Q&A No.			QA300H-042A			
Topic		Areas That Can Be Used as ROM by the	he Vector Ta	ble			
Quest	ion				С	lassification—H8/300H	
Can the empty areas of the vector table (reserved by system or				Software			
		ne empty areas of the vector table (rese ve) be used as ROM?	ervea by sys	tem or		Registers	
1	iesei	ve) be used as ROW!				Bus controller	
2.	Can t	he empty areas of the I/O registers be u	sed as RON	<b>1</b> ?		Interrupts	
						Resets	
						Power-down mode	
						Instructions	
					0	Miscellaneous	
						DMA controller	
						ITU	
						Watchdog timer	
						SCI	
						A/D converter	
						I/O ports	
Answe	er				Rel	ated Manuals	
1 ,			(4 ) ()		Manual Title		
		vector numbers reserved by the system of the used. Reserve addresses, however,					
		ed interrupt vector addresses on the vec					
	used.	•	tor table ca	n also be			
	usea.						
2.	The e	empty areas of the I/O registers cannot b	be used.			er Technical	
						cumentation	
					Doo	cument Name	
					Rel	ated Microcomputer hnical Q&A	
				-	Title	1	
				ŀ			
Defer	2000	.					

Items reserved by the system are used by development tools. Addresses reserved by the system and reserve addresses are listed in the manual. Branch address areas of "memory indirect" addressing can use addresses other than those reserved by the system or those of used by the vector table.

Product	H8/300H	Q&A No.		QA3	00H-043A			
Topic	Pin State During the Oscillation Settling Time							
Question				С	lassification—H8/300H			
****			c.		Software			
	the pin states during oscillation settling	time after the	ne software		Registers			
standby m	node is cleared?				Bus controller			
					Interrupts			
					Resets			
					Power-down mode			
					Instructions			
				0	Miscellaneous			
					DMA controller			
					ITU			
					Watchdog timer			
					SCI			
					A/D converter			
					I/O ports			
Answer				Rel	ated Manuals			
	as in the software standby mode.			Mai	nual Title			
					er Technical cumentation			
				Doc	cument Name			
				Rel Tec	ated Microcomputer hnical Q&A			
				Title	9			
References	5							

## **Section 2 On-Chip Peripherals**


Product	Common	Q&A No.		QA30	00H-101-1
Topic	Receiving DMAC Startup Requests				
Question				CI	assification—H8/300H
When a D	MA controller startup request occurs:				Software
When a D	wir controller startup request occurs.				Registers
1. When	n is the request forced to wait?		_		Bus controller
2. Is the		1:4:0			Interrupts
	request accepted under the following of During EEPMOV execution	conditions?			Resets
	During EEFMOV execution  During read-modify-write instruction e	vecution			Power-down mode
	During DMAC cycle steal transfers.	Accution			Instructions
	burning bivirie eyele stear transfers.				Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Rela	ated Manuals
contr accep prior chan	ous arbiter priority order is: external bu oller > DMAC > CPU. This means that oted when an external bus master or refetty higher than the DMAC has the bus. The have the priorities (for H8/3003) slest waits when a higher priority channel.	ests are not ler with a MAC e 2.1, the		er Technical umentation	
Table 2.1	DMAC Channel Priority				ument Name
Short Add	ress Mode Full Address Mode	Priority			
Channel 0		Highest			
Channel 1					ated Microcomputer
Channel 2		Ţ	-	Title	1
Channel 3	A Channel 3	Lowest			
	T				
References	<u>5</u>				

Product	Common	Q&A No.	QA300H-101-2
Topic	Receiving DMAC Startup Requests		
Answer			

2. During EEPMOV execution, requests are accepted between the read cycle and the write cycle. During read-modify-write instruction execution, requests are accepted between the read cycle, instruction fetch, and the write cycle. During cycle steal transfers, requests are accepted if the channel of the transfer request is higher in priority than the current channel.

## References

- 1. BSET, BCLR, BNOT, BST and BIST are read-modify-write instructions.
- 2. When the wait is longer than those described above, wait states may have been inserted by a CPU bus cycle that has a DREQ request. (See figure 2.1.)



Rev. 2.00 Dec 13, 2004 page 48 of 92

REJ05B0521-0200



Product	Common	Q&A No.		QA	300H-102
Topic	Addresses During DMA Transfers				
Question				С	Classification—H8/300H
	CDVI II I DVI C				Software
	e CPU cause problems in DMAC oper		ads the		Registers
MAK (IIIe	mory address register) during DMA tra	msiers?			Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
However, between re as describe	DMA cycle  Td T <sub>1</sub> T <sub>2</sub> T <sub>1</sub>	ycle can ente e bottom 16- read may d	er in bits of data, affer from	Oti Do Do	nual Title  ner Technical cumentation cument Name
2. Count 3. MAR u Note: MA	updated at transfer source. er updated. updated at transfer destination AR also updated at transfer source at 1' (du the block transfer mode).  Figure 2.2 MAR Update Tin		nsfers and		

## References

There should be no mistake in the value read so long as the bottom 16-bit (MARH, MARL) value is read with the MOV.W instruction.

Product	Common	Q&A No.		QA	300H-103	
Topic	TEND Signal Output Timing 1					
Question				(	lassification—H8/3	300H
In the TEN	WD signal output at arrang byte/wand to	mafa#?			Software	
is the TEN	Is the TEND signal output at every byte/word transfer?					
					Bus controller	
					Interrupts	
					Resets	
					Power-down mode	Э
					Instructions	
					Miscellaneous	
				0	DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
TI TENI	Signal is output when the startup source	,	1 .	Ma	nual Title	
the TEND block tran	DREQ pin). In operating modes other to signal is driven low during the final transfers, it is low during the write cycle justifier. It is not output at every byte/word.	nsfer write of the	cycle. For end of a 1		ner Technical	
	Final DMA cycle	CPU cyc		-	cumentation	
,	Address bus			Related Microcomputer Technical Q&A		
	HWR, LWR	<u>                                       </u>		Tit	1	
		<u> </u>			<del></del>	
	TEND					
	Figure 2.3 TEND Output	t				
References	S			1		

Product	Common		Q&A No.		QA	300H-104
Topic	TEND Sign	nal Output Timing 2				
Question					С	lassification—H8/300H
4 . 4	· <del></del>	TENTO 1 1 10				Software
At what ti	ming is the T	END signal output?				Registers
						Bus controller
						Interrupts
						Resets
						Power-down mode
						Instructions
						Miscellaneous
					0	DMA controller
						ITU
						Watchdog timer
						SCI
						A/D converter
						I/O ports
Answer					Re	ated Manuals
m	· =	tput in the write cycle who	ı Emer		Ма	nual Title
		s H'00. Figure 2.4 illustrat		g.		
		$\begin{bmatrix} Td & T_1 & T_2 & T_1 & T_2 \\ \vdots & \vdots & \vdots & \vdots \end{bmatrix}$				ner Technical cumentation
	ф				Do	cument Name
	Address bus	X;	_';X			
	RD		<u> </u> 			
	HWR, LWR				Rel	ated Microcomputer
	TEND				Titl	
	ETCR	H'01 H'00				
	Fiş	gure 2.4 TEND Output Tir	ning			
References	3					

Product	Common	Q&A No.		QA	300H-105
Горіс	The Relationship Between the DMAC's	DTE and D	TIE Bits		
Question				С	lassification—H8/300H
When the	DTIE (data transfer interrupt enable) bit	is 1 and th	e DTE (data		Software
transfer enable) bit is then cleared to 0, the manual says that an interrupt					Registers
is requeste	ed of the CPU.	-	-		Bus controller
1. Will	DMA transfer end interrupts occur conti	nuously, as	shown in		Interrupts
	2.5?	,			Resets
_	what can be done to keep interrupts from	n occurring	g?		Power-down mode
	DTE = 0, DTIE =	 - 1			Instructions
		- 1			Miscellaneous
	DMA interrupt processing			0	DMA controller
	Holds the values	S			ITU
	DTE = 0, DTIE =				Watchdog timer
	RTE				SCI
		mm 15.7			A/D converter
	Figure 2.5 Continuous Interrupts from D	TE and DI	TE .		I/O ports
nswer					ated Manuals nual Title
alwa instru	E = 0 and DTIE = 1 (enabling interrupts as be produced. To prevent this, set DTE action can be used), or clear the DTIE bit action can be used).	to 1 (the E	SSET	Do	ner Technical cumentation cument Name lated Microcomputer chnical Q&A
References	3				

Product	Common	Q&A No.		QA3	300H-106			
Topic	Opic DMAC Startup							
Question			С	lassification—H8/300H				
When the	DMAC is started up with an ITU co	mnoro motob i	ntorrint		Software			
	ens if the I (interrupt mask) and UI (				Registers			
	condition code register) are masked?		Bus controller					
l uic cert (	condition code register) are masked.				Interrupts			
					Resets			
					Power-down mode			
					Instructions			
					Miscellaneous			
				0	DMA controller			
					ITU			
					Watchdog timer			
					SCI			
					A/D converter			
					I/O ports			
Answer				Rel	ated Manuals			
CPU's int	errupt mask bits (I and UI bits). (See	figure 2.6.)  SYSCR						
Per Flag	ipheral module	T   F	CR I		ner Technical cumentation			
compared match	are or	•	CPU	Doo	cument Name			
	enable bit circ	on 🗕		Rel	ated Microcomputer			
				Tec	hnical Q&A			
		DT	DMAC	Title	е			
	Figure 2.6 DMAC Star							
References								
	When an interrupt is disabled with an interrupt enable bit in a module, interrupts will not occur for either the DMAC startup request or the CPU.							

RENESAS


Product	Common	Q&A No.		QA	300H-107	
Topic	The DMAC and Timer Interrupts					
Question				С	lassification—H8/300H	
When the	DMAC startup source has compare-ma	stabad tha IT	TII is on		Software	
	produced to the CPU of the ITU?	aterieu tile 11	O, is all		Registers	
interrupt p	broduced to the Cr C of the 110:				Bus controller	
					Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
				0	DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Rel	ated Manuals	
	requests selected as startup sources star				nual Title	
control re	a transfer enable) bit of the DMAC's D'gister) is set to 1, and no interrupt is gen DTE bit is 0, no startup request is gene	nerated to th	e CPU.			
goes to the	e CPU. An interrupt that is used as a state ously generate an interrupt to the CPU.	artup source		Other Technical Documentation		
Simultane	ously generate an interrupt to the Cr O.				cument Name	
				Rel Tec	ated Microcomputer hnical Q&A	
				Titl	е	
References	S					

Product	Common	Q&A No.		QA	300H-108	
Topic Operation After a DMAC End Interrupt Is Generated 1						
Question				Classification—H8/300H		
THE ALL OF THE PARTY OF THE PAR					Software	
When the transfer count register becomes H'0000 while the DMAC is in use and an end interrupt is generated:					Registers	
use and	in end interrupt is generated.				Bus controller	
1. Wh	en is the next transfer request accepted?				Interrupts	
		3.54			Resets	
	transfer requests generated before the D	MA transfe	r starts		Power-down mode	
ign	ored?				Instructions	
					Miscellaneous	
				0	DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	ated Manuals	
ena reac of t trar reg 2. Wh req har	next transfer request is accepted when the ble) bit is set to 1 by software. When the bles H'0000 and a transfer end interrupt in DTCR (data transfer control register) after is disabled. To do another transfer, so ster during the end interrupt routine and ten the startup request is an internal interpretated when the DTE bit is 0. For more is alware manual. When the startup request gnored if it is an edge.	transfer cours generated, is cleared an et the transfethen set the larupt, a CPU nformation,	nt register the DTE bit d data er count DTE bit to 1. interrupt is see the	Do See Use • H • H M	ner Technical cumentation cument Name e section 8.6, Cautions on e, in the following manuals: 18/3002 Hardware Manual 18/3003 Hardware Manual 18/3042 Group	
Referenc	95					

Product	Common	Q&A No.		QA3	800H-109	
Topic	Operation After a DMAC End Interrupt Is Generated 2					
Question				С	assification—H8/300H	
					Software	
	transfer count register becomes H'0000			Registers		
use and th	e transfer ends, when is the transfer end	d interrupt g	enerated?		Bus controller	
					Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Rela	ated Manuals	
	ransfer ends, an interrupt request is ger				nual Title	
	When the CPU captures the bus, the tra after the executing instruction ends. (S					
			exception	Oth	er Technical	
			rocessing tarted by		umentation	
	Final DMA		AC transfer	Doc	ument Name	
	CPU cycle transfer cycle	cycle en	d interrupt			
	Ф					
	fer end					
interrup	t signal				ated Microcomputer hnical Q&A	
	Figure 2.7 Timing at DMAC End	Interrupt		Title	9	
References	<u>5</u>					

Product	Common	Q&A No.		QA	300H-110	
Topic	DMA Transfers Started up by Serial Transfers					
Question				С	lassificatio	n—H8/300H
C	.1. 256.	1.7	, , l		Software	
	than 256 transfers be done between me		Os wnen		Registers	
SCI and L	OMAC are used together to send and rec	serve?			Bus contro	oller
					Interrupts	
					Resets	
					Power-do	wn mode
					Instruction	ıs
					Miscellane	eous
				0	DMA cont	roller
					ITU	
					Watchdog	timer
					SCI	
					A/D conve	erter
					I/O ports	
Answer					lated Manu nual Title	als
maximum more data	DMAC is started up by the SCI, I/O m number of transfers allowed will then than this, data must be stored in memoset with a transfer end interrupt.	be 65,536. T	To transfer	Do Do	ner Technic cument Na cument Na lated Micro chnical Q&.	me computer
References	3					

Product	Common	Q&A No.		QA	300H-111
Topic	Time Until DMAC Startup by the DREC	Q Pin			
Question				С	lassification—H8/300H
W/by is 4	states the minimum time to startup the	DMAC from	the DREO		Software
pin?	states the minimum time to startup the	DMAC IIOI	i tile DREQ		Registers
piii:					Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
	time from the $\overline{\text{DREQ}}$ pin to the internal			Ma	nual Title
states. The	e bus arbiter internal processing time is ninimum of 4 states (the sum of these fi	also 2 state	s. This		
					ner Technical cumentation
				Do	cument Name
				Re Tec	lated Microcomputer chnical Q&A
				Titl	le
References				<u> </u>	
Veletelices					



Торіс					H-113
•	Use of Dual-Function Pins				
Question				Clas	sification—H8/300H
When the	DMAC is used under the following cor	aditions son	tha	So	oftware
	DMAC is used under the following cor $\overline{S}$ dual-function pin be used as a $\overline{CS}$ outp	Re	egisters		
TEND/C	s duar-runction pin be used as a es out	out:		В	us controller
Condition	s: Full-address transfer mode, external	request (low	level input	In	terrupts
from DRI	$\overline{EQ}$ pin) for the startup source.			Re	esets
				Po	ower-down mode
				In	structions
				М	iscellaneous
				O DI	MA controller
				IT	
					atchdog timer
				S	CI
				A/	D converter
					O ports
Answer				Relate	d Manuals
hardware	manual.				
					Technical nentation
				Docun	nent Name
				followi	otion 9, I/O Ports, in the ng manual: 003 Hardware Manual
				Relate Techni	d Microcomputer ical Q&A
				Title	
Reference	S				

Product	Common	Q&A No.	QA300H-114		
Topic	I/O Ports and the DREQ Pin				
Question				С	lassification—H8/300H
	I III DEE (I	11. 6.1 75	TOP (1)		Software
	should the DTE (data transfer enable)				Registers
	fer control register) be set to use pins the	nat are used	both as		Bus controller
DKE	Q pins and I/O ports as I/O ports?				Interrupts
2. How	should dual-function pins be set for us	e as <del>DREQ</del>	pins?		Resets
	•		`		Power-down mode
					Instructions
					Miscellaneous
				0	DMA controller
				Ť	ITU
					Watchdog timer
			-		SCI
					A/D converter
					I/O ports
Answer				Rel	ated Manuals
4				Mai	nual Title
1. They	can be used as I/O ports without regard	d to the DTI	E bit.		
direc	the dual-function pins as $\overline{DREQ}$ pins, cleation register) of affected ports to 0. Who to but put is detected as $\overline{DREQ}$ input.				
					er Technical cumentation
				Do	cument Name
			_		ated Microcomputer hnical Q&A
			-	Titl	
				110	<u> </u>
Doforonce	. [				
References					

Product	Common	Q&A No.		QA	300H-115
Topic	PWM Mode and Interrupts				
Question				С	lassification—H8/300H
XX/I 4I	ITII :d :- 41- DWMdd :4-				Software
	ITU is used in the PWM mode and into to clear the IMFB (input capture/comp	-			Registers
-	er status register) to 0 within the interru		-		Bus controller
	B automatically cleared when an IMIB				Interrupts
10 0110 11111	z uncommunicarity encured which and invite	interrupt is	generated.		Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
				0	ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
The IMED	If flag must be cleared to 0 within the in	tarrint prog	ossina	Ma	nual Title
		Γ <sub>3</sub>		Do	ner Technical cumentation cument Name
	Φ				
Addre	ss TSR address	X			
IN	MF			Re Tec	lated Microcomputer chnical Q&A
	FI	ag cleared		Titl	е
	Figure 2.9 IMFB Flag				
References	3				
	☐ in the HTM in the HTML in	1.			

Product	Common	Q&A No.	C	A300H-116
Topic	Clearing the Counters			
Question				Classification—H8/300H
77 1 7	1 4 1771			Software
How do I	clear the ITU counter using software?			Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				) ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer			F	Related Manuals
value is no	TCNT (timer counter) by writing H'000 ot cleared by rewriting the TSTR (times		er).	Other Technical Document Name  Related Microcomputer echnical Q&A
References	5			

Product	Common	Q&A No.		QA300H-117
Торіс	Pulse Output From the ITU			
Question				Classification—H8/300H
How do I	get a specific number of pulses output	(cov. 10) on	I than ston	Software
the pulse		(say, 10) and	t then stop	Registers
the pulse	output:			Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				O ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
Answer				Related Manuals
PWN comp end i up 10	In 1 DMAC channel can be used: Pulses of mode. In this case, the DMAC is start pare match. Set DMA transfers for 10 a nterrupt to stop the ITU. This DMA transfers; set the data transfer so that it do ation (transfer data, transfer source address).	ted up by an nd generate insfer is aim oes not affec	ITU a transfer ed at starting et CPU	Other Technical Documentation
TCL (x). V comp H8/3 funct the b	n other timers can be used: Output puls K pin (clock input pin) and events cour When the timer (x) compare register reapere match interrupt is generated and th 00H, TIOCA0/TCLKC and TIOCB0/T cion pins. For this reason, no extra wiring oard to output pulses from channel 0 at KD as input pins.	nted by another a counted the second acres a counted to the second are content and the second are content and the second are are another are another are another are are are are are are are are are a	ner timer t of 10, a On the lual- pe added on	Related Microcomputer Technical Q&A
	n using software: Generate compare macount with the interrupt processing rout		ts each time	
Reference	S			

Product	Common	Q&A No.		QA	300H-118	
Topic	ITU Cascade Connections					
Question				С	lassification—H8/300H	
					Software	
Can casca	de connections be used with the ITU?				Registers	
					Bus controller	
					Interrupts	
					Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
				0	ITU	
					Watchdog timer	
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
The PA2 and PA3 pins of port A are dual function pins for outputs TIOCA0 and TIOCB0 of the ITU's channel 0 and clock inputs TCLKC and TCLKD. This enables direct ITU cascade connections without external wiring. The count timing for the ITU in the host is shown in figure 2.10.						
115410 2.1	·				ner Technical cumentation	
(syste	m clock)			Do	cument Name	
l	O/TCLKC					
		mpling			lated Microcomputer	
	Figure 2.10 ITU Count Tim	iing		Titl	le	
When there is no wiring from TIOCA0/TCLKC or TIOCB0/TCLKD to off the chip and the load is light, TCLKC and TCLKD sample the compare match output of TIOCA0 and TIOCB0 at the rise of the next φ.						
References	3			1		

Common  Setting the ITU's PWM Output  ITU is used in PWM mode, how shoulgister) be set?	<b>Q&amp;A No.</b> d the TIOR			300H-119
ITU is used in PWM mode, how shoul	d the TIOR		С	
	d the TIOR		С	
	d the TIOR			lassification—H8/300H
	a the HOR	(1. I/O		Software
gister) be set?		(timer I/O		Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
			0	ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
			Rel	ated Manuals
e PWM bit of the TMDRs (timer mode channels of the ITU, GRA/GRB are up to output setting, regardless of the cont	e registers) le used as outpu	ocated in at compare	Oth Doo	ner Technical cumentation cument Name
	e PWM bit of the TMDRs (timer mode e channels of the ITU, GRA/GRB are u	e PWM bit of the TMDRs (timer mode registers) lee channels of the ITU, GRA/GRB are used as output or output setting, regardless of the contents of the T	setting does not affect PWM output. When the PWM mode is e PWM bit of the TMDRs (timer mode registers) located in e channels of the ITU, GRA/GRB are used as output compare or output setting, regardless of the contents of the TIOR.	setting does not affect PWM output. When the PWM mode is e PWM bit of the TMDRs (timer mode registers) located in e channels of the ITU, GRA/GRB are used as output compare or output setting, regardless of the contents of the TIOR.  Oth Do  Do  Rei  Titl

Product Common Q&A No. QA300H-120-1 Topic ITU Output and Port Output Question Classification—H8/300H Software When the ITU is set to toggle output on a GRB (output capture/input Registers compare dual-function register B) compare match to get the output Bus controller shown in figure 2.11, what kind of value is output when changing from Interrupts port output to ITU output? Resets Power-down mode Instructions (TCNT value) Miscellaneous GRB DMA controller  $\bigcirc$ ITU Watchdog timer (Time) TIOCB output, SCI port output A/D converter I/O ports ITU output Port output ITU output **Related Manuals** High output or Manual Title low output? Set for toggle output Set for port output with Set for toggle output upon compare output upon compare upon compare match in the TIOR match in the TIOR match in the TIOR (timer I/O control register) (timer I/O control register) (timer I/O control register) disabled Other Technical Figure 2.11 ITU Output and Port Output (Q) Documentation **Document Name Related Microcomputer** Technical Q&A Title References

Product	Common	Q&A No.	QA300H-120-2
Topic	ITU Output and Port Output		
Answer			

- 1. When port output is changed to ITU output, the value from before the change is output.
- 2. When a compare match signal is generated at the point when the port output is to be changed to ITU output, the value changes. (See figure 2.12.)





Figure 2.12 ITU Output and Port Output (A)

### References

- 1. When the ITU was started after a reset, the TIOCn output is low until the first compare match occurs.
- When set to input capture and output is disabled, the output level changes when an input capture occurs.

Product	Common	Q&A No.		QA3	300H-121-1	
Topic	ITU Settings					
Question				С	lassification—l	18/300H
DI.	1	. 1	• .		Software	
	Please explain in detail the pulse width, cycle settings and register settings for ITU pulse output as well as the relationship to the internal				Registers	
clock.	1110 puise output as well as the relation	onsinp to th	e internar		Bus controller	
CIOCK.					Interrupts	
					Resets	
					Power-down m	node
					Instructions	
					Miscellaneous	
					DMA controlle	ī
					ITU	
					Watchdog time	er
					SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
	putting pulses in the PWM mode, the d			-	nual Title	
Duty wher width GRB Example:	ing equation. $= n + 1 / N + 1$ $= GRA = n  (set the counter value corresponding equation of the counter value corresponding equation of the count is \phi/2 and \phi/$	ng to the cy MHz, the into	cle – 1) ernal clock of 50%	Do Do	ner Technical cumentation cument Name lated Microcom chnical Q&A	puter
	<del></del>					



Product	Common	Q&A No.	QA300H-121-3
Topic	ITU Settings		
Answer			




Figure 2.16 ITU Settings (4)

Product	Common	Q&A No.		QA	300H-122		
Topic	Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode						
Question				C	lassification—H8/300H		
The manu	The manual states that "TCNT4 runs independently" when reset-				Software		
	zed PWM mode is used. Do this mean				Registers		
purposes?					Bus controller		
			•		Interrupts		
					Resets		
					Power-down mode		
					Instructions		
					Miscellaneous		
					DMA controller		
				0	ITU		
					Watchdog timer		
					SCI		
					A/D converter		
					I/O ports		
Answer				Rel	ated Manuals		
only coun GRB4. Th	chronized PWM mode uses channels 3 ters and registers it uses are TCNT3, G is allows TCNT4 to be used independent or run it as an interval timer using coun	RA3, GRA4 ently. One w	4, GRB3, and ay to use it				
					ner Technical cumentation		
				Doo	cument Name		
					ated Microcomputer		
				Title	е		
References	3						

Product	Common	Q&A No.		QA	300H-123
Topic	Halting the WDT's System Clock				
Question				С	lassification—H8/300H
XX 711					Software
	system clock is halted, does the WDT	(watchdog t	mer) detect		Registers
abnormali	ties?				Bus controller
					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
				0	Watchdog timer
				Ť	SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
as well, so	system clock of the entire LSI is halted it cannot detect abnormalities.	i, the WDT	count stops	Oth Do Do	ner Technical cumentation cument Name
References	8				

Product	Common	Q&A No.		QA	300H-124	
Topic Using the RDR and TDR When the SCI Is Not Being Used						
Question				С	lassification—H8/300H	
When the	SCI is not being used:			Software		
when the	SCI is not being used.				Registers	
1. Can	the RDR (receive data register) be used	as a data re	gister?		Bus controller	
					Interrupts	
2. Can	the TDR (transmit data register)?				Resets	
					Power-down mode	
					Instructions	
					Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
				0	SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
77 133				Ма	nual Title	
Yes and N	0.					
1. The l	RDR cannot be used as a data register b	ecause it is	a read-only			
regis						
2. The 7	ΓDR can be used as a data register.			Oth	ner Technical	
					cumentation	
				Do	cument Name	
				Rel Tec	lated Microcomputer chnical Q&A	
				Titl	е	
References	S					


Product	Common	Q&A No.		QA	300H-125	
Topic	I/O Settings of Clock Pins for the SCI		•			
Question				С	lassificatio	n—H8/300H
3371 41		1			Software	
	SCI is being used, does the DDR (data or the SCK (serial clock) pin set the I/O				Registers	
pin?	if the SCK (serial clock) pill set the 1/O	specificano	ni ioi tiiat		Bus contro	oller
piii.					Interrupts	
					Resets	
					Power-dov	wn mode
					Instruction	is
					Miscellane	ous
					DMA cont	roller
					ITU	
					Watchdog	timer
				0	SCI	
					A/D conve	rter
					I/O ports	
Answer				Re	lated Manu	als
mode regi	by the C/A bit (communications mode) ster) and the CKE1 and CKE0 (clock entrol register). Setting the DDR of the p	nable) bits o	of the SCR	Do Do	ner Technic cument Na cument Na lated Micro chnical Q&	me computer
References						

Product	Common	Q&A No.		QA	300H-126
Topic	Serial I/O Pin State		<u> </u>		
Question					Classification—H8/300H
	I				Software
	g the dual-function pins that can be use				Registers
	SCK) as SCI pins, I reset them as I/O p				Bus controller
	atrol register) and SMR (serial mode re				Interrupts
the values	of the DDR (data direction register) pi	ns when thi	s happens?		Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
				$\vdash$	A/D converter
					I/O ports
Answer				Bo.	lated Manuals
Allowei				<u> </u>	nual Title
	as that in the case described above the I be being set as an SCI pin.	DDR holds t	he value it		
					ner Technical cumentation
				Do	cument Name
				Re Tec	lated Microcomputer chnical Q&A
				Tit	le
References	3			•	

Product	Common	Q&A No.		QA	300H-127		
Topic	ic Simultaneous Transmission and Reception with the SCI						
Question				С	lassification—H8/300H		
XX71 41	CCI :- b-i	:	1 -11-		Software		
	SCI is being used, can transmission usultaneous with reception on the externa				Registers		
occui siiii	untaneous with reception on the externa	i clock (of \	rice versa):		Bus controller		
					Interrupts		
					Resets		
					Power-down mode		
					Instructions		
					Miscellaneous		
					DMA controller		
					ITU		
					Watchdog timer		
				0	SCI		
					A/D converter		
					I/O ports		
Answer				Re	lated Manuals		
prevents s clocks. Sin possible.	ock source can be selected as the SCI tr imultaneous transmission and reception multaneous transmission/reception usin	n using 2 typ	oes of	Ottl Do Do	ner Technical cumentation cument Name		
References	5						

Product	Common	Q&A No.		QA	300H-128
Торіс	RDRF	•			
Question				C	Classification—H8/300H
3371 4 1	.t l l : 4 DDDE/ ;	1.4.	. c 11) d		Software
	pens if, when clearing the RDRF (recei	_			Registers
	R (serial status register) to 0 during SCI	reception, i	t is cleared		Bus controller
to 0 direct	ly without first reading a 1?				Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
				0	SCI
				$\vdash$	A/D converter
					I/O ports
Answer				Re	lated Manuals
	be cleared. When the BCLR instruction			Ma	nual Title
first read in cleared to is set to 1	on byte units, then the bit that correspond and a write occurs, again in byte unit (RXI interrupt processing routine), the part the RDRF flag.	nds to the RI ts. While the	ORF flag is RDRF flag		
					her Technical cumentation
					cument Name
Peference				Re	lated Microcomputer chnical Q&A
References	5				

			ı		
Product	Common	Q&A No.		QA3	800H-129-1
Торіс	Setting for Asynchronous Transmission	า			
Question				С	Classification—H8/300H
		·			Software
_	nous transmission uses the SCI. How do				Registers
_	re (i.e., using the data empty interrupt (	1 XI) but no	t tne		Bus controller
DMAC)?					Interrupts
					Resets
					Power-down mode
					Instructions
					Miscellaneous
					DMA controller
					ITU
					Watchdog timer
					SCI
					A/D converter
					I/O ports
Answer				Re	lated Manuals
the TIE is  1. Settii Rn ← TE = TIE =  2. Settii Rn ← TE = First TDR TIE =	TDRE = 1, the data empty interrupt is set to 1. There are thus 2 methods.  In the first byte with an interrupt procest of transfer counter)  1 (transfer enable)  1 (empty interrupt enable)  In the first byte with the initialization:  1 (transfer counter)  1 (transfer enable)  byte set to TDR  E cleared (transfer starts, TDRE = 1 after 1 (empty interrupt enable)  ase, the TXI interrupt processing routing.	er TDR $\rightarrow$	e: TSR	Otil Do	her Technical cumentation cument Name
References				•	



Product	Common	Q&A No.		QA30	0H-130-1			
Topic	Topic How Data Is Transferred to the TDR							
Question	Question Classification—H8/300H							
Are there	ways, when transferring transfer data lo	ocated in 16	-bit bus		Software			
	e SCI's transmit data register (TDR, le				Registers			
figure 2.18					Bus controller			
1. Trans	fer using software?				Interrupts			
2. Use t	he DMAC?				Resets			
	$\cap$				Power-down mode			
	H8/3003				Instructions			
					Miscellaneous			
<b>→</b>	SCI	DRAM	[		DMA controller			
Data tran		Tran	nsfer		ITU			
	DMAC   16-bit data b	46	ita		Watchdog timer			
	uata b	us		0	SCI			
	Ų				A/D converter			
	Figure 2.18 Transferring Data to	the TDR			I/O ports			
Answer				Rela	ted Manuals			
	e DRAM <u>1 byte at a time</u> and transfer if er data stored in the transfer buffer, do							
	10000			Other Technical Documentation				
	10010			Doc	ument Name			
No	ote: Start address of transfer buffer 10000	stored in ER0	).   [		ted Microcomputer inical Q&A			
	Figure 2.19 Transfer Buff	0.29		Title				
	rigure 2.19 Transfer Burn	<b>C1</b>						
References								

Product	Common			Q&A No.		QA300H-130-2
Topic	How Data I	s Transferred to	the TDR			
Answer						
LOOP:		#12,R2L g for interrupt R2L	Can be p Copy the R3L and	laced in the		
	BNE	LOOP	Continue	e until the tra	nnsfer	
TxI Interru	ipt: MOV.B	@ER0+,R3L	Transfer SCI's TE	the transfer OR	data to the	
	MOV.B BCLR BNE	R3L,@TDR #7,@SSR LOOP	Clear TD	ent transfer of the contraction	•	

2. Using the DMAC: Start up the DMAC with the SCI's TXI interrupt and transfer the transfer data on DRAM 1 byte at a time to the SCI's TDR. Byte needs to be specified as the size in the DMAC. (Word size transfers are impossible, since they start up the DMAC at every transmission of a byte.)

## References

The bus controller function can be used to enable word-sized transfers as shown in figure 2.20. For each read cycle (16-bit data), 2 consecutive write cycles of 8-bit data are necessary.




Figure 2.20 Using the Bus Controller Function to Enable Word-Sized Transfers



Product	Common	Q&A No.		QA300H-131A-1			
Topic	Timing of Setting RDRF						
Question					lassification—H8/300H		
					Software		
	n data reception ends, the RDRF (receiv			Registers			
of the SSR (serial status register) is set to 1. At what point in the					Bus controller		
asyno	chronous mode is the RDRF set?				Interrupts		
2. When	n is it set in clock-synchronous mode?				Resets		
	3				Power-down mode		
					Instructions		
					Miscellaneous		
					DMA controller		
					ITU		
					Watchdog timer		
				0	SCI		
					A/D converter		
					I/O ports		
Answer				Rel	ated Manuals		
				Ma	nual Title		
	RDRF flag is set after the MSB data is a clining clock falls. (See figure 2.21.)						
Basic	clock 1 2 3 4 5 6 7 8 9 101112131415161 2 3 4				ner Technical cumentation		
				Do	cument Name		
Receive	data D7 Stop						
			· .				
Data sam	pling	∳					
R	DRF —	<b>→</b>			ated Microcomputer hnical Q&A		
				Titl	е		
Note: When SCK clock source is the internal clock, 0.5 basic clocks + 2 states. When SCK clock source is an external clock, 3-4 states.							
	Figure 2.21 8-Bit Data, 1 Sto	p Bit					
References	5						

Product	Common	Q&A No.	QA300H-131A-2
Topic	Timing of Setting RDRF		
Answer			

The RDRF flag is set after the MSB data is received and synchronization clock rises. (See figure 2.22.)




Figure 2.22 8-Bit Data

Produ	uct	Common	Q&A No.	QA300H-132A-1			
Topic	;	Timing of Setting TDRE					
Ques	tion				C	lassification—H8/300H	
1	3371	01:41.4	NE (1	1.4.		Software	
1. When 8-bit data transmission ends, the TDRE (transmit data register		-		Registers			
	empty) flag of the SSR (serial status register) is set to 1. At what			Bus controller			
point in the asynchronous mode is the TDRE set?						Interrupts	
2.	When	is it set in clock-synchronous mode?				Resets	
		•				Power-down mode	
						Instructions	
						Miscellaneous	
						DMA controller	
						ITU	
						Watchdog timer	
					0	SCI	
						A/D converter	
						I/O ports	
Answ	er				Re	lated Manuals	
	ΓSR (t	E flag is set at different times when their ransmit shift register) and when there is chronous mode. (See figure 2.23.)		ssion data in	Ма	nual Title	
						ner Technical	
	Basic	clock 1 2 3 4 5 6 7 8 9 10111213141516 1 2 3 4 5		141516	-	cumentation cument Name	
T	Fransmi		Start bit		Re	lated Microcomputer chnical Q&A	
	F	igure 2.23 Transmit data in TSR (Asyn	chronous m	ode)			
Refer	ences						
		_					

Product	Common	Q&A No.	QA300H-132A-2
Topic	Timing of Setting TDRE		
Answer			

The start of transmission according to the setting of the TE (transmit enable) bit also follows this timing. (See figure 2.24.)




Figure 2.24 No transmit data in TSR (Asynchronous mode)

2. Clock-synchronous mode (See figures 2.25 and 2.26.)




Figure 2.25 Transmit data in TSR (Clock-synchronous mode)




Figure 2.26 No transmit data in TSR (Clock-synchronous mode)

Product   Common   Q&A No.   GA300H-133								
By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?    Registers   Bus controller   Interrupts   Resets   Power-down m   Instructions   Miscellaneous   DMA controller   ITU   Watchdog time   O   SCI   A/D converter   I/O ports	Product	Common	Q&A No.		QA	300H-133		
By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?  Bus controller Interrupts Resets Power-down minstructions Miscellaneous DMA controller ITU Watchdog time SCI A/D converter I/O ports Related Manuals Manual Title  Other Technical Document Name  Related Microcomp Technical Q&A Title  Registers  Registers  Registers  Bus controller Interrupts Resets Power-down minstructions Miscellaneous DMA controller ITU Watchdog time SCI A/D converter I/O ports Related Manuals Manual Title  Resets Power-down minstructions Miscellaneous DMA controller ITU Watchdog time Con	Topic	SCI Reception Errors						
By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?    Registers   Bus controller   Interrupts   Resets   Power-down mainstructions   Miscellaneous   DMA controller   ITU   Watchdog time   SCI   A/D converter   I/O ports	Question				С	Classification	n—H8	/300H
without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?    Interrupts   Resets   Power-down m   Instructions   Miscellaneous   DMA controller   ITU   Watchdog time   O SCI   A/D converter   I/O ports	D					Software		
register), is a receive error interrupt generated again?    Interrupts   Resets						Registers		
Resets Power-down m Instructions Miscellaneous DMA controller ITU Watchdog time SCI A/D converter I/O ports  Related Manuals  Manual Title  Other Technical Document Name  Check the school of the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Related Microcompace of the main routine (after executing the RTE instruction) are ceive error interrupt will be generated again.				tatus		Bus contro	oller	
Power-down meaning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Related Manuals  Manual Title  Other Technical Document Name  Other Technical Document Name  Related Microcomy Technical Q&A  Title	register), i	s a receive error interrupt generated ag	aiii:			Interrupts		
Instructions Miscellaneous DMA controller ITU Watchdog time SCI A/D converter I/O ports  The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Document Name  Related Microcomp Technical Q&A  Title						Resets		
Miscellaneous DMA controller ITU Watchdog time SCI A/D converter I/O ports  Related Manuals Manual Title  Other Technical Document Name  Other Technical Q&A  Title  Related Microcomprechnical Q&A  Title						Power-do	wn mod	de
DMA controller  ITU  Watchdog time  SCI  A/D converter  I/O ports  Related Manuals  Manual Title  Other Technical Document Name  Other Technical Document Name  Related Microcomprehation  Document Name						Instruction	าร	
Answer  The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Document Name  Related Microcomy Technical Q&A  Title						Miscellane	eous	
Watchdog time   SCI						DMA cont	roller	
Answer  The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Document Name  Related Microcomp Technical Q&A  Title						ITU		
Answer  The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Documentation  Document Name  Related Microcomy Technical Q&A  Title						Watchdog	timer	
Answer  The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Documentation Document Name  Related Microcomy Technical Q&A  Title					0	SCI		
The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Document Name  Related Manual Title  Other Technical Document Name  Related Microcomplete						A/D conve	erter	
The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Documentation  Document Name  Related Microcomp Technical Q&A  Title						I/O ports		
The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.  Other Technical Documentation  Document Name  Related Microcompactorical Q&A  Title	Answer				Re	lated Manu	als	
References			a), a receive	error	Do Do	cumentatic cument Na lated Micro chnical Q&	me compu	ıter
	References	<u> </u>						

Product	Common	Q&A No.	QA300H-134			
Topic	Operating the SCI in External Clock M	ode				
Question				Classification—H8/300H		
					Software	
When the	SCI is operated in clock-synchronous external clock mode:				Registers	
1. Does	the SCI start the next transmit operation	on if, after th	ie		Bus controller	
	eletion of 1 byte of data transmission, the				Interrupts	
	ed to the SCK pin before the H8/300H				Resets	
	smit data register)?				Power-down mode	
	-				Instructions	
2. What	happens after reception?				Miscellaneous	
					DMA controller	
					ITU	
					Watchdog timer	
				0	SCI	
					A/D converter	
					I/O ports	
Answer				Re	lated Manuals	
					nual Title	
The result	s are as follows:				iliaai iliao	
until	smission does not start. The next transment the TDRE (transmit data register empty as register) is cleared to 0.					
2. Rece	ption starts, however, an overrun error	will occur u	nless the		ner Technical cumentation	
	F (receive data register full) of the SSF data is completely received.	R is cleared b	pefore the	Do	cument Name	
				Re Tec	lated Microcomputer chnical Q&A	
				Titl	le	
References	8					

Product	Common	Q&A No.		QA	300H-135	
Topic	System Clocks and SCK Phases	•				
Question				С	lassification	n—H8/300H
	' 				Software	
	(serial transfer clock) output synchron	nous to syste	em clock (ф)		Registers	
rise or fall					Bus contro	oller
					Interrupts	
					Resets	
					Power-do	wn mode
					Instruction	ns
					Miscellane	eous
					DMA cont	roller
					ITU	
					Watchdog	timer
				0	SCI	
					A/D conve	erter
					I/O ports	
Answer				Re	lated Manu	als
References	signal is output synchronous to system			Do Do	ner Technic cumentatic cument Na lated Micro chnical Q&.	me computer

Prod	uct	Common	Q&A No.		QA300H-136		
Topic	;	Changing the A/D Mode and Channel	During A/D (	Conversion			
Ques	tion				Cla	ssification—H8/300H	
					,	Software	
1.	How	do I switch the A/D conversion mode during A/D conversion?				Registers	
2.	How	do I change the selected channel during	g A/D conve	ersion?		Bus controller	
		· ·				Interrupts	
						Resets	
						Power-down mode	
						Instructions	
						Miscellaneous	
						DMA controller	
						ITU	
					,	Watchdog timer	
						SCI	
					0 .	A/D converter	
						I/O ports	
Answ	ver				Rela	ted Manuals	
1. 2.	decre	ching the A/D conversion mode during ase conversion accuracy. We advise ag ging the selected channel during A/D c problem as switching the conversion n st it.	ainst it. conversion c	auses the	Othe Docu Docu	r Technical umentation ument Name	
Refe	rences	3					

Before switching the A/D conversion mode or changing the selected channel, check the ADF (A/D end flag) in the ADCSR (A/D control/status register).

Product	Common		Q&A No.		QA	300H-137	
Горіс	Using General-F	Purpose Ports	·	•			
Question					C	lassification	on—H8/300H
Con instr	istions that manin	ulata hita ha usad s	n I/O norte su	han a hit of		Software	
	designated an out	ulate bits be used o	ni i/O ports wi	ileii a bit oi		Registers	i
the port is	designated an out	iput port.				Bus contr	oller
						Interrupts	
						Resets	
						Power-do	wn mode
						Instruction	ns
						Miscellan	eous
						DMA con	troller
						ITU	
						Watchdoo	g timer
						SCI	
						A/D conve	erter
					0	I/O ports	
Answer							ıale
Yes. When	ata register (DR) at is read, the pin sta	output port is read bute read, regardless ate is read. This meanipulate bits. Whe	of the pin star	te. When an no problems	-	lated Manu nual Title	
Yes. When the port do input port in using in that have	ata register (DR) at is read, the pin stanstructions that make been designated in	are read, regardless ate is read. This me	of the pin state eans there are on there are pin r, the DR valu	te. When an no problems ns in the port es of the	Ma		cal
Yes. When the port do input port in using in that have	ata register (DR) a is read, the pin sta astructions that ma been designated in s will become und	output settings	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2	te. When an no problems ns in the port es of the	Ma Otl Do	nual Title	cal
Yes. When the port do input port in using in that have	ata register (DR) at is read, the pin state is read, the pin state is read, the pin state is seen designated in seen designated in seen designated in the seen d	output settings settings settings settings settings settings 1 1 1 1 0 0 0	of the pin star eans there are in there are pin r, the DR valu (See figure 2.2	te. When an no problems ns in the port es of the	Ma Otl Do	nual Title ner Technic cumentatio	cal
Yes. When the port do input port in using in that have	ata register (DR) a is read, the pin sta astructions that ma been designated in s will become und  DDR contents Pin status	output Input settings settings settings settings In 1 1 1 0 0 0 1 1 0	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2	te. When an no problems ns in the port es of the	Ottl Do	nual Title her Technic cumentatio cument Na	cal on ume
Yes. When the port do input port in using in that have	ata register (DR) a is read, the pin sta nstructions that ma been designated in s will become und  DDR contents Pin status DR contents	output settings settings settings settings 1 1 1 1 0 0 0 1 1 0 1 0 1 0 1 0 1	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2	te. When an no problems ns in the port es of the	Otil Do	nual Title ner Technic cumentatic cument Na	cal on lime
Yes. When the port do input port in using in that have	ata register (DR) a is read, the pin sta astructions that ma been designated in s will become und  DDR contents Pin status	output Input settings settings settings settings In 1 1 1 0 0 0 1 1 0	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2	te. When an no problems ns in the port es of the	Ottl Do Do	nual Title her Technic cumentatio cument Na	cal on lime
Yes. When the port do input port in using it that have input port	ata register (DR) a is read, the pin sta nstructions that ma been designated in s will become und  DDR contents Pin status DR contents	output settings settings settings settings 1 1 1 1 0 0 0 1 1 0 1 0 1 0 1 0 1	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2	te. When an no problems as in the port es of the 27.)	Otil Do	nual Title her Technic cumentatio cument Na	cal on lime
Yes. When the port do input port in using it that have input port	ata register (DR) a is read, the pin sta is read, the pin sta istructions that ma been designated in s will become und  DDR contents Pin status DR contents Read DR  DR contents after struction BCLR #7, @DR is executed	output settings Read DR Read DR values	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2  Bit 7 se in by CF  Change pin star	te. When an no problems as in the port es of the 27.)	Ottl Do Do	nual Title her Technic cumentatio cument Na	cal on ime
Yes. When the port do input port in using it that have input port	ata register (DR) a is read, the pin sta is read, the pin sta istructions that ma been designated in s will become und  DDR contents Pin status DR contents Read DR  DR contents after struction BCLR #7, @DR is executed  Figure 2.27	output Input settings settings settings settings In 1 1 1 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0	of the pin star eans there are en there are pin r, the DR valu (See figure 2.2  Bit 7 se in by CF  Change pin star	te. When an no problems as in the port es of the 27.)	Ottl Do Do	nual Title her Technic cumentatio cument Na	cal on ime

Product	Common	Q&A No.	QA	300H-138
Topic	Processing Ports When Not in Use			
Question			C	Classification—H8/300H
77 1				Software
How snou	ld I process ports that are not in use?			Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
			0	I/O ports
Answer			Re	lated Manuals
1. Clear	the DDR (data direction register) of I/	0 0	 Ма	nual Title
in in	but state and pull each pin up or down to $10 \text{ k}\Omega$ .			
2. Hand	lle input-only ports the same way.			
				her Technical
			_	cumentation
			Do	cument Name
			<u> </u>	
			Tec	lated Microcomputer chnical Q&A
			Tit	
References	S			

# Renesas 16-Bit Single-Chip Microcomputer Application Note Technical Q&A H8/300H Series

Publication Date: 1st Edition, March 1995

Edited by:

Rev.2.00, December 13, 2004

Published by: Sales Strategic Planning Div. Renesas Technology Corp.

Technical Documentation & Information Department

Renesas Kodaira Semiconductor Co., Ltd.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-2265-6888, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Technical Q&A H8/300H Series Application Note

