To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS

SH7211 Group

SCIF Clocked Synchronous Serial Data Transmit

Introduction

This application note describes an example of setting up serial data transmit using the transmit FIFO data empty interrupt source of the serial communication interface with FIFO (SCIF) built into the SH7211.

Target Device

SH7211

Contents

1. Preface

1.1 Specifications

This application note describes the use of clocked synchronous serial transfer with FIFO to transmit 256 bytes of data. Figure 1 shows an overview.

- Channel 1 of the SCIF is used.
- The transfer format of the transmit data has a fixed 8-bit data length.
- The bit rate is 100 kilobits per second.
- There are eight transmit triggers, and the transmit FIFO data empty interrupt source is used to transmit 256 bytes of data.
- Transmit operation stops when transmission of 256 bytes of data completes.

Figure 1   Clocked Synchronous Serial Data Transmit Operation with FIFO

1.2 Module Used

Serial communication interface with FIFO (SCIF channel 1)

1.3 Applicable Conditions

MCU	SH7211
Operating frequency	Internal clock: Iϕ = 160 MHz
	Bus clock: Bϕ = 40 MHz
	Peripheral clock: Pϕ = 40 MHz
	MTU2S clock: Mϕ = 80 MHz
	AD clock: Aϕ = 40 MHz
MCU operating mode	Single-chip
Integrated development environment	High-performance Embedded Workshop Ver. 4.05.01.001 from Renesas Technology
C compiler	SuperH RISC Engine Family C/C++ Compiler Package Ver. 9.03 Release 00 from Renesas Technology
Compiler options	Default settings of High-performance Embedded Workshop (-cpu=sh2a -include="$(WORKSPDIR)¥inc" -object="$(CONFIGDIR) ¥$(FILELEAF).obj" -debug -gbr=auto -chgincpath -errorpath -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1 –nologo)

2. Description of the Sample Application

In this sample application, the transmit FIFO data empty interrupt source of the serial communication interface with FIFO (SCIF) is used to transmit serial data in clocked synchronous mode.

2.1 Operational Overview of Module Used

In clocked synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication. Within the SCIF, and transmitter and receiver blocks are independent, so full-duplex communication is possible while sharing the same clock. The transmitter and receiver are also buffered by 16-stage FIFOs, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress. In clocked synchronous serial communication, each data bit is output on the communication line from one falling edge of the sync clock to the next. Data is guaranteed valid at the rising edge of the sync clock. In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB. In clocked synchronous mode, the SCIF receives data by synchronizing with the rising edge of the sync clock.

For details on the SCIF, see the Serial Communication Interface with FIFO (SCIF) section in the *SH7211 Group Hardware Manual* (RJJ09B0338).

Table 1 gives an overview of the serial communication interface with FIFO (SCIF). Figure 2 is a block diagram of the SCIF.

Table 1　Clocked Synchronous Serial Communication

Item	Description
Number of channels	3 channels (channels 0 to 3)
Clock sources	Internal/external clock selection supported
	Internal clock: Clock produced by baud rate generator
	External clock: Clock input on SCK pin
Data format	Transfer data length: 8 bits, fixed
	No parity bit may be affixed.
Bit rate	Internal clock selected: 500 bps to 2 Mbps (when $P\phi$ = 40 MHz)
	External clock selected: Max. 3.3 Mbps (when $P\phi$ = 40 MHz and external clock input frequency is 3.3 MHz)
Error detection	Overrun error
Interrupt request	Transmit FIFO empty interrupt (TXI)
	Receive FIFO data full interrupt (RXI)
	Receive error interrupt (ERI)
	Break interrupt (BRI)

Figure 2   Block Diagram of SCIF

The register functions of the serial communication interface with FIFO (SCIF) are as follows.

- The receive shift register (SCRSR) is a register for receiving serial data. The SCIF sets in SCRSR the serial data bit values input on the RXD pin in the order received, starting from the LSB (bit 0), and the data is then converted into parallel format. When reception of one byte of data completes, the data is transferred automatically to the receive FIFO data register (SCFRDR). The CPU cannot perform direct read or write access to SCRSR.

- The receive FIFO data register (SCFRDR) is an 8-bit, 16-stage FIFO register that stores received serial data. When reception of one byte of serial data finishes, the received serial data is transferred from the receive shift register (SCRSR) to SCFRDR, completing the receive operation. Receive operation can proceed continuously until 16 bytes of data have been stored. The CPU can read from SCFRDR but cannot write to it. Reading the receive FIFO data register when it contains no receive data returns an undefined value. When the SCFRDR register is full of receive data, subsequently received serial data is lost.

- The transmit shift register (SCTSR) is a register for transmitting serial data. The SCIF first transfers transmit data from the transmit FIFO data register (SCFTDR) into SCTSR, then transmits the data serially from the TXD pin, LSB (bit 0) first. After transmitting one byte of data, the SCIF automatically transfers the next byte of transmit data from SCFTDR into SCTSR and starts transmitting again. The CPU cannot perform direct read or write access to SCTSR.

- The transmit FIFO data register (SCFTDR) is an 8-bit, 16-stage FIFO register that stores data for serial transmission. When the SCIF detects that the transmit shift register (SCTSR) is empty, it moves transmit data written to SCFTDR into SCTSR and starts serial transmission. Continuous serial transmission is performed until there is no transmit data left in SCFTDR. The CPU can write to SCFTDR at all times. When SCFTDR is full of transmit data (16 bytes), no more data can be written to it. If writing of new data is attempted, the data is ignored.

- The serial mode register (SCSMR) is a 16-bit register that specifies the SCIF serial communication format and selects the clock source for the baud rate generator. The CPU can always read and write to SCSMR.

- The serial control register (SCSCR) is a 16-bit register that operates the SCIF transmitter and receiver, enables and disables interrupt requests, and selects the transmit and receive clock source. The CPU can always read and write to SCSCR.

- The serial status register (SCFSR) is a 16-bit register. The upper 8 bits indicate the receive error count for the receive FIFO data register, and the lower 8 bits are status flags indicating SCIF operating state. The CPU can always read and write to SCFSR, but cannot write 1 to the status flags ER, TEND, TDFE, BRK, RDF, and DR. These flags can be cleared to 0 only if they have first been read as 1. The FER and PER flags are read-only bits that cannot be written to.

- The bit rate register (SCBRR) is an 8-bit register that together with the baud rate generator clock source selected by bits CKS1 and CKS0 in the serial mode register (SCSMR), determines the serial transmit/receive bit rate. The CPU can always read and write to SCBRR. SCBRR is initialized to H'FF by a power-on reset.

- The FIFO control register (SCFCR) is a 16-bit register that resets the data count of the transmit and receive FIFO data registers and sets the trigger data count. It also contains an enable bit for loop-back testing. SCFCR can always be read and written to by the CPU.

- The FIFO data count register (SCFDR) is a 16-bit register that indicates the quantity of data stored in the transmit FIFO data register (SCFTDR) and the receive FIFO data register (SCFRDR). The upper 8 bits indicate the transmit data count in SCFTDR, and the lower 8 bits indicate the receive data count in SCFRDR. SCFDR can always be read by the CPU.

- The line status register (SCLSR) is a 16-bit register that can always be read and written to by the CPU, but the CPU cannot write 1 to the ORER flag. This flag can be cleared to 0 only if it has first been read as 1.

2.2 Operation of the Sample Program

Table 2 gives the setting conditions for transmit operation in clocked synchronous mode.

Table 2   Settings for Transmit Operation in Clocked Synchronous Mode

Item	Description
Channel in use	SCIF channel 1
Pins in use	TXD1 (PA25): Transmit data output pin
	SCK1 (PA23): Sync clock output pin
Communication mode	Clocked synchronous mode
Communication speed	100 kbps
Transmit and receive data	256 bytes
Data length	8 bits
Bit order	LSB first
Sync clock	Internal clock/SCK pin used for sync clock output
Transmit trigger	8
Interrupts	Transmit FIFO data empty interrupt (TXI)
Loop-back testing	Disabled

Figure 3 shows transmit operation. The sample program transmits 256 bytes of data. Transmit operation ends after transmission of the 256 bytes completes.

When transmit operation starts, a transmit FIFO empty interrupt is generated, indicating that the amount of data stored in the transmit FIFO data register (SCFTDR) is less than 8 bytes. The handler for this interrupt writes transmit data to SCFTDR. The transmit data is transferred to the transmit shift register (SCTSR), after which it is converted into serial data and output by the TXD1 pin.

Figure 3   Transmit Operation

2.3 Configuration of the Sample Program

2.3.1 Description of Functions

Table 3 lists the functions used in this sample program.

Table 3   Functions Used

Function Name	Label	Description
Main	main ()	Initializes other modules
		Initializes serial communication interface with FIFO (SCIF)
		Enables SCIF transmit operation
Standby setting	stbcr_init ()	Makes setting to release SCIF from standby
Initialization of PFC	pfc_init ()	Initializes the pin function controller (PFC)
		Selects SCIF pin functions
Initialization of SCIF	scif_init()	Initializes the SCIF
SCIF transmit FIFO data empty interrupt	Int_scif_txif()	Handles the SCIF transmit FIFO data empty interrupt

2.3.2 Variable Usage

Table 4 lists the variables used in the sample program.

Table 4 Variable Usage

Label Name	Description	Name of Employing Module
unsigned int DataNum	Transmit data count	Int_scif_txif()
unsigned long Trns_Count	Transmit completed data count	
unsigned char Trns _Data[256]	Transmit buffer	
unsigned long Txif_Count	Transmit FIFO data empty interrupt count	

2.4 Procedure for Setting the Modules Used

The following subsections describe the flow of processing by the sample program.

2.4.1 Main Function

Figure 4 shows the flow of processing by the main function.

Figure 4   Processing by Function main

2.4.2 Initialization for Standby

Figure 5 shows the flow of processing for release from standby.

Figure 5 Initialization: Release from Standby

2.4.3 Initialization of Pin Function Controller (PFC)

Figure 6 shows the flow for initialization of the pin function controller (PFC).

Figure 6 Initialization of Pin Function Controller (PFC)

2.4.4 Initialization of SCIF

Figure 7 shows the flow for initialization of the SCIF.

```
                    ┌─────────────────┐
                    │   scif_init()   │
                    └─────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │ Set serial control register (SCSCR_1)│  [1]
        └──────────────────────────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │  Set FIFO control register (SCFCR_1) │  [2]
        └──────────────────────────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │ Set serial status register (SCFSR_1) │  [3]
        └──────────────────────────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │  Set line status register (SCLSR_1)  │  [4]
        └──────────────────────────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │  Set serial mode register (SCSMR_1)  │  [5]
        └──────────────────────────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │ Set serial control register (SCSCR_1)│  [6]
        └──────────────────────────────────────┘
                             │
        ┌──────────────────────────────────────┐
        │    Set bit rate register (SCBRR_1)   │  [7]
        └──────────────────────────────────────┘
                             │
                             ▼         No
                  ◇ 1 bit period elapsed? ──────┐   [8]
                             │                  │
                           Yes                  │
                             │◄─────────────────┘
        ┌──────────────────────────────────────┐
        │  Set FIFO control register (SCFCR_1) │  [9]
        └──────────────────────────────────────┘
                             │
                    ┌─────────────────┐
                    │       END       │
                    └─────────────────┘
```

[1] Initialization of serial control register (SCSCR_1)
• TE (transmit enable) is set to B'0.
• RE (receive enable) is set to B'0.

[2] Reset of FIFO control register (SCFCR_1)
• TFRST (transmit FIFO data register reset) is set to B'1.
• RFRST (receive FIFO data register reset) is set to B'1.

[3] Clearing of serial status register (SCFSR_1) flags
• ER (receive error), BRK (break detection)

[4] Clearing of line status register (SCLSR_1) flag
• ORER (overrun error) is read and then cleared to 0.

[5] Setting of serial mode register (SCSMR_1)
• Clocked synchronous mode is selected.
• Pφ clock is selected.

[6] Setting of clock
• Internal clock/sync clock output on SCK pin is selected by setting CKE1 and CKE0.
∗ TIE, RIE, TE, and RE are set to B'0.

[7] Setting of bit rate register (SCBRR_1)
• The bit rate is set to 100 kbps (Pφ: 40 MHz).

[8] Standby for minimum of 1 bit period

[9] Setting of transmit and receive FIFO data counts
• TTRG1 and TTRG0 (transmit FIFO data count trigger) are set to 8 (bytes).

Figure 7   Initialization of SCIF

2.4.5 Handling of the SCIF Transmit FIFO Data Empty Interrupt

Figure 8 shows the flow for handling the SCIF transmit FIFO data empty interrupt.

Figure 8   Handling of the SCIF Transmit FIFO Data Empty Interrupt

2.5 Settings of Registers in the Sample Program

The following describes the settings of registers used in the sample program.

2.5.1 Clock Pulse Generator (CPG)

Table 5 gives a list of settings for registers of the clock pulse generator (CPG).

Table 5 Clock Pulse Generator (CPG)

Register Name	Address	Setting	Description
Frequency control register (FRQCR)	H'FFFE0010	H'1303	Specifies clock output settings and operating frequency division ratios • CKOEN = B'1: CK pin fixed low level • STC[1:0] = B'11: ×2, PLL circuit 1 • IFC[2:0] = B'000: ×1, internal clock (Iϕ) • RNGS = B'0: High-frequency mode • PFC[2:0] = B'011: ×1/4, peripheral clock (Pϕ)

2.5.2 Power-Down Modes

Table 6 gives register settings related to low-power modes.

**Table 6 Power-Down Modes**

Register Name	Address	Setting	Description
Standby control register 4 (STBCR4)	H'FFFE040C	H'B6	Settings for the operation of various modules • MSTP47 = B'1: Clock supply to SCIF0 halted. • MSTP46 = B'0: SCIF1 runs. • MSTP45 = B'1: Clock supply to SCIF2 halted. • MSTP44 = B'1: Clock supply to SCIF3 halted. • MSTP42 = B'1: Clock supply to CMT halted. • MSTP41 = B'1: Clock supply to WAVEIF halted.

2.5.3 Serial Communication Interface with FIFO (SCIF)

Table 7 gives a list of settings for registers of the serial communication interface with FIFO (SCIF).

Table 7 Serial Communication Interface with FIFO (SCIF)

Register Name	Address	Setting	Description
Serial mode register_1 (SCSMR_1)	H'FFFE8800	H'0080	Sets operating mode of SCIF_1. • C/A = B'1: Clocked synchronous mode • CHR = B'0: 8-bit data • PE = B'0: Parity bit affixed and checking disabled • STOP = B'0: 1 stop bit • CKS[1:0] = B'00: Pφ clock
Bit rate register_1 (SCBRR_1)	H'FFFE8804	H61	Bit rate: 100 kbps
Serial control register_1 (SCSCR_1)	H'FFFE8808	H'00A0	Initial settings • TIE = B'1: Transmit FIFO data empty interrupt (TXI) request enabled • RIE = B'0: Receive FIFO data full interrupt request (RXI), receive error interrupt request (ERI), and break interrupt request (BRI) request disabled • TE = B'1: Send operation enabled • RE = B'0: Receive operation disabled • REIE = B'0: Receive error interrupt request (ERI) and break interrupt request (BRI) request disabled • CKE[1:0] = B'00: Internal clock/SCK pin sync clock output

Register Name	Address	Setting	Description
Serial status register_1 (SCFSR_1)	H'FFFE8810	H'0060	Initial values • PER[3:0] = Parity error count • FER[3:0] = Framing error count • ER = B'0: Receive in progress, or normal receive end • TEND = B'1: Transmit end • TDFE = B'1: Data count written to SCFTDR is smaller than specified transmit trigger. • BRK = B'0: No break signal • FER = B'0: No framing error • PER = B'0: No parity error • RDF = B'0: SCFRDR receive data count is smaller than specified trigger count. • DR = B'0: Receive in progress, or no receive data remains in SCFRDR after successful receive end.
FIFO control register_1 (SCFCR_1)	H'FFFE8818	H'0000	• RTRG[1:0] = B'00: Receive FIFO data trigger count = 1 • TTRG[1:0] = B'00: Transmit FIFO data trigger count = 8 • TFRST = B'0: Transmit FIFO data register reset disabled • RFRST = B'0: Receive FIFO data register reset disabled • LOOP = B'0: Loop-back testing disabled

2.5.4 Interrupt Controller (INTC)

Table 8 gives a list of settings for registers of the interrupt controller (INTC).

Table 8 Interrupt Controller (INTC)

Register Name	Address	Setting	Description
Interrupt priority level setting register 14 (IPR14)	H'FFFE0C10	H'0F00	Selects interrupt priority (level 0 to 15). • Bits 15 to 12 = B'0000: SCIF_0 interrupt level = 0 • Bits 11 to 8 = B'1111: SCIF_1 interrupt level = 15 • Bits 7 to 4 = B'0000: SCIF_2 interrupt level = 0 • Bits 3 to 0 = B'0000: SCIF_3 interrupt level = 0

2.5.5 Pin Function Controller (PFC)

Table 9 gives a list of settings for registers of the pin function controller (PFC).

Table 9 Pin function controller (PFC)

Register Name	Address	Setting	Description
Port A control register H3 (PACRH3)	H'FFFE380A	H'0050	Specifies functions of multiplexed pins on port A. • PA25MD[2:0] = B'101: Specifies TXD1 output (SCIF) for PA25. • PA24MD[2:0] = B'000: Specifies PORT pin (PORT) for PA24.
Port A control register H2 (PACRH2)	H'FFFE380C	H'5000	Specifies functions of multiplexed pins on port A. • PA23MD[2:0] = B'101: Specifies SCK1 output (SCIF) for PA23.

3.   Documents for Reference

- Hardware Manual
  SH7211Group Hardware Manual (RJJ09B0338)
  The most up-to-date version of this document is available on the Renesas Technology Website.
- Software Manual
  SH-2A/SH2A-FPU Software Manual (RJJ09B0086)
  The most up-to-date version of this document is available on the Renesas Technology Website.

Website and Support

Renesas Technology Website
  http://www.renesas.com/

Inquiries
  http://www.renesas.com/inquiry
  csc@renesas.com

Revision Record

| Rev. | Date | Description | |
		Page	Summary
1.00	Sep. 01, 2009	—	First edition issued

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.

4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)

5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.

6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.

7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.

8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
   (1) artificial life support devices or systems
   (2) surgical implantations
   (3) healthcare intervention (e.g., excision, administration of medication, etc.)
   (4) any other purposes that pose a direct threat to human life
   Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.