

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SH7145 Group

Example of Read/Write Application for Serial EEPROM (I²C EEPROM)

Introduction

This application note describes an example of application in which the I²C module of the SH7145F is used to read/write data from/to a two-wire serial (I²C bus) EEPROM.

Target Device

SH7145F

Contents

1.	I ² C Bus Overview	2
1.1	I ² C Bus Features	2
1.2	Data Transfer Method Using an I ² C Bus.....	5
1.3	Single-Master and Multi-Master Configurations.....	9
1.4	Arbitration Procedure	10
2.	SH7145 Group Application Examples	11
2.1	Guide to SH7145 Group Application Examples.....	11
2.2	Single-Master Transmission	18
2.3	Single-Master Reception.....	31
2.4	Initialization of the EEPROM Bus State	46
3.	Appendix	59
3.1	SH7145F Register Definition File.....	59

1. I²C Bus Overview

1.1 I²C Bus Features

1.1.1 I²C Bus Features

The features of the I²C bus are as follows.

- The bus consists of two bus lines: a serial data line (SDA) and serial clock line (SCL). Expansion of I²C bus devices is easy.
- There is always master-slave relationship between devices, and each device has a unique address in the system. A device that will be a master forms a communication path by first designating the unique address of the device to communicate with and enable data communications with it.
- Any device can become a master (a multi-master system can be formed). Because of this, a system for avoiding bus mastership contention to prevent data loss is defined in the I²C bus interface.
- Data transfer rates extend up to a maximum 100 kbps in standard mode, and up to 400 kbps in high-speed mode (in I²C bus specification ver. 2.0, rates up to 3.4 Mbps are defined).
- The total number of devices in an I²C bus system is determined by the 400 pF upper limit to the system bus load capacitance.
- SMBus*¹ and ACCESS.bus*² are examples of I²C application.

Notes: 1. SMBus (System Management Bus) is a serial bus developed by Duracell Inc. and Intel Corp.
2. ACCESS.bus is a serial bus developed by Digital Equipment Corp.

1.1.2 Differences with the Serial Interface (SCI)

Differences with the serial communication interface (SCI) are summarized below.

As shown in table 1.1, in the SCI two data lines are used, the transmit data line and the receive data line. Data communication is generally performed one-to-one. On the other hand, on an I²C bus bidirectional communication is performed on a single data line. The device to communicate with is determined when the master device designates the unique address of that device, so data can be transmitted to and received from any multiple devices. Further, because a bus mastership contention avoiding mechanism is defined in the I²C bus, it can provide a support for a multi-master system, in which any device can become a master. Transfer rates are up to 100 kbps in standard mode, and up to 400 kbps in high-speed mode.

Table 1.1 Differences with SCI

	SCI		I ² C Bus
	Synchronous Mode	Asynchronous Mode	
Pins used	3-wire connection	2-wire connection	2-wire connection
	Transmit data output	Transmit data output	Transmit/receive data input/output
	Receive data input	Receive data input	
	Serial clock	Serial clock (When an external clock is used)	Serial clock
Transfer rate	100 bps to 4 Mbps	100 bps to 4 Mbps	100 kbps (standard mode) 400 kbps (high-speed mode)
Transmission/ reception with multiple ICs	Not available	Not available	Available (Slaves controlled through addresses)

Note: The Hs mode defined in the I²C bus specification ver. 2.0 (maximum transfer rate 3.4 Mbps) is not supported.

1.1.3 I²C Bus Connection Method

Figure 1.1 shows the I²C bus interface connection method. As illustrated in the figure, the I²C bus consists of clock line SCL and data line SDA, each connected to the bus power supply VBB via a pull-up resistor. The SCL pin/SDA pin of device 1 and device 2 are wired-AND-connected to the SCL line and SDA line, respectively.

When device 1 drives the SCL line to low, device 2 knows that other device is using the bus by monitoring the state of the SCL line. Because of the wired-AND connection, even when device 1 is using the bus and driving the SCL line, device 2 can drive the SCL low to place device 1 in a wait state.




Figure 1.1 Bus Interface Connection Method (When device 1 drives the SCL low first)

1.2 Data Transfer Method Using an I²C Bus

1.2.1 Basics of Data Transfer Using an I²C bus

First, the basics of data transfer using an I²C bus are explained.

(1) **Master device**

A master device generates a synchronization clock for data communication, and generates start and stop conditions indicating data communication start and stop.

(2) **Slave device**

A slave device is an I²C bus device other than a master device. Its address is specified by a master device.

(3) **Transmitter**

A transmitter is a device which transmits data on the bus. A transmitter may be a master device or a slave device.

(4) **Receiver**

A receiver is a device which receives data on the bus. A receiver may be a master device or a slave device.

(5) **Start condition and stop condition**

A start condition is a high-to-low transition on the SCA line while the SCL line is high, as is shown in figure 1.2. Data communication is started by a start condition.

A stop condition is a low-to-high transition on the SCA line while the SCL line is high, as is shown in figure 1.2. Data communication is stopped by a stop condition.

Start condition and stop condition are always generated by a master. After a start condition is generated, the bus enters a busy state. After a stop condition is generated, the bus is again free for a certain time.




Figure 1.2 Start and Stop Conditions

(6) Data output timing

As shown in figure 1.3, the data output timing is such that, when the SCL line is low, data on the SDA line is updated, and when the SCL line is high, data on the SDA line is finalized. When the SCL line is high, changes on the SDA line only occur as a "start condition" or "stop condition".




Figure 1.3 Data Output Timing

(7) Master transmit operation

Master transmit operation is the operation where the master device is a transmitter. In master transmit operation, a slave address may be transmitted after generation of a start condition, or a command may be transmitted to a slave device,.

(8) Master receive operation

Master receive operation is the operation where the master device is a receiver.

(9) Slave transmit operation

Slave transmit operation is the operation where a slave device is the transmitter.

(10) Slave receive operation

Slave receive operation is the operation where a slave device is a receiver. For a slave address transmitting frame that is output by the master device after a start condition, the addressed slave device performs receive operation.

(11) Bus released state

The state in which none of the I²C bus devices are communicating. The SCL and SDA lines are both held high.

(12) Bus occupied (busy) state

The bus occupied state is the state in which an I²C bus device is performing data communication. When a master device generates a stop condition, the bus returns to the bus released state.

(13) Data transfer format

Figure 1.4 shows the I²C bus data transfer format. The "start condition", "stop condition", and SCL clock are generated by the master device. After the start condition, the first data item is the slave address, and a bit indicating the direction of data communication is added as the eighth bit. When this bit is 0, the master is transmitting the second and subsequent bytes, and when the bit is 1, the second and subsequent bytes are the data that are to be received by the master. The slave address is defined by 7 bits*¹, which is set by the user within the range from B'0000000 to B'1111111; but the address B'0000000 (called the general call address*²) and some other addresses are reserved.

Data is transferred in byte (eight-bit) units, with a ninth bit added as an acknowledgement bit by the receiving device. For example, when the master transmits a slave address, the addressed slave device drives SDA low at the ninth clock cycle to return acknowledgement to the master. There is no limit to the number of bytes which can be transmitted between a single start and stop condition pair. Data communication ends when the stop condition is generated.

- Notes: 1. In the I²C bus specifications, 10-bit addressing is defined; however, the Renesas I²C bus interface module does not support 10-bit addressing.
2. The general call address B'0000000 is used to specify all the slave devices connected on the bus.




Figure 1.4 Data Transfer Format

1.2.2 Data Transfer Procedure

(Example: Master device = transmitter, slave device = receiver)

Figure 1.5 shows an example of a case in which a master device transmits data to a slave device. First the master device generates a start condition, that is, the master drives the SDA line from high to low and while the SCL line is high. Then, the master device outputs a clock signal to the SCL line, and at the same time also outputs to the SCL line the address of the slave device the master wish to communiante. The slave address is specified in 7 bits, and an eighth bit indicating the direction of communication is added.

The master device releases the SDA line on the ninth clock cycle, and waits for acknowledgement from the slave device. The slave device drives the SDA line low on the ninth cycle to return acknowledgement. The master device receives the acknowledgement from the slave device, and holds the SCL line low while preparing the next data for transmission. When the transmit data has been prepared, the master device outputs data to the SDA line while outputting a clock signal to the SCL line. Similarly to the previous operation, on the ninth clock cycle the slave device returns acknowledgement to the master device, indicating that the data was received normally. The master device, upon receiving acknowledgement from the slave device, holds the SCL line low. The master device then generates a stop condition by changing the SDA line from low to high while the SCL line is high.

If during data communication the slave device cannot immediately receive the data, because it is performing other processing, the slave device can hold the SCL line low, placing the master device in a wait state. The timing with which the slave device can drive SCL low is the timing with which the master device drives SCL low.




Figure 1.5 Data Transfer Format
(Master device = transmitter, slave device = receiver)

1.3 Single-Master and Multi-Master Configurations

1.3.1 Single-Master Configuration

The master device generates start and stop conditions and controls data communications. The master device also outputs synchronization clock and slave address to transfer data on the SCL line. As shown in figure 1.6, a configuration with a fixed master device is called a single-master configuration.




Figure 1.6 Single-Master Configuration

1.3.2 Multi-Master Configuration

As shown in figure 1.7, a configuration in which two or more devices within the system can be master devices is called a multi-master configuration.

A master device can initiate data transfer only when the bus is in the released state; but in the case of a multi-master configuration, there is the possibility that multiple master devices may attempt to initiate data transfer simultaneously. That is, bus mastership contentions can occur. An arbitration procedure is stipulated in I²C bus specifications for the case in which a bus mastership contention has occurred. For details, refer to section 1.4, Arbitration Procedure.




Figure 1.7 Multi-Master Configuration

1.4 Arbitration Procedure

In an I²C bus interface, an arbitration procedure is defined in order to avoid bus mastership contentions, enabling support for systems with a multi-master configuration.

A master device monitors the bus line and confirms that the bus is released before issuing a start condition. At this time, there is the possibility that start conditions may be issued by multiple master devices. Hence by adhering to the arbitration procedure shown in figure 1.8, a single master device is selected.

On the I²C bus, data on the SDA line must be finalized while the SCL line is high. Hence each device monitors rises on the SCL line after a start condition, and compares the state of the SDA line with internal data of each device (the slave address). If device 1 is holding SDA high and device 2 is holding SDA low, the actual SDA line state will be low because of the wired-AND connection, and so device 1 recognizes that the data it is itself trying to output does not match the bus line state, and shuts off its data output stage. In this example, device 2 continues operation as the master device. If all the master devices are trying to specify the address of the same slave device, operation proceeds further to the next step, and data is compared.

When for example the transfer data is H'01, H'02 as in figure 1.9, the low interval is longer for data H'01, so data H'01 is valid. Hence the general call address (H'00) is given the highest priority.




Figure 1.8 Arbitration Procedure (When loss of bus arbitration is detected)




Figure 1.9 Example of Arbitration

2. SH7145 Group Application Examples

2.1 Guide to SH7145 Group Application Examples

2.1.1 Structure of each 'SH7145 group application example'

In the following sections, example usages of the I²C bus interface of the SH7145 group is explained in the structure shown in figure 2.1. The device is assumed to be an SH7145F.




Figure 2.1 Structure of 'SH7145 Group Application Example'

(1) **Specifications**

The system specifications for the sample task are explained.

(2) **Description of operation**

Operation of the sample task is explained using a timing chart.

(3) **Description of software**

- **Modules:** Explains the software modules run in the sample task.
- **Internal registers:** Explains the internal registers related to the I²C bus interface and other functions set by the modules.
- **Variables:** Explains the software variables used in the sample task.
- **RAM usage:** Explains the label names and functions of RAM used by the module.

(4) **Flowchart**

The software executed in the sample task is explained using flowcharts.

(5) **Program listing**

Shows the program listing for the software executed in the sample task.

2.1.2 Description of the Vector Table Definition File

Below, a vector table definition file written in the C language is shown. A file which gives the start addresses of interrupt processing routines should be created. When using interrupt processing, the label name for the start location of the interrupt processing routine should be written in the vector position corresponding to the interrupt.

The file below shows an example of using the main() function. The main() and dummy() functions are externally referenced. The function main() is allocated at the vector addresses for power-on reset and manual reset. At this time, the stack area is allocated at H'FFFFFFFC in the on-chip RAM. For other interrupts, dummy functions dummy() are given.

```

/*****/
/*  Filename   : vector.c                               */
/*  Written    : 2003/2/1  REV.2.1                     */
/*  Purpose    : SH7145F vector table                   */
/*****/

/*****/
/*  External Function Definition                         */
/*****/
extern void main(void);                                /* Main function */
extern void dummy(void);                               /* Dummy function */

/*****/
/*  Vector Table                                       */
/*****/
#pragma section VECT
const void (*const vect_tbl[])(void) =
{
    main,                                              /* NO.   Offset      Exception Sources */
    (void(*) (void))0xfffffff,                         /* (000) H'00000000  Power-on reset PC */
    main,                                              /* (001) H'00000004  Power-on Reset SP */
    main,                                              /* (002) H'00000008  Manual reset PC   */
    (void(*) (void))0xfffffff,                         /* (003) H'0000000C  Manual reset SP   */
    dummy,                                             /* (004) H'00000010  General illegal instruction*/
    dummy,                                             /* (005) H'00000014  (Reserved for system use) */
    dummy,                                             /* (006) H'00000018  illegal slot instruction */
    dummy,                                             /* (007) H'0000001C  (Reserved for system use) */
    dummy,                                             /* (008) H'00000020  (Reserved for system use) */
    dummy,                                             /* (009) H'00000024  CPU address error   */
    dummy,                                             /* (010) H'00000028  DMA address error   */
    dummy,                                             /* (011) H'0000002C  NMI                  */
    dummy,                                             /* (012) H'00000030  UBC (User break)   */
    dummy,                                             /* (013) H'00000034  (Reserved for system use) */
    dummy,                                             /* (014) H'00000038  H-UDI                */
    dummy,                                             /* (015) H'0000003C  (Reserved for system use) */
    dummy,                                             /* (016) H'00000040  (Reserved for system use) */
    dummy,                                             /* (017) H'00000044  (Reserved for system use) */
    dummy,                                             /* (018) H'00000048  (Reserved for system use) */
    dummy,                                             /* (019) H'0000004C  (Reserved for system use) */
    dummy,                                             /* (020) H'00000050  (Reserved for system use) */
}

```

dummy,	/* (021)	H'00000054	(Reserved for system use)	*/
dummy,	/* (022)	H'00000058	(Reserved for system use)	*/
dummy,	/* (023)	H'0000005C	(Reserved for system use)	*/
dummy,	/* (024)	H'00000060	(Reserved for system use)	*/
dummy,	/* (025)	H'00000064	(Reserved for system use)	*/
dummy,	/* (026)	H'00000068	(Reserved for system use)	*/
dummy,	/* (027)	H'0000006C	(Reserved for system use)	*/
dummy,	/* (028)	H'00000070	(Reserved for system use)	*/
dummy,	/* (029)	H'00000074	(Reserved for system use)	*/
dummy,	/* (030)	H'00000078	(Reserved for system use)	*/
dummy,	/* (031)	H'0000007C	(Reserved for system use)	*/
dummy,	/* (032)	H'00000080	Trap inst (user vectors)	*/
dummy,	/* (033)	H'00000084	Trap inst (user vectors)	*/
dummy,	/* (034)	H'00000088	Trap inst (user vectors)	*/
dummy,	/* (035)	H'0000008C	Trap inst (user vectors)	*/
dummy,	/* (036)	H'00000090	Trap inst (user vectors)	*/
dummy,	/* (037)	H'00000094	Trap inst (user vectors)	*/
dummy,	/* (038)	H'00000098	Trap inst (user vectors)	*/
dummy,	/* (039)	H'0000009C	Trap inst (user vectors)	*/
dummy,	/* (040)	H'000000A0	Trap inst (user vectors)	*/
dummy,	/* (041)	H'000000A4	Trap inst (user vectors)	*/
dummy,	/* (042)	H'000000A8	Trap inst (user vectors)	*/
dummy,	/* (043)	H'000000AC	Trap inst (user vectors)	*/
dummy,	/* (044)	H'000000B0	Trap inst (user vectors)	*/
dummy,	/* (045)	H'000000B4	Trap inst (user vectors)	*/
dummy,	/* (046)	H'000000B8	Trap inst (user vectors)	*/
dummy,	/* (047)	H'000000BC	Trap inst (user vectors)	*/
dummy,	/* (048)	H'000000C0	Trap inst (user vectors)	*/
dummy,	/* (049)	H'000000C4	Trap inst (user vectors)	*/
dummy,	/* (050)	H'000000C8	Trap inst (user vectors)	*/
dummy,	/* (051)	H'000000CC	Trap inst (user vectors)	*/
dummy,	/* (052)	H'000000D0	Trap inst (user vectors)	*/
dummy,	/* (053)	H'000000D4	Trap inst (user vectors)	*/
dummy,	/* (054)	H'000000D8	Trap inst (user vectors)	*/
dummy,	/* (055)	H'000000DC	Trap inst (user vectors)	*/
dummy,	/* (056)	H'000000E0	Trap inst (user vectors)	*/
dummy,	/* (057)	H'000000E4	Trap inst (user vectors)	*/
dummy,	/* (058)	H'000000E8	Trap inst (user vectors)	*/
dummy,	/* (059)	H'000000EC	Trap inst (user vectors)	*/
dummy,	/* (060)	H'000000F0	Trap inst (user vectors)	*/
dummy,	/* (061)	H'000000F4	Trap inst (user vectors)	*/
dummy,	/* (062)	H'000000F8	Trap inst (user vectors)	*/
dummy,	/* (063)	H'000000FC	Trap inst (user vectors)	*/
dummy,	/* (064)	H'00000100	IRQ0	*/
dummy,	/* (065)	H'00000104	IRQ1	*/
dummy,	/* (066)	H'00000108	IRQ2	*/
dummy,	/* (067)	H'0000010C	IRQ3	*/
dummy,	/* (068)	H'00000110	IRQ4	*/
dummy,	/* (069)	H'00000114	IRQ5	*/
dummy,	/* (070)	H'00000118	IRQ6	*/
dummy,	/* (071)	H'0000011C	IRQ7	*/

dummy,	/* (072)	H'00000120	DMAC/DEI0	*/
dummy,	/* (073)	H'00000124		*/
dummy,	/* (074)	H'00000128		*/
dummy,	/* (075)	H'0000012C		*/
dummy,	/* (076)	H'00000130	DMAC/DEI1	*/
dummy,	/* (077)	H'00000134		*/
dummy,	/* (078)	H'00000138		*/
dummy,	/* (079)	H'0000013C		*/
dummy,	/* (080)	H'00000140	DMAC/DEI2	*/
dummy,	/* (081)	H'00000144		*/
dummy,	/* (082)	H'00000148		*/
dummy,	/* (083)	H'0000014C		*/
dummy,	/* (084)	H'00000150	DMAC/DEI3	*/
dummy,	/* (085)	H'00000154		*/
dummy,	/* (086)	H'00000158		*/
dummy,	/* (087)	H'0000015C		*/
dummy,	/* (088)	H'00000160	MTU0/TGIA_0	*/
dummy,	/* (089)	H'00000164	MTU0/TGIB_0	*/
dummy,	/* (090)	H'00000168	MTU0/TGIC_0	*/
dummy,	/* (091)	H'0000016C	MTU0/TGID_0	*/
dummy,	/* (092)	H'00000170	MTU0/TCIV_0	*/
dummy,	/* (093)	H'00000174		*/
dummy,	/* (094)	H'00000178		*/
dummy,	/* (095)	H'0000017C		*/
dummy,	/* (096)	H'00000180	MTU1/TGIA_1	*/
dummy,	/* (097)	H'00000184	MTU1/TGIB_1	*/
dummy,	/* (098)	H'00000188		*/
dummy,	/* (099)	H'0000018C		*/
dummy,	/* (100)	H'00000190	MTU1/TCIV_1	*/
dummy,	/* (101)	H'00000194	MTU1/TCIU_1	*/
dummy,	/* (102)	H'00000198		*/
dummy,	/* (103)	H'0000019C		*/
dummy,	/* (104)	H'000001A0	MTU2/TGIA_2	*/
dummy,	/* (105)	H'000001A4	MTU2/TGIB_2	*/
dummy,	/* (106)	H'000001A8		*/
dummy,	/* (107)	H'000001AC		*/
dummy,	/* (108)	H'000001B0	MTU2/TCIV_2	*/
dummy,	/* (109)	H'000001B4	MTU2/TCIU_2	*/
dummy,	/* (110)	H'000001B8		*/
dummy,	/* (111)	H'000001BC		*/
dummy,	/* (112)	H'000001C0	MTU3/TGIA_3	*/
dummy,	/* (113)	H'000001C4	MTU3/TGIB_3	*/
dummy,	/* (114)	H'000001C8	MTU3/TGIC_3	*/
dummy,	/* (115)	H'000001CC	MTU3/TGID_3	*/
dummy,	/* (116)	H'000001D0	MTU3/TCIV_3	*/
dummy,	/* (117)	H'000001D4		*/
dummy,	/* (118)	H'000001D8		*/
dummy,	/* (119)	H'000001DC		*/
dummy,	/* (120)	H'000001E0	MTU4/TGIA_4	*/
dummy,	/* (121)	H'000001E4	MTU4/TGIB_4	*/
dummy,	/* (122)	H'000001E8	MTU4/TGIC_4	*/
dummy,	/* (123)	H'000001EC	MTU4/TGID_4	*/
dummy,	/* (124)	H'000001F0	MTU4/TCIV_4	*/

dummy,	/* (125) H'000001F4		*/
dummy,	/* (126) H'000001F8		*/
dummy,	/* (127) H'000001FC		*/
dummy,	/* (128) H'00000200	SCI0/ERI	*/
dummy,	/* (129) H'00000204	SCI0/RXI	*/
dummy,	/* (130) H'00000208	SCI0/TXI	*/
dummy,	/* (131) H'0000020C	SCI0/TEI	*/
dummy,	/* (132) H'00000210	SCI1/ERI	*/
dummy,	/* (133) H'00000214	SCI1/RXI	*/
dummy,	/* (134) H'00000218	SCI1/TXI	*/
dummy,	/* (135) H'0000021C	SCI1/TEI	*/
dummy,	/* (136) H'00000220	A/D ADI0	*/
dummy,	/* (137) H'00000224	A/D ADI1	*/
dummy,	/* (138) H'00000228		*/
dummy,	/* (139) H'0000022C		*/
dummy,	/* (140) H'00000230	DTC/SWDTEND	*/
dummy,	/* (141) H'00000234		*/
dummy,	/* (142) H'00000238		*/
dummy,	/* (143) H'0000023C		*/
dummy,	/* (144) H'00000240	CMT/CMT0	*/
dummy,	/* (145) H'00000244		*/
dummy,	/* (146) H'00000248		*/
dummy,	/* (147) H'0000024C		*/
dummy,	/* (148) H'00000250	CMT/CMT1	*/
dummy,	/* (149) H'00000254		*/
dummy,	/* (150) H'00000258		*/
dummy,	/* (151) H'0000025C		*/
dummy,	/* (152) H'00000260	WDT/ITI	*/
dummy,	/* (153) H'00000264	(Reserved for system use)	*/
dummy,	/* (154) H'00000268		*/
dummy,	/* (155) H'0000026C		*/
dummy,	/* (156) H'00000270	I/O (MTU) /MTUOEI	*/
dummy,	/* (157) H'00000274		*/
dummy,	/* (158) H'00000278		*/
dummy,	/* (159) H'0000027C		*/
dummy,	/* (160) H'00000280		*/
dummy,	/* (161) H'00000284		*/
dummy,	/* (162) H'00000288		*/
dummy,	/* (163) H'0000028C		*/
dummy,	/* (164) H'00000290	(Reserved for system use)	*/
dummy,	/* (165) H'00000294	(Reserved for system use)	*/
dummy,	/* (166) H'00000298	(Reserved for system use)	*/
dummy,	/* (167) H'0000029C	(Reserved for system use)	*/
dummy,	/* (168) H'000002A0	SCI2/ERI	*/
dummy,	/* (169) H'000002A4	SCI2/RXI	*/
dummy,	/* (170) H'000002A8	SCI2/TXI	*/
dummy,	/* (170) H'000002AC	SCI2/TEI	*/
dummy,	/* (170) H'000002B0	SCI3/ERI	*/
dummy,	/* (170) H'000002B4	SCI3/RXI	*/
dummy,	/* (170) H'000002B8	SCI3/TXI	*/
dummy,	/* (170) H'000002BC	SCI3/TEI	*/

dummy,	/* (170) H'000002C0	(Reserved for system use)	*/
dummy,	/* (170) H'000002C4	(Reserved for system use)	*/
dummy,	/* (170) H'000002C8	(Reserved for system use)	*/
dummy,	/* (170) H'000002CC	(Reserved for system use)	*/
dummy,	/* (180) H'000002D0	(Reserved for system use)	*/
dummy,	/* (180) H'000002D4	(Reserved for system use)	*/
dummy,	/* (180) H'000002D8	(Reserved for system use)	*/
dummy,	/* (180) H'000002DC	(Reserved for system use)	*/
dummy,	/* (180) H'000002E0	(Reserved for system use)	*/
dummy,	/* (180) H'000002E4	(Reserved for system use)	*/
dummy,	/* (180) H'000002E8	(Reserved for system use)	*/
dummy,	/* (180) H'000002EC	(Reserved for system use)	*/
dummy,	/* (180) H'000002F0	(Reserved for system use)	*/
dummy,	/* (180) H'000002F4	(Reserved for system use)	*/
dummy,	/* (190) H'000002F8	(Reserved for system use)	*/
dummy,	/* (191) H'000002FC	(Reserved for system use)	*/
dummy,	/* (192) H'00000300	IIC/ICI	*/
dummy,	/* (193) H'00000304	(Reserved for system use)	*/
dummy,	/* (194) H'00000308	(Reserved for system use)	*/
dummy,	/* (195) H'0000030C	(Reserved for system use)	*/
dummy,	/* (196) H'00000310	(Reserved for system use)	*/
dummy,	/* (197) H'00000314	(Reserved for system use)	*/
dummy,	/* (198) H'00000318	(Reserved for system use)	*/
dummy,	/* (199) H'0000031C	(Reserved for system use)	*/
dummy,	/* (200) H'00000320	(Reserved for system use)	*/
dummy,	/* (201) H'00000324	(Reserved for system use)	*/
dummy,	/* (202) H'00000328	(Reserved for system use)	*/
dummy,	/* (203) H'0000032C	(Reserved for system use)	*/
dummy,	/* (204) H'00000330	(Reserved for system use)	*/
dummy,	/* (205) H'00000334	(Reserved for system use)	*/
dummy,	/* (206) H'00000338	(Reserved for system use)	*/
dummy,	/* (207) H'0000033C	(Reserved for system use)	*/
dummy,	/* (208) H'00000340	(Reserved for system use)	*/
dummy,	/* (209) H'00000344	(Reserved for system use)	*/
dummy,	/* (210) H'00000348	(Reserved for system use)	*/
dummy,	/* (211) H'0000034C	(Reserved for system use)	*/
dummy,	/* (212) H'00000350	(Reserved for system use)	*/
dummy,	/* (213) H'00000354	(Reserved for system use)	*/
dummy,	/* (214) H'00000358	(Reserved for system use)	*/
dummy,	/* (215) H'0000035C	(Reserved for system use)	*/
dummy,	/* (216) H'00000360	(Reserved for system use)	*/
dummy,	/* (217) H'00000364	(Reserved for system use)	*/
dummy,	/* (218) H'00000368	(Reserved for system use)	*/
dummy,	/* (219) H'0000036C	(Reserved for system use)	*/
dummy,	/* (220) H'00000370	(Reserved for system use)	*/
dummy,	/* (221) H'00000374	(Reserved for system use)	*/
dummy,	/* (222) H'00000378	(Reserved for system use)	*/
dummy,	/* (223) H'0000037C	(Reserved for system use)	*/
dummy,	/* (224) H'00000380	(Reserved for system use)	*/
dummy,	/* (225) H'00000384	(Reserved for system use)	*/

```

dummy,          /* (226) H'00000388 (Reserved for system use) */
dummy,          /* (227) H'0000038C (Reserved for system use) */
dummy,          /* (228) H'00000390 (Reserved for system use) */
dummy,          /* (229) H'00000394 (Reserved for system use) */
dummy,          /* (230) H'00000398 (Reserved for system use) */
dummy,          /* (231) H'0000039C (Reserved for system use) */
dummy,          /* (232) H'000003A0 (Reserved for system use) */
dummy,          /* (233) H'000003A4 (Reserved for system use) */
dummy,          /* (234) H'000003A8 (Reserved for system use) */
dummy,          /* (235) H'000003AC (Reserved for system use) */
dummy,          /* (236) H'000003B0 (Reserved for system use) */
dummy,          /* (237) H'000003B4 (Reserved for system use) */
dummy,          /* (238) H'000003B8 (Reserved for system use) */
dummy,          /* (239) H'000003BC (Reserved for system use) */
dummy,          /* (240) H'000003C0 (Reserved for system use) */
dummy,          /* (241) H'000003C4 (Reserved for system use) */
dummy,          /* (242) H'000003C8 (Reserved for system use) */
dummy,          /* (243) H'000003CC (Reserved for system use) */
dummy,          /* (244) H'000003D0 (Reserved for system use) */
dummy,          /* (245) H'000003D4 (Reserved for system use) */
dummy,          /* (246) H'000003D8 (Reserved for system use) */
dummy,          /* (247) H'000003DC (Reserved for system use) */
};

```

2.1.3 Description of Register Definition File

The register definition file of the SH7145F is given in Appendix 3.1, SH7145F Register Definition File.

2.2 Single-Master Transmission

2.2.1 Specifications

1. Channel 0 of the SH7145F's I²C bus interface is used to write 10 bytes of data to EEPROM (HN58X2464, 64 kbits, 8 words × 8 bits).
2. The slave address of the connected EEPROM is [1010000], and data is written to the area from address H'0000 to H'0009 in the EEPROM.
3. The data to be written are [H'01, H'02, H'03, H'04, H'05, H'06, H'07, H'08, H'09, H'0A].
4. The devices connected on the I²C bus of this system are one master device (the SH7145F) and one slave device (the EEPROM) in a single-master configuration.
5. The frequency of the I²C bus data transfer clock is 156 kHz.
6. The operating frequency in the SH7145F is 40 MHz, for both the CPU clock and the internal peripheral clock.

Figure 2.2 shows an example of connection between the SH7145F and EEPROM.




Figure 2.2 Connection of EEPROM to SH7145F

Figure 2.3 shows the I²C bus format used in this sample task.




Figure 2.3 I²C Transfer Format Used in This Sample Task

2.2.2 Description of operation

Figure 2.4 shows the operation of single-master transmission in this sample task.




Figure 2.4 Single-Master Transmission

Software Processing	Hardware Processing
(1) Generate a start condition (BBSY = 1, SCP = 0).	Set the IRIC and IRTR flags to 1.
(2) Write transmit data to ICDR.	—
(3) —	Set IRIC to 1 at the end of data transmission (at the rising edge of the 9th transmission clock).
(4) Clear IRIC to 0 so that the end of transmission can be confirmed.	—
(5) Generate a stop condition (BBSY = 0, SCP = 0).	—

2.2.3 Description of Software

(1) Modules

Table 2.1 describes the modules used in this sample task.

Table 2.1 Description of Modules

Module Name	Label Name	Functions
Main routine	main	Initializes the I ² C interface and sets pin functions.
Dummy interrupt routine	dummy	Performs dummy interrupt processing.
EEPROM write routine	Write_page_EEPROM	Writes n bytes of data to EEPROM.
Address set routine	Set_adrs_EEPROM	Generates a start condition, issues a slave address, and sets the EEPROM address.

(2) Internal Registers

Table 2.2 shows the internal registers used in this sample task.

Table 2.2 Description of Internal Registers

Register Name	Bit	Bit Name	Address	Setting	Function
MSTCR1			H'FFFF861C		Module standby control register 1
	5	MSTP21		B'0	I ² C module standby control bit When MSTP21 = 0, the I ² C standby state is cancelled.
PBCR1			H'FFFF8398	H'0C00	Port B control register 1 In combination with PBCR2, sets the port B pin function.
PBCR2			H'FFFF839A	H'0000	Port B control register 2 In combination with PBCR1, sets the port B pin functions; port B3 (PB3) is set to function as the I ² C SDA0 I/O pin, and port B2 (PB2) as the I ² C SCL0 I/O pin.
ICDR			H'FFFF880E	—	I ² C bus data register An 8-bit readable/writable register that is used as a transmit data register during transmission and also used as a receive data register during reception.
SAR			H'FFFF880F	H'00	Slave address register
	7 to 1	SVA6 to SVA0			Slave address A unique address, different from that of any other slaves connected on the I ² C bus, should be set in bits SVA6 to SVA0.
	0	FS			Format select Selects the transfer format together with the SARX FSX bit. When FS = FSX = 0, the I ² C bus format is selected.

Register Name	Bit	Bit Name	Address	Setting	Function
SARX			H'FFFF880E	H'00	Second slave address register
	7 to 1	SVAX6 to SVAX0			Second slave address A unique address, different from that of any other slaves connected on the I ² C bus, should be set in bits SVAX6 to SVAX0
	0	FSX			Format select Selects the transfer format together with the SARX FSX bit. When FS = FSX = 0, the I ² C bus format is selected.
ICMR			H'FFFF880F	H'38	I ² C bus mode register
	7	MLS			MSB first/LSB first selection When MSL = 0, selects MSB first.
	6	WAIT			Wait insertion bit When WAIT = 0, transfers data and ACK continuously.
	5	CKS2			Transfer clock selection 2 to 0
	4	CKS1			Select the frequency of the transfer clock in combination with the IICX bit in SCRX.
	3	CKS0			When IICX = B'1 and CKS[2:0] = B'111, the frequency is 156 kHz (P _φ = 40 MHz).
	2	BC2			Bit counter
	1	BC1			Sets the number of bits of data to be transferred in the next I ² C transmission to 9 bits/frame (including the ACK bit).
	0	BC0			(BC[2:0] = B'000)
ICCR			H'FFFF8808	H'B9	I ² C bus control register
	7	ICE			I ² C bus interface enable When ICE = B'1, the I ² C module is placed in a transfer enable state and the ICMR and ICDR registers are enabled.
	6	IEIC			I ² C bus interface interrupt enable When IEIC = B'0, disables interrupt requests.
	5	MST			Master/slave selection When MST = B'1, selects master mode.
	4	TRS			Transmission/reception selection When TRS = B'1, selects the transmission mode.
	3	ACKE			Acknowledge bit check selection When ACKE = B'1, continuous transfer is discontinued if ACK= B'1 is detected.
	2	BBSY			Bus busy flag BBSY = B'0 indicates the bus released state.
	1	IRIC			I ² C bus interface interrupt request flag IRIC = B'1 indicates that an interrupt has occurred.
	0	SCP			Start /stop condition generation disable When SCP = B'0, generates a start/stop condition in combination with the BBSY flag.

Register Name	Bit	Bit Name	Address	Setting	Function
ICSR			H'FFFF8809	—	I ² C bus status register
	7	ESTP			Error stop condition detection flag
	6	STOP			Normal stop condition detection flag
	5	IRTR			I ² C bus interface continuous reception and transmission interrupt request flag
	4	AASX			Second slave address detection flag
	3	AL			Arbitration lost flag
	2	AAS			Slave address detection flag
	1	ADZ			General call address detection flag
	0	ACKB			Acknowledge bit Stores the acknowledge data.
SCRX			H'FFFF87F0	H'39	Serial control register X
	7, 6	Reserved			Reserved Always read as 0 and only 0 should be written to these bits.
	5	IICX			I ² C transfer rate select Selects transfer rate in master mode in combination with CKS[2:0] in ICMR. IICX = B'1
	4	IICE			I ² C master enable When IICE = B'1, enables access to the I ² C bus interface registers by the CPU.
	3	HNDS			Handshake receive bit When HNDS = B'1, disables continuous receive operations.
	2	Reserved			Always read as 0 and only 0 should be written to this bit.
	1	ICDRF			Indicates whether valid receive data is stored in ICDR.
	0	STOPIM			Stop condition detection interrupt mask When STOPIM=B'1, in slave mode, an IRIC interrupt is not generated even when the stop condition is detected.

(3) **Variables**


Variable Name	Function	Data Size	Initial Value	Used in
write_data[0]	1st byte of transmit data	1 byte	H'01	Main routine
write_data[1]	2nd byte of transmit data	1 byte	H'02	Main routine
write_data[2]	3rd byte of transmit data	1 byte	H'03	Main routine
write_data[3]	4th byte of transmit data	1 byte	H'04	Main routine
write_data[4]	5th byte of transmit data	1 byte	H'05	Main routine
write_data[5]	6th byte of transmit data	1 byte	H'06	Main routine
write_data[6]	7th byte of transmit data	1 byte	H'07	Main routine
write_data[7]	8th byte of transmit data	1 byte	H'08	Main routine
write_data[8]	9th byte of transmit data	1 byte	H'09	Main routine
write_data[9]	10th byte of transmit data	1 byte	H'0A	Main routine
address	Start address for EEPROM write	2 bytes	H'0000	Main routine
adrs	Copy of start address for EEPROM write	2 bytes	—	EEPROM write routine
num	Transmit data byte count	1 byte	H'0A	EEPROM write routine
w_data	Pointer variable to the transmit data array variable write_data	4 bytes	—	EEPROM write routine
ack	Acknowledgement reception check flag	1 byte	H'01	EEPROM write routine

(4) **RAM Usage**


This sample task uses no RAM.

2.2.4 Flowchart


(1) Main routine




(2) Dummy interrupt routine



(3) EEPROM write subroutine



(4) Subroutine that generates start condition and transmits slave address and EEPROM memory address



2.2.5 Program Listing

```

/*****/
/* SH7145 Group -SH7145- I2C-bus Application Note */
/* Single master transmit */
/* n Byte data write/read 64 kbit EEPROM */
/* Clock :CPU=40MHz (External input=10MHz) */
/* :Peripheral = 40 MHz */
/* I2c bit rate :156 kHz */
/* Written :2003/2/1 Rev.2.0 */
/*****/
#include <machine.h>
#include "iodefine.h"

/*****/
/* Symbol Definition */
/*****/
#define DEVICE_CODE 0xa0 /* EEPROM DEVICE CODE:b'1010 */
#define SLAVE_ADRS 0x00 /* SLAVE ADRS:b'000 */
#define IIC_DATA_W 0x00 /* WRITE DATA:b'0 */
#define IIC_DATA_R 0x01 /* READ DATA:b'1 */
#define DATA_NUM 10 /* Data size */

/*****/
/* Function Define */
/*****/
void main(void);
void dummy(void);
unsigned char Write_page_EEPROM(unsigned short,unsigned char*,unsigned char);
unsigned char Set_adrs_EEPROM(unsigned short);

/*****/
/* Main Program */
/*****/
void main(void)
{
    unsigned short address; /* EEPROM memory address */
    unsigned char write_data[DATA_NUM]; /* Write data */

    address= 0x0000; /* Set EEPROM address */

    /* set write data */
    write_data[0]=0x01;
    write_data[1]=0x02;
    write_data[2]=0x03;
    write_data[3]=0x04;
    write_data[4]=0x05;
    write_data[5]=0x06;
    write_data[6]=0x07;
    write_data[7]=0x08;
    write_data[8]=0x09;

```

```

write_data[9]=0x0a;

/* EEPROM data write */
Write_page_EEPROM(address,write_data,DATA_NUM);

while(1);
}

/*****
/* Dummy Interrupt Function */
*****/
#pragma interrupt(dummy)
void dummy(void)
{
    /* Interrupt error */
}

/*****
/* Write_page_EEPROM */
/* argument1 ;write address(unsigned short) */
/* argument2 ;write data(unsigned char) */
/* argument3 ;write data number(unsigned char) */
/* return ;1=OK/0=NG EEPROM NO_ACK(unsigned char) */
*****/
unsigned char Write_page_EEPROM(unsigned short adrs,unsigned char* w_data,unsigned char num)
{
    unsigned char ack; /* ACK flag */

    /* Set standby mode */
    P_STBY.MSTCR1.BIT.MSTP21 = 0; /* Disable I2C standby mode */

    ack = 1;
    P_IIC.SCRX.BIT.IICE = 1; /* Enables CPU access to the register */

    P_IIC.ICCR0.BYTE = 0x89;
    // ICE(7) = b'1 : Enable I2C bus interface
    // IEIC(6) = b'0 : Disables the interrupt
    // MST(5) = b'0 : Slave mode
    // TRS(4) = b'0 : Receive mode
    // ACKE(3) = b'1 : Continuous data transfer is halted
    // BBSY(2) = b'0
    // IRIC(1) = b'0
    // SCP(0) = b'1 : Start/stop condition issuance disabling

```

```

/* set I2C pin function */
P_PORTB.PBCR1.WORD = 0x0c00;          /* SDA0 (PB3-32pin@SH7145F), */
                                       /* SCL0 (PB2-31pin@SH7145F) */
P_PORTB.PBCR2.WORD = 0x0000;

P_IIC.ICMR0.BYTE = 0x38;
    // MILS(7)  =b'0      : MSB first
    // WAIT(6)  =b'0      : A wait state is inserted between DATA and ACK
    // CKS2[2:0](5:3) = b'111 : Transfer clock select
    // 156kHz@(@P-fai=40MHz,IICX=1)
    // 39.1kHz@(@P-fai=10MHz,IICX=1)
P_IIC.SCRX.BYTE = 0x39;
    // IICX(5)  =b'1      : transfer-rate select,reference CKS bit
    // IICE(4)  =b'1      : Enables CPU access to the register
    // HNDS(3)  =b'1
    // STOPI(0) =b'1      : disables interrupt requests

/* Set device code,EEPROM address */
ack = Set_adrs_EEPROM(adrs);

/* EEPROM write data Transmission (n byte) */
if( ack==1 ){
    for( ; 0<num; num-- ){
        P_IIC.ICDR0.BYTE = (*w_data);          /* Write data set */
        P_IIC.ICCR0.BIT.IRIC = 0;             /* Clear IRIC */
        while( P_IIC.ICCR0.BIT.IRIC==0 );    /* Wait 1byte transmitted */
        if( P_IIC.ICSR0.BIT.ACKB != 0 ){     /* Test the acknowledge bit */
            ack = 0;                          /* No ACK */
            break;
        }
        w_data++;                             /* Write data pointer increment */
    }
}

/* Stop condition issuance */
P_IIC.ICCR0.BIT.IRIC = 0;                   /* Clear IRIC */
P_IIC.ICCR0.BIT.AKCE = 0;                   /* Set AKCE = 0 */
P_IIC.ICCR0.BYTE = P_IIC.ICCR0.BYTE & 0xfa; /* Stop condition issuance(BBSY = 0,SCP = 0)*/

return(ack);
}

```

```

/*****
/*  Set_adrs_EEPROM
/*      argument1      ;write address(unsigned short)
/*      return         ;1 = OK/0 = NG EEPROM NO_ACK(unsigned char)
/*****
unsigned char Set_adrs_EEPROM(unsigned short adrs)
{
    while( P_IIC.ICCR0.BIT.BBSY!=0 );          /* BUS FREE?(BBSY==0 -> Bus Free)

    /* Master-Transmission, Generate the start condition. */
    P_IIC.ICCR0.BYTE |= 0x30;                  /* Select master transmit mode(MST=1,TRS=1)
    P_IIC.ICCR0.BYTE=((P_IIC.ICCR0.BYTE & 0xfe) | 0x04);
                                                /* Generate start condition(BBSY=1,SCP=0)
    while( P_IIC.ICCR0.BIT.IRIC==0 );          /* Wait for a start condition generation

    /* Slave address+W Transmission
    P_IIC.ICDR0.BYTE = (unsigned char)(DEVICE_CODE|SLAVE_ADRS|IIC_DATA_W);
                                                /* Data set
    P_IIC.ICCR0.BIT.IRIC = 0;                  /* clear IRIC
    while( P_IIC.ICCR0.BIT.IRIC==0 );          /* Wait 1byte transmitted
    if( P_IIC.ICSR0.BIT.ACKB!=0 ){
        return (0);                            /* Test the acknowledge bit
        return (0);                            /* No ACK
    }
    /* EEPROM upper address Transmission(1byte) */
    P_IIC.ICDR0.BYTE = (unsigned char)(adrs>>8); /* Data set
    P_IIC.ICCR0.BIT.IRIC = 0;                  /* Clear IRIC
    while( P_IIC.ICCR0.BIT.IRIC==0 );          /* Wait 1byte transmitted
    if( P_IIC.ICSR0.BIT.ACKB!=0 ){
        return (0);                            /* Test the acknowledge bit
        return (0);                            /* No ACK
    }
    /* EEPROM lower address Transmission(1byte) */
    P_IIC.ICDR0.BYTE = (unsigned char)(adrs & 0x00ff);
                                                /* Data set
    P_IIC.ICCR0.BIT.IRIC = 0;                  /* Clear IRIC
    while( P_IIC.ICCR0.BIT.IRIC==0 );          /* Wait 1byte transmitted
    if( P_IIC.ICSR0.BIT.ACKB!=0 ){
        return (0);                            /* Test the acknowledge bit
        return (0);                            /* No ACK
    }
    return (1);                                /* ACK OK
}

```


2.3 Single-Master Reception

2.3.1 Specifications

1. Channel 0 of the SH7145F's I²C bus interface is used to read 10 bytes of data from EEPROM (HN58X2464, 64 kbits, 8 words × 8 bits).
2. The slave address of the connected EEPROM is [1010000], and data is read from the area from address H'0000 to H'0009 in the EEPROM.
3. The data to be read is latched into a variable array.
4. The devices connected to the I²C bus of this system are one master device (the SH7145F), and one slave device (the EEPROM) in a single-master configuration.
5. The frequency of the I²C bus data transfer clock is 156 kHz.
6. The operating frequency in the SH7145F is 40 MHz, for both the CPU clock and the internal peripheral clock.

Figure 2.5 shows an example of connection between the SH7145F and EEPROM.




Figure 2.5 Connection of EEPROM to SH7145F

Figure 2.6 shows the I²C bus format used in this sample task.




Figure 2.6 I²C Transfer Format Used in This Sample Task

2.3.2 Description of operation

Figure 2.7 shows the operation of single-master reception in this sample task.




Figure 2.7 Single-Master Reception

Software Processing	Hardware Processing
(1) Generate a start condition (BBSY = 1, SCP = 0).	Set the IRIC and IRTR flags to 1.
(2) Write transmit data to ICDR.	—
(3) —	Set IRIC to 1 at the end of data transmission (at the rising edge of the 9th transmission clock).
(4) Clear IRIC to 0 so that the end of transmission can be confirmed.	—
(5) Generate a stop condition (BBSY = 0, SCP = 0).	—
(6) Set master reception mode (MST = 1, TRS = 0, HNDS = 1, WAIT = 0).	—
(7) Clear the ICIR flag to 0.	—
(8) Dummy read ICDR.	Start reception.
(9) —	Drive SDA to low to return acknowledgement and set IRIC to 1 (at the rising edge of 9 reception clock).
(10) Read the received data from ICDR.	Start reception.

2.3.3 Description of Software

(1) Modules

Table 2.3 describes the modules used in this sample task.

Table 2.3 Description of Modules

Module Name	Label Name	Functions
Main routine	main	Initializes the I ² C interface and sets pin functions.
Dummy interrupt routine	dummy	Performs dummy interrupt processing.
EEPROM read routine	Read_page_EEPROM	Reads n bytes of data from EEPROM (n > 1).
Address set routine	Set_adrs_EEPROM	Generates a start condition, issues a slave address, and sets the EEPROM address.

(2) Internal Registers

Table 2.4 shows the internal registers used in this sample task.

Table 2.4 Description of Internal Registers

Register Name	Bit	Bit Name	Address	Setting	Function
MSTCR1			H'FFFF861C		Module standby control register 1
	5	MSTP21		B'0	I ² C module standby control bit When MSTP21 = 0, the I ² C standby state is cancelled.
PBCR1			H'FFFF8398	H'0C00	Port B control register 1 In combination with PBCR2, sets the port B pin function.
PBCR2			H'FFFF839A	H'0000	Port B control register 2 In combination with PBCR1, sets the port B pin functions; port B3 (PB3) is set to function as the I ² C SDA0 I/O pin, and port B2 (PB2) as the I ² C SCL0 I/O pin.
ICDR			H'FFFF880E	—	I ² C bus data register An 8-bit readable/writable register that is used as a transmit data register during transmission and also used as a receive data register during reception.
SAR			H'FFFF880F	H'00	Slave address register
	7 to 1	SVA6 to SVA0			Slave address A unique address, different from that of any other slaves connected on the I ² C bus, should be set in bits SVA6 to SVA0.
	0	FS			Format select Selects the transfer format together with the SARX FSX bit. When FS = FSX = 0, the I ² C bus format is selected.

Register Name	Bit	Bit Name	Address	Setting	Function
SARX			H'FFFF880E	H'00	Second slave address register
	7 to 1	SVAX6 to SVAX0			Second slave address A unique address, different from that of any other slaves connected on the I ² C bus, should be set in bits SVAX6 to SVAX0
	0	FSX			Format select Selects the transfer format together with the SARX FSX bit. When FS = FSX = 0, the I ² C bus format is selected.
ICMR			H'FFFF880F	H'38	I ² C bus mode register
	7	MLS			MSB first/LSB first selection When MSL = 0, selects MSB first.
	6	WAIT			Wait insertion bit When WAIT = 0, transfers data and ACK continuously.
	5	CKS2			Transfer clock selection 2 to 0
	4	CKS1			Select the frequency of the transfer clock in combination with the IICX bit in SCRX.
	3	CKS0			When IICX = B'1 and CKS[2:0] = B'111, the frequency is 156 kHz (P _φ = 40 MHz).
	2	BC2			Bit counter
	1	BC1			Sets the number of bits of data to be transferred in the next I ² C transmission to 9 bits/frame (including the ACK bit). (BC[2:0] = B'000)
	0	BC0			
ICCR			H'FFFF8808	H'89	I ² C bus control register
	7	ICE			I ² C bus interface enable When ICE = B'1, the I ² C module is placed in a transfer enable state and the ICMR and ICDR registers are enabled.
	6	IEIC			I ² C bus interface interrupt enable When IEIC = B'0, disables interrupt requests.
	5	MST			Master/slave selection When MST = B'0, selects slave mode.
	4	TRS			Transmission/reception selection When TRS = B'0, selects the reception mode.
	3	ACKE			Acknowledge bit check selection When ACKE = B'1, continuous transfer is discontinued if ACK= B'1 is detected.
	2	BBSY			Bus busy flag BBSY = B'0 indicates the bus released state.
	1	IRIC			I ² C bus interface interrupt request flag IRIC = B'1 indicates that an interrupt has occurred.
	0	SCP			Start /stop condition generation disable When SCP = B'0, generates a start/stop condition in combination with the BBSY flag.

Register Name	Bit	Bit Name	Address	Setting	Function
ICSR			H'FFFF8809	—	I ² C bus status register
	7	ESTP			Error stop condition detection flag
	6	STOP			Normal stop condition detection flag
	5	IRTR			I ² C bus interface continuous reception and transmission interrupt request flag
	4	AASX			Second slave address detection flag
	3	AL			Arbitration lost flag
	2	AAS			Slave address detection flag
	1	ADZ			General call address detection flag
	0	ACKB			Acknowledge bit Stores the acknowledge data.
SCRX			H'FFFF87F0	H'39	Serial control register X
	7, 6	Reserved			Reserved Always read as 0 and only 0 should be written to these bits.
	5	IICX			I ² C transfer rate select Selects transfer rate in master mode in combination with CKS[2:0] in ICMR. IICX = B'1
	4	IICE			I ² C master enable When IICE = B'1, enables access to the I ² C bus interface registers by the CPU.
	3	HNDS			Handshake receive bit When HNDS = B'1, disables continuous receive operations.
	2	Reserved			Always read as 0 and only 0 should be written to this bit.
	1	ICDRF			Indicates whether valid receive data is stored in ICDR.
	0	STOPIM			Stop condition detection interrupt mask When STOPIM=B'1, in slave mode, an IRIC interrupt is not generated even when the stop condition is detected.

(3) **Variables**


Variable Name	Function	Data Size	Initial Value	Used in
read_data[0]	1st byte of received data	1 byte	—	Main routine
read_data[1]	2nd byte of received data	1 byte	—	Main routine
read_data[2]	3rd byte of received data	1 byte	—	Main routine
read_data[3]	4th byte of received data	1 byte	—	Main routine
read_data[4]	5th byte of received data	1 byte	—	Main routine
read_data[5]	6th byte of received data	1 byte	—	Main routine
read_data[6]	7th byte of received data	1 byte	—	Main routine
read_data[7]	8th byte of received data	1 byte	—	Main routine
read_data[8]	9th byte of received data	1 byte	—	Main routine
read_data[9]	10th byte of received data	1 byte	—	Main routine
address	Start address for EEPROM read	2 bytes	H'0000	Main routine
adrs	Copy of start address for EEPROM read	2 bytes	—	EEPROM read routine
num	Received data byte count	1 byte	H'0A	EEPROM read routine
r_data	Pointer variable to the received data array variable read_data	4 bytes	—	EEPROM read routine
dummy	Dummy read data	1 byte	—	EEPROM read routine
ack	Acknowledgement reception check flag	1 byte	H'01	EEPROM read routine

(4) **RAM Usage**


This sample task uses no RAM.

2.3.4 Flowchart


(1) Main routine




(2) Dummy interrupt routine




(3) EEPROM read subroutine





(4) Subroutine that generates start condition and transmits slave address and EEPROM memory address



2.3.5 Program Listing

```

/*****/
/*  SH7145 Group -SH7145-    I2C-bus Application Note                */
/*  Single master receive                                         */
/*  n Byte data write/read 64kbit EEPROM                          */
/*  Clock      :CPU=40MHz      (External input=10MHz)              */
/*              :Peripheral=40MHz                                  */
/*  I2c bit rate :156kHz                                           */
/*  Written    :2003/2/1      Rev.2.0                              */
/*****/
#include <machine.h>
#include "iodefine.h"

/*****/
/*  Symbol Definition                                             */
/*****/
#define DEVICE_CODE      0xa0          /* EEPROM DEVICE CODE:b'1010    */
#define SLAVE_ADRS      0x00          /* SLAVE ADRS:b'000             */
#define IIC_DATA_W      0x00          /* WRITE DATA:b'0              */
#define IIC_DATA_R      0x01          /* READ DATA:b'1               */
#define DATA_NUM       10           /* Data size                     */

/*****/
/*  Function Define                                             */
/*****/
void main(void);
void dummy(void);

unsigned char Read_page_EEPROM(unsigned short,unsigned char*,unsigned char);
unsigned char Set_adrs_EEPROM(unsigned short);

/*****/
/*  Main Program                                             */
/*****/
void main(void)
{
    unsigned short    address;          /* EEPROM memory address        */
    unsigned char     read_data[DATA_NUM]; /* Read data                    */

    address= 0x0000;          /* Set EEPROM address          */

    /* EEPROM data read */
    Read_page_EEPROM(address,read_data,DATA_NUM);

    while(1);
}

```

```

/*****
/* Dummy Interrupt Function */
/*****
#pragma interrupt(dummy)
void dummy(void)
{
    /* Interrupt error */
}

/*****
/* Read_page_EEPROM */
/* Argument1 ;read address(unsigned short) */
/* Argument2 ;read data(unsigned char) */
/* Argument2 ;read data number (unsigned char) */
/* Return ;1=OK/0=NG EEPROM_NO_ACK(unsigned char) */
/*****
unsigned char Read_page_EEPROM(unsigned short adrs,unsigned char* r_data,unsigned char num)
{
    unsigned char ack; /* ACK flag */
    unsigned char count; /* Read data number */
    unsigned char dummy; /* Dummy data */

    /* Set standby mode */
    P_STBY.MSTCR1.BIT.MSTP21 = 0; /* Disable I2C standby mode */

    ack =1;
    P_IIC.SCRX.BIT.IICE = 1; /* Enables CPU access to the register */
    P_IIC.ICCR0.BYTE = 0x89;
        /* ICE(7) = b'1 Enable I2C bus interface
        /* IEIC(6) = b'0 Disables the interrupt
        /* MST(5) = b'0 Slave mode
        /* TRS(4) = b'0 Receive mode
        /* ACKE(3) = b'1 Continuous data transfer is halted
        /* BBSY(2) = b'0
        /* IRIC(1) = b'0
        /* SCP(0) = b'1 Start/stop condition issuance disabling

    /* set I2C pin function */
    P_PORTB.PBCR1.WORD = 0x0c00; /* SDA0 (PB3-32pin@SH7145F),
    /* SCL0 (PB2-31pin@SH7145F)

    P_PORTB.PBCR2.WORD = 0x0000;

    P_IIC.ICMR0.BYTE = 0x38;
        /* MILS(7) = b'0 MSB first
        /* WAIT(6) = b'0 A wait state is inserted between DATA and ACK
        /* CKS2[2:0](5:3) = b'111 Transfer clock select
        /*156kHz@(@P-fai40MHz,IICX=1)
        /*39.1kHz@(@P-fai10MHz,IICX=1)
    P_IIC.SCRX.BYTE = 0x39;
        /* IICX(5) = b'1 transfer-rate select,reference CKS bit
        /* IICE(4) = b'1 Enables CPU access to the register
        /* HNDS(3) = b'1 Set this bit to 1
        /* STOPIM(0) = b'1 disables interrupt requests

```

```

/* Set device code,EEPROM address */
ack = Set_adrs_EEPROM(adrs);          /* Set device code, EEPROM address */

if( ack==1){

    P_IIC.ICCR0.BIT.IRIC = 0;          /* Clear IRIC */
    while(P_PORTB.PBDR.BIT.PB2DR!=0); /* Check SCL0 pin state == low? */

    /* Master-Transmission, Generate the start condition. */
    P_IIC.ICCR0.BYTE |= 0x30;          /* Select master transmit mode(MST=1,TRS=1) */
    P_IIC.ICCR0.BYTE=((P_IIC.ICCR0.BYTE & 0xfe)|0x04);
                                        /* Generate start condition(BBSY=1,SCP=0) */
    while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait for a start condition generation */

    /* Slave address+R Transmission */
    P_IIC.ICDR0.BYTE = (unsigned char)(DEVICE_CODE|SLAVE_ADRS|IIC_DATA_R);
                                        /* Data set */
    P_IIC.ICCR0.BIT.IRIC = 0;          /* Clear IRIC */
    while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait 1byte transmitted */
    if( P_IIC.ICSR0.BIT.ACKB!=0 ){     /* Test the acknowledge bit */
        ack = 0;                       /* No ACK */
    }
}

if( ack==1 ){
    /* Master receive operation (HNDS=1,WAIT=0) */
    P_IIC.ICCR0.BIT.TRIS = 0;          /* Select receive mode (TRS=0) */
    P_IIC.ICMR0.BIT.WAIT = 0;          /* Set wait=0 */
    P_IIC.ICSR0.BIT.ACKB = 0;          /* Set ACK data =0 */
    P_IIC.SCRX.BIT.HNDS = 1;           /* Set HNDS bit =1 */

    P_IIC.ICCR0.BIT.IRIC = 0;          /* Clear IRIC */

    /* Start data receiving */
    if(num>1){                          /* Case n byte data read (n>1) */
        dummy = P_IIC.ICDR0.BYTE;      /* dummy read */
        while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait for 1 byte to be received */
        P_IIC.ICCR0.BIT.IRIC = 0;      /* clear IRIC */
        for( count=2; count<num; count++){ /* (num-2)byte read */
            *r_data = P_IIC.ICDR0.BYTE; /* read receive data */
            while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait for 1 byte to be received */
            P_IIC.ICCR0.BIT.IRIC = 0;   /* clear IRIC */
            r_data++;
        }
    }
}

```

```

P_IIC.ICSR0.BIT.ACKB = 1;          /* set ACK data =1          */

if(num==1){                       /* case 1 byte read      */
    dummy = P_IIC.ICDR0.BYTE;     /* dummy read           */
}else{                             /* case n byte data read (n>1) */
    *r_data = P_IIC.ICDR0.BYTE;   /* read receive data(n-1) */
    r_data++;
}

while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait for 1 byte to be received */
P_IIC.ICCR0.BIT.IRIC = 0;        /* clear IRIC           */

/* End data receiving */
P_IIC.ICCR0.BIT.TRIS = 1;        /* Select transmit mode */
*r_data = P_IIC.ICDR0.BYTE;      /* read END receive data */

}

/* Stop condition issuance */
P_IIC.ICCR0.BYTE = P_IIC.ICCR0.BYTE & 0xfa; /* Stop condition issuance(BBSY=0,SCP=0) */

return(ack);
}

/*****
/* Set_adrs_EEPROM
/* Argument1 ;Write address(unsigned short)
/* Return ;1 = OK/0 = NG EEPROM NO_ACK(unsigned char)
*****/
unsigned char Set_adrs_EEPROM(unsigned short adrs)
{
    while( P_IIC.ICCR0.BIT.BBSY!=0 ); /* BUS FREE?(BBSY==0 -> Bus Free) */

    /* Master-Transmission, Generate the start condition. */
    P_IIC.ICCR0.BYTE |= 0x30; /* Select master transmit mode(MST=1,TRIS=1) */
    P_IIC.ICCR0.BYTE=((P_IIC.ICCR0.BYTE & 0xfe) | 0x04); /* Generate start condition (BBSY=1,SCP=0) */
    while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait for a start condition generation */

    /* Slave address+W Transmission */
    P_IIC.ICDR0.BYTE = (unsigned char)(DEVICE_CODE|SLAVE_ADRS|IIC_DATA_W); /* Data set */
    P_IIC.ICCR0.BIT.IRIC = 0; /* Clear IRIC */
    while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait 1byte transmitted */
    if( P_IIC.ICSR0.BIT.ACKB!=0 ){ /* Test the acknowledge bit */
        return (0); /* No ACK */
    }

    /* EEPROM upper address Transmission(1byte) */
    P_IIC.ICDR0.BYTE = (unsigned char)(adrs>>8); /* Data set */
    P_IIC.ICCR0.BIT.IRIC = 0; /* Clear IRIC */
    while( P_IIC.ICCR0.BIT.IRIC==0 ); /* Wait 1 byte transmitted */
    if( P_IIC.ICSR0.BIT.ACKB!=0 ){ /* Test the acknowledge bit */
        return (0); /* No ACK */
    }
}

```

```
/* EEPROM lower address Transmission (1byte) */
P_IIC.ICDR0.BYTE = (unsigned char)(adrs & 0x00ff);

P_IIC.ICCR0.BIT.IRIC = 0;
while( P_IIC.ICCR0.BIT.IRIC==0 );
if( P_IIC.ICSR0.BIT.ACKB!=0 ){
    return (0);
}
return (1);
```

/* Data set */
/* Clear IRIC */
/* Wait 1byte transmitted */
/* Test the acknowledge bit */
/* No ACK */
/* ACK OK */

2.4 Initialization of the EEPROM Bus State

2.4.1 Specifications

1. A start condition is generated via a port of the SH7145, and after transmission of the dummy slave address [1111111], a stop condition is generated to forcibly initialize the bus state of the EEPROM (HN58X2464, 64 kbits, 8 words × 8 bits). (This initialization processing is used to forcibly change the SDA line of the EEPROM to the input state when the SDA line of the EEPROM remains in the output state due to interruption of data reception from the EEPROM or for some other reason and the EEPROM cannot receive data from the master device.)
2. The devices connected on the I²C bus of this system are one master device (the SH7145F) and one slave device (the EEPROM) in a single-master configuration.
3. The operating frequency in the SH7145F is 40 MHz, for both the CPU clock and the internal peripheral clock.

Figure 2.8 shows an example of connection between the SH7145F and EEPROM.




Figure 2.8 Connection of EEPROM to SH7145F

Figure 2.9 shows the I²C bus format used in this sample task.




Figure 2.9 I²C Transfer Format Used in This Sample Task

2.4.2 Description of Software

(1) Modules

Table 2.5 describes the modules used in this sample task.

Table 2.5 Description of Modules

Module Name	Label Name	Functions
Main routine	main	Initializes the I ² C interface and sets pin functions.
Dummy interrupt routine	dummy	Performs dummy interrupt processing.
I ² C bus interface check routine	Check_i2c	Places the I ² C interface module in the function stopped state (the SCL0/SDA0 pins are set to function as port pins).
Start condition generation routine	I2c_start	Generates a start condition for the I ² C device (port processing).
Byte data transmission routine	I2c_bytesend	Transmits byte data to the I ² C device (port processing).
Acknowledge routine	I2c_ackck	Receives acknowledgement from the I ² C device (port processing).
Stop condition generation routine	I2c_stop	Generates a stop condition for the I ² C device (port processing).
Wait timer routine	Wait_timer	Performs wait timer processing.

(2) Internal Registers

Table 2.6 shows the internal registers used in this sample task.

Table 2.6 Description of Internal Registers

Register Name	Bit	Bit Name	Address	Setting	Function
MSTCR1			H'FFFF861C		Module standby control register 1
	5	MSTP21		B'0	I ² C module standby control bit When MSTP21 = 0, the I ² C standby state is cancelled.
PBCR1			H'FFFF8398	H'0000	Port B control register 1 In combination with PBCR2, sets the port B pin function.
PBCR2			H'FFFF839A	H'0000	Port B control register 2 In combination with PBCR1, sets the port B pin functions; port B3 (PB3) and B2 (PB2) are set to function as port pins.
PBDR			H'FFFF8390	H'0000	Port B data register A 16-bit readable/writable register which stores data for port B. When the pin function is set as general output, the value written to PBDR is output from the pin.
PBIOR			H'FFFF8394	H'000C	Port B I/O register A 16-bit readable/writable register which selects the input or output direction of port B pins.

Register Name	Bit	Bit Name	Address	Setting	Function
ICCR			H'FFFF8808	H'89	I ² C bus control register
	7	ICE			I ² C bus interface enable When ICE = B'1, the I ² C module is placed in a transfer enable state and the ICMR and ICDR registers are enabled.
	6	IEIC			I ² C bus interface interrupt enable When IEIC = B'0, disables interrupt requests.
	5	MST			Master/slave selection When MST = B'0, selects slave mode.
	4	TRS			Transmission/reception selection When TRS = B'0, selects the reception mode.
	3	ACKE			Acknowledge bit check selection When ACKE = B'1, continuous transfer is discontinued if ACK= B'1 is detected.
	2	BBSY			Bus busy flag BBSY = B'0 indicates the bus released state.
	1	IRIC			I ² C bus interface interrupt request flag IRIC = B'1 indicates that an interrupt has occurred.
	0	SCP			Start /stop condition generation disable When SCP = B'0, generates a start/stop condition in combination with the BBSY flag.

(3) **Variables**


Variable Name	Function	Data Size	Initial Value	Used in
ack	Acknowledgement check flag	1 byte	—	Main routine
cnt	Wait timer counter	2 bytes	0	Wait_timer
Ckbit	Transmit data check	1 byte	H'80	I2c_bytesend
Ack_flag	Acknowledgement check flag	1 byte	—	I2c_ackck
Data	Transmit bit data check	1 byte	0	I2c_set
Bit_data	Transmit bit data	1 byte	—	I2c_bitsend

(4) **RAM Usage**


This sample task uses no RAM.

2.4.3 Flowchart


(1) Main routine




(2) Dummy interrupt routine




(3) Check_i2c routine




(4) i2c_start routine




(5) Wait_timer routine




(6) I2c_bytesend routine




(7) I2c_ackck routine




(8) I2c_stop routine




(9) I2c_sda_out routine




(10) I2c_set routine




(11) I2c_bitsend routine



(12) I2c_send routine



(13) I2c_sda_in routine



2.4.4 Program Listing

```

/*****/
/*  SH7145 Group -SH7145-I2C-bus Application Note                                */
/*  Initialization of the bus state of EEPROM                                  */
/*  Clock      :CPU=40MHz      (External input=10MHz)                          */
/*              :Peripheral=40MHz                                             */
/*  Written   :2004/3/24  Rev.2.1                                           */
/*****/
#include <machine.h>
#include "iodefine.h"

/*****/
/*  Symbol Definition                                                         */
/*****/
#define TM      200                    /* Wait timer                                */

/*****/
/*  Function Define                                                           */
/*****/
void main( void );
void Check_i2c ( unsigned char Ice );
void I2c_start ( void );
void I2c_sda_out ( unsigned short Data );
void I2c_set ( unsigned char Scl , unsigned char Sda );
void Wait_timer ( unsigned short Wait_cnt );
void I2c_bytesend ( unsigned char Tx_data );
void I2c_bitsend ( unsigned char Tx_data , unsigned char Ckbit );
void I2c_send ( unsigned char Bit_data );
unsigned char I2c_ackck ( void );
void I2c_sda_in ( void );
void I2c_stop ( void );
void dummy(void);

/*****/
/*  Main Program                                                             */
/*****/
void main( void ){

    unsigned char ack;

    P_STBY.MSTCR1.BIT.MSTP21 = 0;          /* Disable I2C standby mode                */
    P_PORTB.PBCR1.WORD = 0;
    P_PORTB.PBCR2.WORD = 0;                /* PB mode =>PB3,PB2 select                */
    P_PORTB.PBDR.WORD = 0x000c;           /* PB3(SDA0)=1,PB2(SCL0)=1                */
    P_PORTB.PBIOR.WORD = 0x000c;          /* PB3(SDA0),PB2(SCL0) output              */
    Check_i2c (0);                         /* IIC I/F module outage                   */
                                           /* (SDA0/SCL0=>PORT) set                    */
    I2c_start ();                           /* Issue start-up condition                */
                                           /*                                           (PORT processing) */
    Wait_timer (TM);                         /* Lay over                                 */
    I2c_bytesend ( 0xff );                  /* Slave address (dummy data) transmission */
}

```



```

ack = I2c_ackck();          /* (PORT processing) */
I2c_stop ();                /* Acknowledge signal(PORT processing) */
Wait_timer (TM);           /* Issue end condition (PORT processing) */
                             /* Lay over */

while(1);
}

/*****
/* Check_i2c
/* Argument1 ; I2C bus I/F check (unsigned char)
/* --0:outage (SDA0/SCL0=>PORT)
/* --1:driving (SDA0/SCL0=>bus drive)
/* Return ; None
*****/
void Check_i2c ( unsigned char Ice ){
    Ice &= 0x01;
    if ( Ice == 1 ){        /* Check Ice
Ice = 0x80;                /* 1: ICE(bit7) set
    }else{
        Ice = 0x00;        /* 0: ICE(bit7) reset
    }
    P_IIC.ICCR0.BYTE = ((P_IIC.ICCR0.BYTE & 0x7f) | Ice);
                             /* ICE bit set
}

/*****
/* I2c_start
/* Argument1 ; None
/* Return ; None
*****/
void I2c_start ( void ){

    I2c_sda_out( 0x000c ); /* PB3(SDA0),PB2(SCL0) output
                             /* PB3(SDA0)=1, PB2(SCL0)=1
    I2c_set (1,1);         /* PB2(SCL0)=1, PB3(SDA0)=1 output
    I2c_set (1,0);         /* PB2(SCL0)=1, PB3(SDA0)=0 output
    I2c_set (0,0);         /* PB2(SCL0)=0, PB3(SDA0)=0 output
}

/*****
/* Wait_timer
/* Argument1 ; Wait counter (unsigned short)
/* Return ; None
*****/
void Wait_timer ( unsigned short Wait_cnt ){

    unsigned short cnt;

    for (cnt = 0; cnt < Wait_cnt; cnt ++){
    }
}

```

```

/*****/
/* I2c_bytesend                                     */
/* Argument1   ; Transmit Data(unsigned char)     */
/* Return      ; None                               */
/*****/
void I2c_bytesend ( unsigned char Tx_data ){

    unsigned char Ckbit;

    I2c_sda_out( 0 );                               /* PB3(SDA0),PB2(SCL0) output */
                                                    /* PB3(SDA0)=0,PB2(SCL0)=0    */
    for (Ckbit = 0x80; Ckbit > 0; Ckbit >>= 1){   /* 8 bit data amount         */
        I2c_bitsend ( Tx_data , Ckbit );          /* MSB first                  */
    }
}

/*****/
/* I2c_ackck                                        */
/* Argument1   ; None                               */
/* Return      ; Ack_flag(unsigned char)           */
/* --0:normal                                     */
/* --1:error                                        */
/*****/
unsigned char I2c_ackck ( void ){

    unsigned char Ack_flag;

    I2c_sda_in();                                  /* PB2(SCL0) output,PB3(SDA0) input */
    I2c_set (0,0);
    Wait_timer (TM);                               /* lay over                      */
    I2c_set (1,0);
    Wait_timer (TM);                               /* lay over                      */
    Ack_flag = P_PORTB.PBDR.WORD & 0x0008;        /* flag check                    */
    Wait_timer (TM);                               /* lay over                      */
    I2c_set (0,0);
    Wait_timer (TM);                               /* lay over                      */
    if (Ack_flag != 0){
        Ack_flag = 1;                              /* PB3(SDA0)=1 ==> Ack_flag=1    */
    }
    return (Ack_flag);
}

```

```

/*****
/*  I2c_stop                                     */
/*  Argument1   ; None                          */
/*  Return     ; None                          */
/*****
void I2c_stop ( void ){
    I2c_sda_out( 0 );                          /* PB3(SDA0),PB2(SCL0) output */
                                                /* PB3(SDA0)=0, PB2(SCL0)=0   */
    I2c_set (0,0);                             /* PB2(SCL0)=0, PB3(SDA0)=0 output */
    I2c_set (1,0);                             /* PB2(SCL0)=1, PB3(SDA0)=0 output */
    I2c_set (1,1);                             /* PB2(SCL0)=1, PB3(SDA0)=1 output */
}

/*****
/*  I2c_sda_out                                 */
/*  Argument1   ; Data (unsigned short)        */
/*  --bit3:SDA0                               */
/*  --bit2:SCL0                               */
/*  return     ; None                          */
/*****
void I2c_sda_out ( unsigned short Data ){
    P_PORTB.PBDR.WORD = Data;
    P_PORTB.PBIOR.WORD = 0x000c;               /* PB3,PB2 output */
}

/*****
/*  I2c_set                                     */
/*  Argument1   ; Scl0 (unsigned char)         */
/*  --0: PB2(SCL0)=0                          */
/*  --1: PB2(SCL0)=1                          */
/*  Argument2   ; Sda0 (unsigned char)        */
/*  --0: SDA0(PB3)=0                          */
/*  --1: SDA0(PB3)=1                          */
/*  Return     ; None                          */
/*****
void I2c_set ( unsigned char Scl0 , unsigned char Sda0 ){
    unsigned char Data;
    Data = 0;                                 /* initialize PB3(SDA0),      */
                                                /* PB2(SCL0) output value */

    if ( Sda0 == 1 ){
        Data = 0x0008;                       /* PB3=1 */
    }
    if ( Scl0 == 1 ){
        Data |= 0x0004;                       /* PB2=1 */
    }
    P_PORTB.PBDR.WORD = ((P_PORTB.PBDR.WORD & 0x0003) | Data);
                                                /* PB3(SDA0),PB2(SCL0) set */
}

```

```

/*****
/*  I2c_bitsend                                     */
/*  Argument1   ; Transmit Data(unsigned char)   */
/*  Argument2   ; Bit position information of Transmit bit data(unsigned char) */
/*  Return      ; None                           */
/*****
void I2c_bitsend ( unsigned char Tx_data , unsigned char Ckbit ){

    unsigned char Bit_data;

    Bit_data = ( Tx_data & Ckbit );           /* Bit position information */
    if ( Bit_data != 0 ){                     /* Check bit position information */
        Bit_data = 1;
    }else {
        Bit_data = 0;
    }
    I2c_send ( Bit_data );                   /* Transmit bit data */
}

/*****
/*  I2c_send                                       */
/*  Argument1   ; Transmit bit data(unsigned char) */
/*  Return      ; None                           */
/*****
void I2c_send ( unsigned char Bit_data ){

    I2c_set (0,Bit_data);                    /* PB2(SCL0)=0,PB3(SDA0)=Bit_data output */
    Wait_timer (TM);                         /* lay over */
    I2c_set (1,Bit_data);                    /* PB2(SCL0)=1,PB3(SDA0)=Bit_data output */
    Wait_timer (TM);                         /* lay over */
    I2c_set (0,Bit_data);                    /* PB2(SCL0)=0,PB3(SDA0)=Bit_data output */
    Wait_timer (TM);                         /* lay over */
}

/*****
/*  I2c_sda_in                                     */
/*  Argument1   ; None                           */
/*  Return      ; None                           */
/*****
void I2c_sda_in ( void ){
    P_PORTB.PBIOR.WORD = 0x0004;             /* PB2(SCL0) output,PB3(SDA0) input */
}

#pragma interrupt(dummy)
void dummy(void){
}

```

3. Appendix

3.1 SH7145F Register Definition File

The SH7145F's register definition file is shown below.

```

/*****
/*
/* FILE      :iodefne.h
/* DATE      :Tue, Oct 02, 2001
/* DESCRIPTION :Definition of I/O Register
/* CPU TYPE   :SH7145F
/*
/* This file is generated by Hitachi Project Generator (Ver.1.2).
/*
/*****

/*****
/* 7144 Include File
/*****
struct st_sci0 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char CA:1;
            unsigned char CHR:1;
            unsigned char PE:1;
            unsigned char OE:1;
            unsigned char STOP:1;
            unsigned char MP:1;
            unsigned char CKS:2;
        } BIT;
    } SMR_0;
    unsigned char BRR_0;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TIE:1;
            unsigned char RIE:1;
            unsigned char TE:1;
            unsigned char RE:1;
            unsigned char MPIE:1;
            unsigned char TEIE:1;
            unsigned char CKE:2;
        } BIT;
    } SCR_0;
}

```

```

unsigned char TDR_0; /* TDR_0 */
union { /* SSR_0 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char TDRE:1; /* TDRE */
        unsigned char RDRF:1; /* RDRF */
        unsigned char ORER:1; /* ORER */
        unsigned char FER:1; /* FER */
        unsigned char PER:1; /* PER */
        unsigned char TEND:1; /* TEND */
        unsigned char MPB:1; /* MPB */
        unsigned char MPBT:1; /* MPBT */
    } BIT; /* */
} SSR_0; /* */
unsigned char RDR_0; /* RDR_0 */
union { /* SDCR_0 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char :4; /* */
        unsigned char DIR:1; /* DIR */
        unsigned char :3; /* */
    } BIT; /* */
} SDCR_0; /* */
}; /* */
struct st_scil { /* struct SCIL */
    union { /* SMR_1 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char CA:1; /* C/A */
            unsigned char CHR:1; /* CHR */
            unsigned char PE:1; /* PE */
            unsigned char OE:1; /* O/E */
            unsigned char STOP:1; /* STOP */
            unsigned char MP:1; /* MP */
            unsigned char CKS:2; /* CKS */
        } BIT; /* */
    } SMR_1; /* */
    unsigned char BRR_1; /* BRR_1 */
    union { /* SCR_1 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char TIE:1; /* TIE */
            unsigned char RIE:1; /* RIE */
            unsigned char TE:1; /* TE */
            unsigned char RE:1; /* RE */
            unsigned char MPIE:1; /* MPIE */
            unsigned char TEIE:1; /* TEIE */
            unsigned char CKE:2; /* CKE */
        } BIT; /* */
    } SCR_1; /* */
};

```

```

unsigned char TDR_1; /* TDR_1 */
union { /* SSR_1 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char TDRE:1; /* TDRE */
        unsigned char RDRF:1; /* RDRF */
        unsigned char ORER:1; /* ORER */
        unsigned char FER:1; /* FER */
        unsigned char PER:1; /* PER */
        unsigned char TEND:1; /* TEND */
        unsigned char MPB:1; /* MPB */
        unsigned char MPBT:1; /* MPBT */
    } BIT; /* */
} SSR_1; /* */
unsigned char RDR_1; /* RDR_1 */
union { /* SDCR_1 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char :4; /* */
        unsigned char DIR:1; /* DIR */
        unsigned char :3; /* */
    } BIT; /* */
} SDCR_1; /* */
}; /* */
struct st_sci2 { /* struct SCI2 */
    union { /* SMR_2 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char CA:1; /* C/A */
            unsigned char CHR:1; /* CHR */
            unsigned char PE:1; /* PE */
            unsigned char OE:1; /* O/E */
            unsigned char STOP:1; /* STOP */
            unsigned char MP:1; /* MP */
            unsigned char CKS:2; /* CKS */
        } BIT; /* */
    } SMR_2; /* */
    unsigned char BRR_2; /* BRR_2 */
    union { /* SCR_2 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char TIE:1; /* TIE */
            unsigned char RIE:1; /* RIE */
            unsigned char TE:1; /* TE */
            unsigned char RE:1; /* RE */
            unsigned char MPIE:1; /* MPIE */
            unsigned char TEIE:1; /* TEIE */
            unsigned char CKE:2; /* CKE */
        } BIT; /* */
    } SCR_2; /* */
};

```

```

unsigned char TDR_2; /* TDR_2 */
union { /* SSR_2 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char TDRE:1; /* TDRE */
        unsigned char RDRF:1; /* RDRF */
        unsigned char ORER:1; /* ORER */
        unsigned char FER:1; /* FER */
        unsigned char PER:1; /* PER */
        unsigned char TEND:1; /* TEND */
        unsigned char MPB:1; /* MPB */
        unsigned char MPBT:1; /* MPBT */
    } BIT; /* */
} SSR_2; /* */
unsigned char RDR_2; /* RDR_2 */
union { /* SDCR_2 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char :4; /* */
        unsigned char DIR:1; /* DIR */
        unsigned char :3; /* */
    } BIT; /* */
} SDCR_2; /* */
}; /* */
struct st_sci3 { /* struct SCI3 */
    union { /* SMR_3 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char CA:1; /* C/A */
            unsigned char CHR:1; /* CHR */
            unsigned char PE:1; /* PE */
            unsigned char OE:1; /* O/E */
            unsigned char STOP:1; /* STOP */
            unsigned char MP:1; /* MP */
            unsigned char CKS:2; /* CKS */
        } BIT; /* */
    } SMR_3; /* */
    unsigned char BRR_3; /* BRR_3 */
    union { /* SCR_3 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char TIE:1; /* TIE */
            unsigned char RIE:1; /* RIE */
            unsigned char TE:1; /* TE */
            unsigned char RE:1; /* RE */
            unsigned char MPIE:1; /* MPIE */
            unsigned char TEIE:1; /* TEIE */
            unsigned char CKE:2; /* CKE */
        } BIT; /* */
    } SCR_3; /* */
};

```



```

unsigned char TDR_3; /* TDR_3 */
union { /* SSR_3 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char TDRE:1; /* TDRE */
        unsigned char RDRF:1; /* RDRF */
        unsigned char ORER:1; /* ORER */
        unsigned char FER:1; /* FER */
        unsigned char PER:1; /* PER */
        unsigned char TEND:1; /* TEND */
        unsigned char MPB:1; /* MPB */
        unsigned char MPBT:1; /* MPBT */
    } BIT; /* */
    } SSR_3; /* */
unsigned char RDR_3; /* RDR_3 */
union { /* SDCR_3 */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char :4; /* */
        unsigned char DIR:1; /* DIR */
        unsigned char :3; /* */
    } BIT; /* */
    } SDCR_3; /* */
}; /* */
struct st_mtu34 { /* struct MTU34 */
    union { /* TCR_3 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char CCLR:3; /* CCLR */
            unsigned char CKEG:2; /* CKEG */
            unsigned char TPSC:3; /* TPSC */
        } BIT; /* */
        } TCR_3; /* */
    union { /* TCR_4 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char CCLR:3; /* CCLR */
            unsigned char CKEG:2; /* CKEG */
            unsigned char TPSC:3; /* TPSC */
        } BIT; /* */
        } TCR_4; /* */
    union { /* TMDR_3 */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char :2; /* */
            unsigned char BFB:1; /* BFB */
            unsigned char BFA:1; /* BFA */
            unsigned char MD:4; /* MD */
        } BIT; /* */
        } TMDR_3; /* */
};

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char :2;
        unsigned char BFB:1;
        unsigned char BFA:1;
        unsigned char MD:4;
    } BIT;
} TMDR_4;
/* TMDR_4 */
/* Byte Access */
/* Bit Access */
/* */
/* BFB */
/* BFA */
/* MD */
/* */
/* */

union {
    unsigned char BYTE;
    struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
    } BIT;
} TIORH_3;
/* TIORH_3 */
/* Byte Access */
/* Bit Access */
/* IOB */
/* IOA */
/* */
/* */

union {
    unsigned char BYTE;
    struct {
        unsigned char IOD:4;
        unsigned char IOC:4;
    } BIT;
} TIORL_3;
/* TIORL_3 */
/* Byte Access */
/* Bit Access */
/* IOD */
/* IOC */
/* */
/* */

union {
    unsigned char BYTE;
    struct {
        unsigned char IOB:4;
        unsigned char IOA:4;
    } BIT;
} TIORH_4;
/* TIORH_4 */
/* Byte Access */
/* Bit Access */
/* IOB */
/* IOA */
/* */
/* */

union {
    unsigned char BYTE;
    struct {
        unsigned char IOD:4;
        unsigned char IOC:4;
    } BIT;
} TIORL_4;
/* TIORL_4 */
/* Byte Access */
/* Bit Access */
/* IOD */
/* IOC */
/* */
/* */

union {
    unsigned char BYTE;
    struct {
        unsigned char TTGE:1;
        unsigned char :2;
        unsigned char TCIEV:1;
        unsigned char TGIED:1;
        unsigned char TGIEC:1;
        unsigned char TGIEB:1;
        unsigned char TGIEA:1;
    } BIT;
} TIER_3;
/* TIER_3 */
/* Byte Access */
/* Bit Access */
/* TTGE */
/* */
/* TCIEV */
/* TGIED */
/* TGIEC */
/* TGIEB */
/* TGIEA */
/* */
/* */

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char TTGE:1;
        unsigned char :2;
        unsigned char TCIEV:1;
        unsigned char TGIED:1;
        unsigned char TGIEC:1;
        unsigned char TGIEB:1;
        unsigned char TGIEA:1;
    } BIT;
} TIER_4;

union {
    unsigned char BYTE;
    struct {
        unsigned char :2;
        unsigned char OE4D:1;
        unsigned char OE4C:1;
        unsigned char OE3D:1;
        unsigned char OE4B:1;
        unsigned char OE4A:1;
        unsigned char OE3B:1;
    } BIT;
} TOER;

union {
    unsigned char BYTE;
    struct {
        unsigned char :1;
        unsigned char PSYE:1;
        unsigned char :4;
        unsigned char OLSN:1;
        unsigned char OLSP:1;
    } BIT;
} TOCR;

unsigned char wk0[1];

union {
    unsigned char BYTE;
    struct {
        unsigned char :1;
        unsigned char BDC:1;
        unsigned char N:1;
        unsigned char P:1;
        unsigned char FB:1;
        unsigned char WF:1;
        unsigned char VF:1;
        unsigned char UF:1;
    } BIT;
} TGCR;

```

```

unsigned char wk1[2];          /*          */
unsigned short TCNT_3;        /* TCNT_3   */
unsigned short TCNT_4;        /* TCNT_4   */
unsigned short TCDR;          /* TCDR     */
unsigned short TDDR;          /* TDDR     */
unsigned short TGRA_3;        /* TGRA_3   */
unsigned short TGRB_3;        /* TGRB_3   */
unsigned short TGRA_4;        /* TGRA_4   */
unsigned short TGRB_4;        /* TGRB_4   */
unsigned short TCNTS;         /* TCNTS    */
unsigned short TCBR;          /* TCBR     */
unsigned short TGRC_3;        /* TGRC_3   */
unsigned short TGRD_3;        /* TGRD_3   */
unsigned short TGRC_4;        /* TGRC_4   */
unsigned short TGRD_4;        /* TGRD_4   */
union {                        /* TSR_3    */
    unsigned char BYTE;       /* Byte Access */
    struct {                  /* Bit Access  */
        unsigned char TCFD:1; /* TCFD       */
        unsigned char :2;     /*           */
        unsigned char TCFV:1; /* TCFV       */
        unsigned char TGFD:1; /* TGFD       */
        unsigned char TGFC:1; /* TGFC       */
        unsigned char TGFB:1; /* TGFB       */
        unsigned char TGFA:1; /* TGFA       */
    } BIT;                    /*           */
} TSR_3;                       /*          */
union {                        /* TSR_4    */
    unsigned char BYTE;       /* Byte Access */
    struct {                  /* Bit Access  */
        unsigned char TCFD:1; /* TCFD       */
        unsigned char :2;     /*           */
        unsigned char TCFV:1; /* TCFV       */
        unsigned char TGFD:1; /* TGFD       */
        unsigned char TGFC:1; /* TGFC       */
        unsigned char TGFB:1; /* TGFB       */
        unsigned char TGFA:1; /* TGFA       */
    } BIT;                    /*           */
} TSR_4;                       /*          */
unsigned char wk2[18];        /*          */
union {                        /* TSTR     */
    unsigned char BYTE;       /* Byte Access */
    struct {                  /* Bit Access  */
        unsigned char CST4:1; /* CST4       */
        unsigned char CST3:1; /* CST3       */
        unsigned char :3;     /*           */
        unsigned char CST:3;  /* CST        */
    } BIT;                    /*           */
} TSTR;                         /*          */

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char SYNC4:1;
        unsigned char SYNC3:1;
        unsigned char :3;
        unsigned char SYNC:3;
    } BIT;
} TSYR;
};
struct st_mtu0 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char CCLR:3;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
        } BIT;
    } TCR_0;
    union {
        unsigned char BYTE;
        struct {
            unsigned char :2;
            unsigned char BFB:1;
            unsigned char BFA:1;
            unsigned char MD:4;
        } BIT;
    } TMDR_0;
    union {
        unsigned char BYTE;
        struct {
            unsigned char IOB:4;
            unsigned char IOA:4;
        } BIT;
    } TIORH_0;
    union {
        unsigned char BYTE;
        struct {
            unsigned char IOD:4;
            unsigned char IOC:4;
        } BIT;
    } TIORL_0;
    union {
        unsigned char BYTE;
        struct {
            unsigned char TTGE:1;
            unsigned char :2;
            unsigned char TCIEV:1;
            unsigned char TGIED:1;
            unsigned char TGIEC:1;
            unsigned char TGIEB:1;
            unsigned char TGIEA:1;
        } BIT;
    } TIER_0;
};

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char :3;
        unsigned char TCFV:1;
        unsigned char TGFD:1;
        unsigned char TGFC:1;
        unsigned char TGFB:1;
        unsigned char TGFA:1;
    } BIT;
} TSR_0;
unsigned short TCNT_0;
unsigned short TGRA_0;
unsigned short TGRE_0;
unsigned short TGRC_0;
unsigned short TGRD_0;
};
struct st_mtul {
    union {
        unsigned char BYTE;
        struct {
            unsigned char :1;
            unsigned char CCLR:2;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
        } BIT;
    } TCR_1;
    union {
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char MD:4;
        } BIT;
    } TMDR_1;
    union {
        unsigned char BYTE;
        struct {
            unsigned char IOB:4;
            unsigned char IOA:4;
        } BIT;
    } TIOR_1;
    unsigned char wk0[1];
    union {
        unsigned char BYTE;
        struct {
            unsigned char TTGE:1;
            unsigned char :1;
            unsigned char TCIEU:1;
            unsigned char TCIEV:1;
            unsigned char :2;
            unsigned char TGIEB:1;
            unsigned char TGIEA:1;
        } BIT;
    } TIER_1;
};

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char TCFD:1;
        unsigned char :1;
        unsigned char TCFU:1;
        unsigned char TCFV:1;
        unsigned char :2;
        unsigned char TGFB:1;
        unsigned char TGFA:1;
    } BIT;
} TSR_1;
unsigned short TCNT_1;
unsigned short TGRA_1;
unsigned short TGRB_1;
};
struct st_mtu2 {
    union {
        unsigned char BYTE;
        struct {
            unsigned char :1;
            unsigned char CCLR:2;
            unsigned char CKEG:2;
            unsigned char TPSC:3;
        } BIT;
    } TCR_2;
    union {
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char MD:4;
        } BIT;
    } TMDR_2;
    union {
        unsigned char BYTE;
        struct {
            unsigned char IOB:4;
            unsigned char IOA:4;
        } BIT;
    } TIOR_2;
    unsigned char wk0[1];
    union {
        unsigned char BYTE;
        struct {
            unsigned char TTGE:1;
            unsigned char :1;
            unsigned char TCIEU:1;
            unsigned char TCIEV:1;
            unsigned char :2;
            unsigned char TGIEB:1;
            unsigned char TGIEA:1;
        } BIT;
    } TIER_2;
};

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char TCFD:1;
        unsigned char :1;
        unsigned char TCFU:1;
        unsigned char TCFV:1;
        unsigned char :2;
        unsigned char TGFU:1;
        unsigned char TGFA:1;
    } BIT;
    } TSR_2;
unsigned short TCNT_2;
unsigned short TGRA_2;
unsigned short TGRB_2;
};
struct st_intc {
    union {
        unsigned short WORD;
        struct {
            unsigned short IRQ0:4;
            unsigned short IRQ1:4;
            unsigned short IRQ2:4;
            unsigned short IRQ3:4;
        } BIT;
    } IPRA;
    union {
        unsigned short WORD;
        struct {
            unsigned short IRQ4:4;
            unsigned short IRQ5:4;
            unsigned short IRQ6:4;
            unsigned short IRQ7:4;
        } BIT;
    } IPRB;
    union {
        unsigned short WORD;
        struct {
            unsigned short DMAC0:4;
            unsigned short DMAC1:4;
            unsigned short DMAC2:4;
            unsigned short DMAC3:4;
        } BIT;
    } IPRC;
    union {
        unsigned short WORD;
        struct {
            unsigned short MTU0:8;
            unsigned short MTU1:8;
        } BIT;
    } IPRD;
};

```



```

union {
    unsigned short WORD;
    struct {
        unsigned short MTU2:8;
        unsigned short MTU3:8;
    } BIT;
} IPRE;
union {
    unsigned short WORD;
    struct {
        unsigned short MTU4:8;
        unsigned short SCI0:4;
        unsigned short SCI1:4;
    } BIT;
} IPRF;
union {
    unsigned short WORD;
    struct {
        unsigned short AD01:4;
        unsigned short DTC:4;
        unsigned short CMT0:4;
        unsigned short CMT1:4;
    } BIT;
} IPRG;
union {
    unsigned short WORD;
    struct {
        unsigned short WDT:4;
        unsigned short IOMTU:4;
        unsigned short :8;
    } BIT;
} IPRH;
union {
    unsigned short WORD;
    struct {
        unsigned short NMIL:1;
        unsigned short :6;
        unsigned short NMIE:1;
        unsigned short IRQ0S:1;
        unsigned short IRQ1S:1;
        unsigned short IRQ2S:1;
        unsigned short IRQ3S:1;
        unsigned short IRQ4S:1;
        unsigned short IRQ5S:1;
        unsigned short IRQ6S:1;
        unsigned short IRQ7S:1;
    } BIT;
} ICR1;

```

```

/* IPRE */
/* Word Access */
/* Bit Access */
/* MTU2 */
/* MTU3 */
/* */
/* */
/* IPRF */
/* Word Access */
/* Bit Access */
/* MTU4 */
/* SCI0 */
/* SCI1 */
/* */
/* */
/* IPRG */
/* Word Access */
/* Bit Access */
/* A/D0,1 */
/* DTC */
/* CMT0 */
/* CMT1 */
/* */
/* */
/* IPRH */
/* Word Access */
/* Bit Access */
/* WDT */
/* I/O(MTU) */
/* */
/* */
/* ICR1 */
/* Word Access */
/* Bit Access */
/* NMIL */
/* */
/* NMIE */
/* IRQ0S */
/* IRQ1S */
/* IRQ2S */
/* IRQ3S */
/* IRQ4S */
/* IRQ5S */
/* IRQ6S */
/* IRQ7S */
/* */
/* */

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short :8;
        unsigned short IRQ0F:1;
        unsigned short IRQ1F:1;
        unsigned short IRQ2F:1;
        unsigned short IRQ3F:1;
        unsigned short IRQ4F:1;
        unsigned short IRQ5F:1;
        unsigned short IRQ6F:1;
        unsigned short IRQ7F:1;
    } BIT;
} ISR;
union {
    unsigned short WORD;
    struct {
        unsigned short SCI2:4;
        unsigned short SCI3:4;
        unsigned short :8;
    } BIT;
} IPRI;
union {
    unsigned short WORD;
    struct {
        unsigned short :8;
        unsigned short IIC:4;
        unsigned short :4;
    } BIT;
} IPRJ;
unsigned char wk0[6];
union {
    unsigned short WORD;
    struct {
        unsigned short IRQ0ES:2;
        unsigned short IRQ1ES:2;
        unsigned short IRQ2ES:2;
        unsigned short IRQ3ES:2;
        unsigned short IRQ4ES:2;
        unsigned short IRQ5ES:2;
        unsigned short IRQ6ES:2;
        unsigned short IRQ7ES:2;
    } BIT;
} ICR2;
};

```

```

struct st_porta {
    union {
        unsigned short WORD;
        struct {
            unsigned short :8;
            unsigned short PA23DR:1;
            unsigned short PA22DR:1;
            unsigned short PA21DR:1;
            unsigned short PA20DR:1;
            unsigned short PA19DR:1;
            unsigned short PA18DR:1;
            unsigned short PA17DR:1;
            unsigned short PA16DR:1;
        } BIT;
    } PADDRH;
    union {
        unsigned short WORD;
        struct {
            unsigned short PA15DR:1;
            unsigned short PA14DR:1;
            unsigned short PA13DR:1;
            unsigned short PA12DR:1;
            unsigned short PA11DR:1;
            unsigned short PA10DR:1;
            unsigned short PA9DR:1;
            unsigned short PA8DR:1;
            unsigned short PA7DR:1;
            unsigned short PA6DR:1;
            unsigned short PA5DR:1;
            unsigned short PA4DR:1;
            unsigned short PA3DR:1;
            unsigned short PA2DR:1;
            unsigned short PA1DR:1;
            unsigned short PA0DR:1;
        } BIT;
    } PADRL;
    union {
        unsigned short WORD;
        struct {
            unsigned short :8;
            unsigned short PA23IOR:1;
            unsigned short PA22IOR:1;
            unsigned short PA21IOR:1;
            unsigned short PA20IOR:1;
            unsigned short PA19IOR:1;
            unsigned short PA18IOR:1;
            unsigned short PA17IOR:1;
            unsigned short PA16IOR:1;
        } BIT;
    } PAIORH;
}

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short PA15IOR:1;
        unsigned short PA14IOR:1;
        unsigned short PA13IOR:1;
        unsigned short PA12IOR:1;
        unsigned short PA11IOR:1;
        unsigned short PA10IOR:1;
        unsigned short PA9IOR:1;
        unsigned short PA8IOR:1;
        unsigned short PA7IOR:1;
        unsigned short PA6IOR:1;
        unsigned short PA5IOR:1;
        unsigned short PA4IOR:1;
        unsigned short PA3IOR:1;
        unsigned short PA2IOR:1;
        unsigned short PA1IOR:1;
        unsigned short PA0IOR:1;
    } BIT;
} PAIORL;
union {
    unsigned short WORD;
    struct {
        unsigned short :1;
        unsigned short PA23MD:1;
        unsigned short :1;
        unsigned short PA22MD:1;
        unsigned short :1;
        unsigned short PA21MD:1;
        unsigned short :1;
        unsigned short PA20MD:1;
        unsigned short PA19MD:2;
        unsigned short PA18MD:2;
        unsigned short PA17MD:2;
        unsigned short PA16MD:2;
    } BIT;
} PACRH;
unsigned char wk0[2];
union {
    unsigned short WORD;
    struct {
        unsigned short PA15MD:2;
        unsigned short PA14MD:2;
        unsigned short PA13MD:2;
        unsigned short PA12MD:2;
        unsigned short PA11MD:2;
        unsigned short PA10MD:2;
        unsigned short PA9MD:2;
        unsigned short PA8MD:2;
    } BIT;
} PACRL1;
    /* PAIORL          */
    /* Word Access    */
    /* Bit Access     */
    /* PA15IOR       */
    /* PA14IOR       */
    /* PA13IOR       */
    /* PA12IOR       */
    /* PA11IOR       */
    /* PA10IOR       */
    /* PA9IOR        */
    /* PA8IOR        */
    /* PA7IOR        */
    /* PA6IOR        */
    /* PA5IOR        */
    /* PA4IOR        */
    /* PA3IOR        */
    /* PA2IOR        */
    /* PA1IOR        */
    /* PA0IOR        */
    /*                */
    /* PACRH          */
    /* Word Access    */
    /* Bit Access     */
    /*                */
    /* PA23MD        */
    /*                */
    /*                */
    /* PA22MD        */
    /*                */
    /*                */
    /* PA21MD        */
    /*                */
    /*                */
    /* PA20MD        */
    /* PA19MD        */
    /* PA18MD        */
    /* PA17MD        */
    /* PA16MD        */
    /*                */
    /*                */
    /*                */
    /* PACRL1         */
    /* Word Access    */
    /* Bit Access     */
    /* PA15MD        */
    /* PA14MD        */
    /* PA13MD        */
    /* PA12MD        */
    /* PA11MD        */
    /* PA10MD        */
    /* PA9MD         */
    /* PA8MD         */
    /*                */
    /*                */

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short PA7MD:2;
        unsigned short PA6MD:2;
        unsigned short PA5MD:2;
        unsigned short PA4MD:2;
        unsigned short PA3MD:2;
        unsigned short PA2MD:2;
        unsigned short PA1MD:2;
        unsigned short PA0MD:2;
    } BIT;
} PACRL2;
};

struct st_portb {
    union {
        unsigned short WORD;
        struct {
            unsigned short :6;
            unsigned short PB9DR:1;
            unsigned short PB8DR:1;
            unsigned short PB7DR:1;
            unsigned short PB6DR:1;
            unsigned short PB5DR:1;
            unsigned short PB4DR:1;
            unsigned short PB3DR:1;
            unsigned short PB2DR:1;
            unsigned short PB1DR:1;
            unsigned short PB0DR:1;
        } BIT;
    } PBDR;
    unsigned char wk0[2];
    union {
        unsigned short WORD;
        struct {
            unsigned short :6;
            unsigned short PB9IOR:1;
            unsigned short PB8IOR:1;
            unsigned short PB7IOR:1;
            unsigned short PB6IOR:1;
            unsigned short PB5IOR:1;
            unsigned short PB4IOR:1;
            unsigned short PB3IOR:1;
            unsigned short PB2IOR:1;
            unsigned short PB1IOR:1;
            unsigned short PB0IOR:1;
        } BIT;
    } PBIOR;
};

```

```

unsigned char wk1[2]; /* */
union { /* PBCR1 */
    unsigned short WORD; /* Word Access */
    struct { /* Bit Access */
        unsigned short :4; /* */
        unsigned short PB3MD2:1; /* PB3MD2 */
        unsigned short PB2MD2:1; /* PB2MD2 */
        unsigned short :6; /* */
        unsigned short PB9MD:2; /* PB9MD */
        unsigned short PB8MD:2; /* PB8MD */
    } BIT; /* */
} PBCR1; /* */
union { /* PBCR2 */
    unsigned short WORD; /* Word Access */
    struct { /* Bit Access */
        unsigned short PB7MD:2; /* PB7MD */
        unsigned short PB6MD:2; /* PB6MD */
        unsigned short PB5MD:2; /* PB5MD */
        unsigned short PB4MD:2; /* PB4MD */
        unsigned short PB3MD:2; /* PB3MD */
        unsigned short PB2MD:2; /* PB2MD */
        unsigned short PB1MD:2; /* PB1MD */
        unsigned short PB0MD:2; /* PB0MD */
    } BIT; /* */
} PBCR2; /* */
}; /* */
struct st_portc { /* struct PORTC */
    union { /* PCDR */
        unsigned short WORD; /* Word Access */
        struct { /* Bit Access */
            unsigned short PC15DR:1; /* PC15DR */
            unsigned short PC14DR:1; /* PC14DR */
            unsigned short PC13DR:1; /* PC13DR */
            unsigned short PC12DR:1; /* PC12DR */
            unsigned short PC11DR:1; /* PC11DR */
            unsigned short PC10DR:1; /* PC10DR */
            unsigned short PC9DR:1; /* PC9DR */
            unsigned short PC8DR:1; /* PC8DR */
            unsigned short PC7DR:1; /* PC7DR */
            unsigned short PC6DR:1; /* PC6DR */
            unsigned short PC5DR:1; /* PC5DR */
            unsigned short PC4DR:1; /* PC4DR */
            unsigned short PC3DR:1; /* PC3DR */
            unsigned short PC2DR:1; /* PC2DR */
            unsigned short PC1DR:1; /* PC1DR */
            unsigned short PC0DR:1; /* PC0DR */
        } BIT; /* */
    } PCDR; /* */
};

```

```

unsigned char wk0[2];          /*          */
union {                       /* PCIOR    */
    unsigned short WORD;     /* Word Access */
    struct {                 /* Bit Access */
        unsigned short PC15IOR:1; /* PC15IOR   */
        unsigned short PC14IOR:1; /* PC14IOR   */
        unsigned short PC13IOR:1; /* PC13IOR   */
        unsigned short PC12IOR:1; /* PC12IOR   */
        unsigned short PC11IOR:1; /* PC11IOR   */
        unsigned short PC10IOR:1; /* PC10IOR   */
        unsigned short PC9IOR:1; /* PC9IOR    */
        unsigned short PC8IOR:1; /* PC8IOR    */
        unsigned short PC7IOR:1; /* PC7IOR    */
        unsigned short PC6IOR:1; /* PC6IOR    */
        unsigned short PC5IOR:1; /* PC5IOR    */
        unsigned short PC4IOR:1; /* PC4IOR    */
        unsigned short PC3IOR:1; /* PC3IOR    */
        unsigned short PC2IOR:1; /* PC2IOR    */
        unsigned short PC1IOR:1; /* PC1IOR    */
        unsigned short PC0IOR:1; /* PC0IOR    */
    } BIT;                    /*          */
    } PCIOR;                  /*          */
unsigned char wk1[4];        /*          */
union {                       /* PCCR     */
    unsigned short WORD;     /* Word Access */
    struct {                 /* Bit Access */
        unsigned short PC15MD:1; /* PC15MD    */
        unsigned short PC14MD:1; /* PC14MD    */
        unsigned short PC13MD:1; /* PC13MD    */
        unsigned short PC12MD:1; /* PC12MD    */
        unsigned short PC11MD:1; /* PC11MD    */
        unsigned short PC10MD:1; /* PC10MD    */
        unsigned short PC9MD:1; /* PC9MD     */
        unsigned short PC8MD:1; /* PC8MD     */
        unsigned short PC7MD:1; /* PC7MD     */
        unsigned short PC6MD:1; /* PC6MD     */
        unsigned short PC5MD:1; /* PC5MD     */
        unsigned short PC4MD:1; /* PC4MD     */
        unsigned short PC3MD:1; /* PC3MD     */
        unsigned short PC2MD:1; /* PC2MD     */
        unsigned short PC1MD:1; /* PC1MD     */
        unsigned short PC0MD:1; /* PC0MD     */
    } BIT;                    /*          */
    } PCCR;                  /*          */
};                            /*          */

```

```

struct st_portd {
    union {
        unsigned short WORD;
        struct {
            unsigned short PD31DR:1;
            unsigned short PD30DR:1;
            unsigned short PD29DR:1;
            unsigned short PD28DR:1;
            unsigned short PD27DR:1;
            unsigned short PD26DR:1;
            unsigned short PD25DR:1;
            unsigned short PD24DR:1;
            unsigned short PD23DR:1;
            unsigned short PD22DR:1;
            unsigned short PD21DR:1;
            unsigned short PD20DR:1;
            unsigned short PD19DR:1;
            unsigned short PD18DR:1;
            unsigned short PD17DR:1;
            unsigned short PD16DR:1;
        } BIT;
    } PDDRH;
    union {
        unsigned short WORD;
        struct {
            unsigned short PD15DR:1;
            unsigned short PD14DR:1;
            unsigned short PD13DR:1;
            unsigned short PD12DR:1;
            unsigned short PD11DR:1;
            unsigned short PD10DR:1;
            unsigned short PD9DR:1;
            unsigned short PD8DR:1;
            unsigned short PD7DR:1;
            unsigned short PD6DR:1;
            unsigned short PD5DR:1;
            unsigned short PD4DR:1;
            unsigned short PD3DR:1;
            unsigned short PD2DR:1;
            unsigned short PD1DR:1;
            unsigned short PD0DR:1;
        } BIT;
    } PDDRL;
}

```

```

/* struct PORTD */
/* PDDRH */
/* Word Access */
/* Bit Access */
/* PD31DR */
/* PD30DR */
/* PD29DR */
/* PD28DR */
/* PD27DR */
/* PD26DR */
/* PD25DR */
/* PD24DR */
/* PD23DR */
/* PD22DR */
/* PD21DR */
/* PD20DR */
/* PD19DR */
/* PD18DR */
/* PD17DR */
/* PD16DR */
/* */
/* */
/* PDDRL */
/* Word Access */
/* Bit Access */
/* PD15DR */
/* PD14DR */
/* PD13DR */
/* PD12DR */
/* PD11DR */
/* PD10DR */
/* PD9DR */
/* PD8DR */
/* PD7DR */
/* PD6DR */
/* PD5DR */
/* PD4DR */
/* PD3DR */
/* PD2DR */
/* PD1DR */
/* PD0DR */
/* */
/* */

```



```

union {
    unsigned short WORD;
    struct {
        unsigned short PD31IOR:1;
        unsigned short PD30IOR:1;
        unsigned short PD29IOR:1;
        unsigned short PD28IOR:1;
        unsigned short PD27IOR:1;
        unsigned short PD26IOR:1;
        unsigned short PD25IOR:1;
        unsigned short PD24IOR:1;
        unsigned short PD23IOR:1;
        unsigned short PD22IOR:1;
        unsigned short PD21IOR:1;
        unsigned short PD20IOR:1;
        unsigned short PD19IOR:1;
        unsigned short PD18IOR:1;
        unsigned short PD17IOR:1;
        unsigned short PD16IOR:1;
    } BIT;
} PDIORH;
union {
    unsigned short WORD;
    struct {
        unsigned short PD15IOR:1;
        unsigned short PD14IOR:1;
        unsigned short PD13IOR:1;
        unsigned short PD12IOR:1;
        unsigned short PD11IOR:1;
        unsigned short PD10IOR:1;
        unsigned short PD9IOR:1;
        unsigned short PD8IOR:1;
        unsigned short PD7IOR:1;
        unsigned short PD6IOR:1;
        unsigned short PD5IOR:1;
        unsigned short PD4IOR:1;
        unsigned short PD3IOR:1;
        unsigned short PD2IOR:1;
        unsigned short PD1IOR:1;
        unsigned short PD0IOR:1;
    } BIT;
} PDIORL;

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short PD31MD:2;
        unsigned short PD30MD:2;
        unsigned short PD29MD:2;
        unsigned short PD28MD:2;
        unsigned short PD27MD:2;
        unsigned short PD26MD:2;
        unsigned short PD25MD:2;
        unsigned short PD24MD:2;
    } BIT;
} PDCRH1;
union {
    unsigned short WORD;
    struct {
        unsigned short PD23MD:2;
        unsigned short PD22MD:2;
        unsigned short PD21MD:2;
        unsigned short PD20MD:2;
        unsigned short PD19MD:2;
        unsigned short PD18MD:2;
        unsigned short PD17MD:2;
        unsigned short PD16MD:2;
    } BIT;
} PDCRH2;
union {
    unsigned short WORD;
    struct {
        unsigned short PD15MD0:1;
        unsigned short PD14MD0:1;
        unsigned short PD13MD0:1;
        unsigned short PD12MD0:1;
        unsigned short PD11MD0:1;
        unsigned short PD10MD0:1;
        unsigned short PD9MD0:1;
        unsigned short PD8MD0:1;
        unsigned short PD7MD0:1;
        unsigned short PD6MD0:1;
        unsigned short PD5MD0:1;
        unsigned short PD4MD0:1;
        unsigned short PD3MD0:1;
        unsigned short PD2MD0:1;
        unsigned short PD1MD0:1;
        unsigned short PD0MD0:1;
    } BIT;
} PDCRL1;
    /* PDCRH1          */
    /* Word Access    */
    /* Bit Access     */
    /* PD31MD        */
    /* PD30MD        */
    /* PD29MD        */
    /* PD28MD        */
    /* PD27MD        */
    /* PD26MD        */
    /* PD25MD        */
    /* PD24MD        */
    /*                */
    /*                */
    /* PDCRH2          */
    /* Word Access    */
    /* Bit Access     */
    /* PD23MD        */
    /* PD22MD        */
    /* PD21MD        */
    /* PD20MD        */
    /* PD19MD        */
    /* PD18MD        */
    /* PD17MD        */
    /* PD16MD        */
    /*                */
    /*                */
    /* PDCRL1          */
    /* Word Access    */
    /* Bit Access     */
    /* PD15MD0       */
    /* PD14MD0       */
    /* PD13MD0       */
    /* PD12MD0       */
    /* PD11MD0       */
    /* PD10MD0       */
    /* PD9MD0        */
    /* PD8MD0        */
    /* PD7MD0        */
    /* PD6MD0        */
    /* PD5MD0        */
    /* PD4MD0        */
    /* PD3MD0        */
    /* PD2MD0        */
    /* PD1MD0        */
    /* PD0MD0        */
    /*                */
    /*                */

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short PD15MD1:1;
        unsigned short PD14MD1:1;
        unsigned short PD13MD1:1;
        unsigned short PD12MD1:1;
        unsigned short PD11MD1:1;
        unsigned short PD10MD1:1;
        unsigned short PD9MD1:1;
        unsigned short PD8MD1:1;
        unsigned short PD7MD1:1;
        unsigned short PD6MD1:1;
        unsigned short PD5MD1:1;
        unsigned short PD4MD1:1;
        unsigned short PD3MD1:1;
        unsigned short PD2MD1:1;
        unsigned short PD1MD1:1;
        unsigned short PD0MD1:1;
    } BIT;
} PDCRL2;
};

struct st_porte {
    union {
        unsigned short WORD;
        struct {
            unsigned short PE15DR:1;
            unsigned short PE14DR:1;
            unsigned short PE13DR:1;
            unsigned short PE12DR:1;
            unsigned short PE11DR:1;
            unsigned short PE10DR:1;
            unsigned short PE9DR:1;
            unsigned short PE8DR:1;
            unsigned short PE7DR:1;
            unsigned short PE6DR:1;
            unsigned short PE5DR:1;
            unsigned short PE4DR:1;
            unsigned short PE3DR:1;
            unsigned short PE2DR:1;
            unsigned short PE1DR:1;
            unsigned short PE0DR:1;
        } BIT;
    } PEDRL;
    unsigned char wk0[2];
};

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short PE15IOR:1;
        unsigned short PE14IOR:1;
        unsigned short PE13IOR:1;
        unsigned short PE12IOR:1;
        unsigned short PE11IOR:1;
        unsigned short PE10IOR:1;
        unsigned short PE9IOR:1;
        unsigned short PE8IOR:1;
        unsigned short PE7IOR:1;
        unsigned short PE6IOR:1;
        unsigned short PE5IOR:1;
        unsigned short PE4IOR:1;
        unsigned short PE3IOR:1;
        unsigned short PE2IOR:1;
        unsigned short PE1IOR:1;
        unsigned short PE0IOR:1;
    } BIT;
} PEIORL;
unsigned char wk1[2];
union {
    unsigned short WORD;
    struct {
        unsigned short PE15MD:2;
        unsigned short PE14MD:2;
        unsigned short PE13MD:2;
        unsigned short PE12MD:2;
        unsigned short PE11MD:2;
        unsigned short PE10MD:2;
        unsigned short PE9MD:2;
        unsigned short PE8MD:2;
    } BIT;
} PECRL1;
union {
    unsigned short WORD;
    struct {
        unsigned short PE7MD:2;
        unsigned short PE6MD:2;
        unsigned short PE5MD:2;
        unsigned short PE4MD:2;
        unsigned short PE3MD:2;
        unsigned short PE2MD:2;
        unsigned short PE1MD:2;
        unsigned short PE0MD:2;
    } BIT;
} PECRL2;
};

```

```

struct st_portf {
    union {
        unsigned short WORD;
        struct {
            unsigned short :8;
            unsigned short PF7DR:1;
            unsigned short PF6DR:1;
            unsigned short PF5DR:1;
            unsigned short PF4DR:1;
            unsigned short PF3DR:1;
            unsigned short PF2DR:1;
            unsigned short PF1DR:1;
            unsigned short PF0DR:1;
        } BIT;
    } PFDR;
};

struct st_mtu {
    union {
        unsigned short WORD;
        struct {
            unsigned short POE3F:1;
            unsigned short POE2F:1;
            unsigned short POE1F:1;
            unsigned short POE0F:1;
            unsigned short :3;
            unsigned short PIE:1;
            unsigned short POE3M:2;
            unsigned short POE2M:2;
            unsigned short POE1M:2;
            unsigned short POE0M:2;
        } BIT;
    } ICSR1;
    union {
        unsigned short WORD;
        struct {
            unsigned short OSF:1;
            unsigned short :5;
            unsigned short OCE:1;
            unsigned short OIE:1;
            unsigned short :8;
        } BIT;
    } OCSR;
};

```

```

struct st_cmt {
    union {
        unsigned short WORD;
        struct {
            unsigned short :14;
            unsigned short STR:2;
        } BIT;
    } CMSTR;
    union {
        unsigned short WORD;
        struct {
            unsigned short :8;
            unsigned short CMF:1;
            unsigned short CMIE:1;
            unsigned short :4;
            unsigned short CKS:2;
        } BIT;
    } CMCSR_0;
    unsigned short CMCNT_0;
    unsigned short CMCOR_0;
    union {
        unsigned short WORD;
        struct {
            unsigned short :8;
            unsigned short CMF:1;
            unsigned short CMIE:1;
            unsigned short :4;
            unsigned short CKS:2;
        } BIT;
    } CMCSR_1;
    unsigned short CMCNT_1;
    unsigned short CMCOR_1;
};

struct st_ad {
    union {
        unsigned short WORD;
        struct {
            unsigned short AD:10;
            unsigned short :6;
        } BIT;
    } ADDR0;
    union {
        unsigned short WORD;
        struct {
            unsigned short AD:10;
            unsigned short :6;
        } BIT;
    } ADDR1;
};

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short AD:10;
        unsigned short :6;
    } BIT;
} ADDR2;

union {
    unsigned short WORD;
    struct {
        unsigned short AD:10;
        unsigned short :6;
    } BIT;
} ADDR3;

union {
    unsigned short WORD;
    struct {
        unsigned short AD:10;
        unsigned short :6;
    } BIT;
} ADDR4;

union {
    unsigned short WORD;
    struct {
        unsigned short AD:10;
        unsigned short :6;
    } BIT;
} ADDR5;

union {
    unsigned short WORD;
    struct {
        unsigned short AD:10;
        unsigned short :6;
    } BIT;
} ADDR6;

union {
    unsigned short WORD;
    struct {
        unsigned short AD:10;
        unsigned short :6;
    } BIT;
} ADDR7;

unsigned char wk0[80];

union {
    unsigned char BYTE;
    struct {
        unsigned char ADF:1;
        unsigned char ADIE:1;
        unsigned char :1;
        unsigned char ADM:1;
        unsigned char :2;
        unsigned char CH:2;
    } BIT;
} ADCSR_0;

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char ADF:1;
        unsigned char ADIE:1;
        unsigned char :1;
        unsigned char ADM:1;
        unsigned char :2;
        unsigned char CH:2;
    } BIT;
} ADCSR_1;
unsigned char wk1[6];
union {
    unsigned char BYTE;
    struct {
        unsigned char TRGE:1;
        unsigned char CKS:2;
        unsigned char ADST:1;
        unsigned char ADCS:1;
        unsigned char :3;
    } BIT;
} ADCR_0;
union {
    unsigned char BYTE;
    struct {
        unsigned char TRGE:1;
        unsigned char CKS:2;
        unsigned char ADST:1;
        unsigned char ADCS:1;
        unsigned char :3;
    } BIT;
} ADCR_1;
unsigned char wk2[874];
union {
    unsigned char BYTE;
    struct {
        unsigned char :4;
        unsigned char TRG1S:2;
        unsigned char TRG0S:2;
    } BIT;
} ADTSR;
};

```



```

struct st_flash {
    union {
        unsigned char BYTE;
        struct {
            unsigned char FWE:1;
            unsigned char SWE:1;
            unsigned char ESU:1;
            unsigned char PSU:1;
            unsigned char EV:1;
            unsigned char PV:1;
            unsigned char E:1;
            unsigned char P:1;
        } BIT;
    } FLMCR1;
    union {
        unsigned char BYTE;
        struct {
            unsigned char FLER:1;
            unsigned char :7;
        } BIT;
    } FLMCR2;
    union {
        unsigned char BYTE;
        struct {
            unsigned char EB:8;
        } BIT;
    } EBR1;
    union {
        unsigned char BYTE;
        struct {
            unsigned char :4;
            unsigned char EB11:1;
            unsigned char EB10:1;
            unsigned char EB9:1;
            unsigned char EB8:1;
        } BIT;
    } EBR2;
    unsigned char wk0[164];
    union {
        unsigned short WORD;
        struct {
            unsigned short :12;
            unsigned short RAMS:1;
            unsigned short RAM:3;
        } BIT;
    } RAMER;
};

```

```

/* struct FLASH */
/* FLMCR1 */
/* Byte Access */
/* Bit Access */
/* FWE */
/* SWE */
/* ESU */
/* PSU */
/* EV */
/* PV */
/* E */
/* P */
/* */
/* FLMCR2 */
/* Byte Access */
/* Bit Access */
/* FLER */
/* */
/* */
/* EBR1 */
/* Byte Access */
/* Bit Access */
/* EB */
/* */
/* EBR2 */
/* Byte Access */
/* Bit Access */
/* */
/* EB11 */
/* EB10 */
/* EB9 */
/* EB8 */
/* */
/* */
/* RAMER */
/* Word Access */
/* Bit Access */
/* */
/* RAMS */
/* RAM */
/* */
/* */

```

```

struct st_abc {
    union {
        unsigned short WORD;
        struct {
            unsigned short UBA31:1;
            unsigned short UBA30:1;
            unsigned short UBA29:1;
            unsigned short UBA28:1;
            unsigned short UBA27:1;
            unsigned short UBA26:1;
            unsigned short UBA25:1;
            unsigned short UBA24:1;
            unsigned short UBA23:1;
            unsigned short UBA22:1;
            unsigned short UBA21:1;
            unsigned short UBA20:1;
            unsigned short UBA19:1;
            unsigned short UBA18:1;
            unsigned short UBA17:1;
            unsigned short UBA16:1;
        } BIT;
    } UBARH;
    union {
        unsigned short WORD;
        struct {
            unsigned short UBA15:1;
            unsigned short UBA14:1;
            unsigned short UBA13:1;
            unsigned short UBA12:1;
            unsigned short UBA11:1;
            unsigned short UBA10:1;
            unsigned short UBA9:1;
            unsigned short UBA8:1;
            unsigned short UBA7:1;
            unsigned short UBA6:1;
            unsigned short UBA5:1;
            unsigned short UBA4:1;
            unsigned short UBA3:1;
            unsigned short UBA2:1;
            unsigned short UBA1:1;
            unsigned short UBA0:1;
        } BIT;
    } UBARL;
};

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short UBM31:1;
        unsigned short UBM30:1;
        unsigned short UBM29:1;
        unsigned short UBM28:1;
        unsigned short UBM27:1;
        unsigned short UBM26:1;
        unsigned short UBM25:1;
        unsigned short UBM24:1;
        unsigned short UBM23:1;
        unsigned short UBM22:1;
        unsigned short UBM21:1;
        unsigned short UBM20:1;
        unsigned short UBM19:1;
        unsigned short UBM18:1;
        unsigned short UBM17:1;
        unsigned short UBM16:1;
    } BIT;
} UBAMRH;
union {
    unsigned short WORD;
    struct {
        unsigned short UBM15:1;
        unsigned short UBM14:1;
        unsigned short UBM13:1;
        unsigned short UBM12:1;
        unsigned short UBM11:1;
        unsigned short UBM10:1;
        unsigned short UBM9:1;
        unsigned short UBM8:1;
        unsigned short UBM7:1;
        unsigned short UBM6:1;
        unsigned short UBM5:1;
        unsigned short UBM4:1;
        unsigned short UBM3:1;
        unsigned short UBM2:1;
        unsigned short UBM1:1;
        unsigned short UBM0:1;
    } BIT;
} UBAMRL;
union {
    unsigned short WORD;
    struct {
        unsigned short :8;
        unsigned short CP:2;
        unsigned short ID:2;
        unsigned short RW:2;
        unsigned short SZ:2;
    } BIT;
} UBBR;

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short :15;
        unsigned short UBID:1;
    } BIT;
} UBCR;
};
struct st_wdt {
    union {
        unsigned char BYTE;
        struct {
            unsigned char OVF:1;
            unsigned char WTIT:1;
            unsigned char TME:1;
            unsigned char :2;
            unsigned char CKS:3;
        } BIT;
    } TCSR;
    unsigned char TCNT;
    union {
        unsigned char BYTE;
        struct {
            unsigned char WOVF:1;
            unsigned char RSTE:1;
            unsigned char RSTS:1;
            unsigned char :5;
        } BIT;
    } RSTCSR;
};
struct st_stby {
    union {
        unsigned char BYTE;
        struct {
            unsigned char SBY:1;
            unsigned char HIZ:1;
            unsigned char :4;
            unsigned char IRQEH:1;
            unsigned char IRQEL:1;
        } BIT;
    } SBYCR;
    unsigned char wk0[3];
    union {
        unsigned char BYTE;
        struct {
            unsigned char :6;
            unsigned char AUDSRST:1;
            unsigned char RAME:1;
        } BIT;
    } SYSCR;
    unsigned char wk1[3];
}

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short :4;
        unsigned short MSTP27:1;
        unsigned short MSTP26:1;
        unsigned short MSTP25:1;
        unsigned short MSTP24:1;
        unsigned short :2;
        unsigned short MSTP21:1;
        unsigned short :1;
        unsigned short MSTP19:1;
        unsigned short MSTP18:1;
        unsigned short MSTP17:1;
        unsigned short MSTP16:1;
    } BIT;
} MSTCR1;
union {
    unsigned short WORD;
    struct {
        unsigned short :2;
        unsigned short MSTP13:1;
        unsigned short MSTP12:1;
        unsigned short :6;
        unsigned short MSTP5:1;
        unsigned short MSTP4:1;
        unsigned short MSTP3:1;
        unsigned short MSTP2:1;
        unsigned short :1;
        unsigned short MSTP0:1;
    } BIT;
} MSTCR2;
};
struct st_bsc {
    union {
        unsigned short WORD;
        struct {
            unsigned short :2;
            unsigned short MTURWE:1;
            unsigned short :5;
            unsigned short A3LG:1;
            unsigned short A2LG:1;
            unsigned short A1LG:1;
            unsigned short A0LG:1;
            unsigned short A3SZ:1;
            unsigned short A2SZ:1;
            unsigned short A1SZ:1;
            unsigned short A0SZ:1;
        } BIT;
    } BCR1;
};

```

```

union {
    unsigned short WORD;
    struct {
        unsigned short IW3:2;
        unsigned short IW2:2;
        unsigned short IW1:2;
        unsigned short IW0:2;
        unsigned short CW3:1;
        unsigned short CW2:1;
        unsigned short CW1:1;
        unsigned short CW0:1;
        unsigned short SW3:1;
        unsigned short SW2:1;
        unsigned short SW1:1;
        unsigned short SW0:1;
    } BIT;
} BCR2;
union {
    unsigned short WORD;
    struct {
        unsigned short W3:4;
        unsigned short W2:4;
        unsigned short W1:4;
        unsigned short W0:4;
    } BIT;
} WCR1;
union {
    unsigned short WORD;
    struct {
        unsigned short :12;
        unsigned short DSW:4;
    } BIT;
} WCR2;
};
struct st_dmac {
    union {
        unsigned short WORD;
        struct {
            unsigned short :6;
            unsigned short PR:2;
            unsigned short :5;
            unsigned short AE:1;
            unsigned short NMIF:1;
            unsigned short DME:1;
        } BIT;
    } DMAOR;
};

```

```

struct st_dmac0 {
    unsigned long SAR0;
    unsigned long DAR0;
    unsigned long DMATCR0;
    union {
        unsigned long LONG;
        struct {
            unsigned long :13;
            unsigned long RL:1;
            unsigned long AM:1;
            unsigned long AL:1;
            unsigned long DM:2;
            unsigned long SM:2;
            unsigned long RS:4;
            unsigned long :1;
            unsigned long DS:1;
            unsigned long TM:1;
            unsigned long TS:2;
            unsigned long IE:1;
            unsigned long TE:1;
            unsigned long DE:1;
        } BIT;
    } CHCR0;
};

struct st_dmac1 {
    unsigned long SAR1;
    unsigned long DAR1;
    unsigned long DMATCR1;
    union {
        unsigned long LONG;
        struct {
            unsigned long :13;
            unsigned long RL:1;
            unsigned long AM:1;
            unsigned long AL:1;
            unsigned long DM:2;
            unsigned long SM:2;
            unsigned long RS:4;
            unsigned long :1;
            unsigned long DS:1;
            unsigned long TM:1;
            unsigned long TS:2;
            unsigned long IE:1;
            unsigned long TE:1;
            unsigned long DE:1;
        } BIT;
    } CHCR1;
};

```

```

struct st_dmac2 {
    unsigned long SAR2;
    unsigned long DAR2;
    unsigned long DMATCR2;
    union {
        unsigned long LONG;
        struct {
            unsigned long :12;
            unsigned long RO:1;
            unsigned long :3;
            unsigned long DM:2;
            unsigned long SM:2;
            unsigned long RS:4;
            unsigned long :2;
            unsigned long TM:1;
            unsigned long TS:2;
            unsigned long IE:1;
            unsigned long TE:1;
            unsigned long DE:1;
        } BIT;
    } CHCR2;
};

struct st_dmac3 {
    unsigned long SAR3;
    unsigned long DAR3;
    unsigned long DMATCR3;
    union {
        unsigned long LONG;
        struct {
            unsigned long :11;
            unsigned long DI:1;
            unsigned long :4;
            unsigned long DM:2;
            unsigned long SM:2;
            unsigned long RS:4;
            unsigned long :2;
            unsigned long TM:1;
            unsigned long TS:2;
            unsigned long IE:1;
            unsigned long TE:1;
            unsigned long DE:1;
        } BIT;
    } CHCR3;
};

```



```

struct st_dtc {
    union {
        unsigned char BYTE;
        struct {
            unsigned char DTEA:8;
        } BIT;
    } DTEA;
    union {
        unsigned char BYTE;
        struct {
            unsigned char DTEB:8;
        } BIT;
    } DTEB;
    union {
        unsigned char BYTE;
        struct {
            unsigned char DTEC:8;
        } BIT;
    } DTEC;
    union {
        unsigned char BYTE;
        struct {
            unsigned char DTED:8;
        } BIT;
    } DTED;
    unsigned char wk0[2];
    union {
        unsigned short WORD;
        struct {
            unsigned short :5;
            unsigned short NMIF:1;
            unsigned short AE:1;
            unsigned short SWDTE:1;
            unsigned short DTVEC7:1;
            unsigned short DTVEC6:1;
            unsigned short DTVEC5:1;
            unsigned short DTVEC4:1;
            unsigned short DTVEC3:1;
            unsigned short DTVEC2:1;
            unsigned short DTVEC1:1;
            unsigned short DTVEC0:1;
        } BIT;
    } DTCSR;
}

```

```

/* struct DTC */
/* DTEA */
/* Byte Access */
/* Bit Access */
/* DTEA */
/* */
/* DTEB */
/* Byte Access */
/* Bit Access */
/* DTEB */
/* */
/* DTEC */
/* Byte Access */
/* Bit Access */
/* DTEC */
/* */
/* DTED */
/* Byte Access */
/* Bit Access */
/* DTED */
/* */
/* DTCSR */
/* Word Access */
/* Bit Access */
/* */
/* NMIF */
/* AE */
/* SWDTE */
/* DTVEC7 */
/* DTVEC6 */
/* DTVEC5 */
/* DTVEC4 */
/* DTVEC3 */
/* DTVEC2 */
/* DTVEC1 */
/* DTVEC0 */
/* */
/* */

```

```

unsigned short DTBR; /* DTBR */
unsigned char wk1[6]; /* */
union { /* DTEE */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char :2; /* */
        unsigned char DTEE5:1; /* DTEE5 */
        unsigned char :1; /* */
        unsigned char DTEE3:1; /* DTEE3 */
        unsigned char DTEE2:1; /* DTEE2 */
        unsigned char DTEE1:1; /* DTEE1 */
        unsigned char DTEE0:1; /* DTEE0 */
    } BIT; /* */
    } DTEE; /* */
unsigned char wk2[1]; /* */
union { /* DTEG */
    unsigned char BYTE; /* Byte Access */
    struct { /* Bit Access */
        unsigned char DTEG7:1; /* DTEG7 */
        unsigned char :7; /* */
    } BIT; /* */
    } DTEG; /* */
}; /* */
struct st_iic { /* struct IIC */
    union { /* SCRX */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char :2; /* */
            unsigned char IICX0:1; /* IICX0 */
            unsigned char IICE:1; /* IICE */
            unsigned char HNDS:1; /* HNDS */
            unsigned char :1; /* */
            unsigned char ICDRF0:1; /* ICDRF0 */
            unsigned char STOPIM:1; /* STOPIM */
        } BIT; /* */
        } SCRX; /* */
    unsigned char wk0[23]; /* */
    union { /* ICCRO */
        unsigned char BYTE; /* Byte Access */
        struct { /* Bit Access */
            unsigned char ICE:1; /* ICE */
            unsigned char IEIC:1; /* IEIC */
            unsigned char MST:1; /* MST */
            unsigned char TRS:1; /* TRS */
            unsigned char ACKE:1; /* ACKE */
            unsigned char BBSY:1; /* BBSY */
            unsigned char IRIC:1; /* IRIC */
            unsigned char SCP:1; /* SCP */
        } BIT; /* */
        } ICCRO; /* */
    }

```

```

union {
    unsigned char BYTE;
    struct {
        unsigned char ESTP:1;
        unsigned char STOP:1;
        unsigned char IRTR:1;
        unsigned char AASX:1;
        unsigned char AL:1;
        unsigned char AAS:1;
        unsigned char ADZ:1;
        unsigned char ACKB:1;
    } BIT;
} ICSRO;
unsigned char wk1[4];
union {
    unsigned char BYTE;
    struct {
        unsigned char ICDR:8;
    } BIT;
} ICDRO;
union {
    unsigned char BYTE;
    struct {
        unsigned char MLS:1;
        unsigned char WAIT:1;
        unsigned char CKS:3;
        unsigned char BC:3;
    } BIT;
} ICMRO;
};
struct st_hudi {
    union {
        unsigned short WORD;
        struct {
            unsigned short TS:4;
            unsigned short :12;
        } BIT;
    } SDIR;
    union {
        unsigned short WORD;
        struct {
            unsigned short :15;
            unsigned short SDTRF:1;
        } BIT;
    } SDSR;
    unsigned short SDDRH;
    unsigned short SDDRL;
};

```

```

#define P_SCI0 (*(volatile struct st_sci0 *)0xFFFF81A0) /* SCI0 Address */
#define P_SCI1 (*(volatile struct st_sci1 *)0xFFFF81B0) /* SCI1 Address */
#define P_SCI2 (*(volatile struct st_sci2 *)0xFFFF81C0) /* SCI2 Address */
#define P_SCI3 (*(volatile struct st_sci3 *)0xFFFF81D0) /* SCI3 Address */
#define P_MTU34 (*(volatile struct st_mtu34 *)0xFFFF8200) /* MTU34 Address */
#define P_MTU0 (*(volatile struct st_mtu0 *)0xFFFF8260) /* MTU0 Address */
#define P_MTU1 (*(volatile struct st_mtu1 *)0xFFFF8280) /* MTU1 Address */
#define P_MTU2 (*(volatile struct st_mtu2 *)0xFFFF82A0) /* MTU2 Address */
#define P_INTC (*(volatile struct st_intc *)0xFFFF8348) /* INTC Address */
#define P_PORTA (*(volatile struct st_porta *)0xFFFF8380) /* PORTA Address */
#define P_PORTB (*(volatile struct st_portb *)0xFFFF8390) /* PORTB Address */
#define P_PORTC (*(volatile struct st_portc *)0xFFFF8392) /* PORTC Address */
#define P_PORTD (*(volatile struct st_portd *)0xFFFF83A0) /* PORTD Address */
#define P_PORTE (*(volatile struct st_porte *)0xFFFF83B0) /* PORTE Address */
#define P_PORTF (*(volatile struct st_portf *)0xFFFF83B2) /* PORTF Address */
#define P_MTU (*(volatile struct st_mtu *)0xFFFF83C0) /* MTU Address */
#define P_CMT (*(volatile struct st_cmt *)0xFFFF83D0) /* CMT Address */
#define P_AD (*(volatile struct st_ad *)0xFFFF8420) /* A/D Address */
#define P_FLASH (*(volatile struct st_flash *)0xFFFF8580) /* FLASH Address */
#define P_UBC (*(volatile struct st_ubc *)0xFFFF8600) /* UBC Address */
#define P_WDT (*(volatile struct st_wdt *)0xFFFF8610) /* WDT Address */
#define P_STBY (*(volatile struct st_stby *)0xFFFF8614) /* STBY Address */
#define P_BSC (*(volatile struct st_bsc *)0xFFFF8620) /* BSC Address */
#define P_DMACH (*(volatile struct st_dmac *)0xFFFF86B0) /* DMACH Address */
#define P_DMACH0 (*(volatile struct st_dmac0 *)0xFFFF86C0) /* DMACH0 Address */
#define P_DMACH1 (*(volatile struct st_dmac1 *)0xFFFF86D0) /* DMACH1 Address */
#define P_DMACH2 (*(volatile struct st_dmac2 *)0xFFFF86E0) /* DMACH2 Address */
#define P_DMACH3 (*(volatile struct st_dmac3 *)0xFFFF86F0) /* DMACH3 Address */
#define P_DTC (*(volatile struct st_dtc *)0xFFFF8700) /* DTC Address */
#define P_IIC (*(volatile struct st_iic *)0xFFFF87F0) /* IIC Address */
#define P_HUDI (*(volatile struct st_hudi *)0xFFFF8A50) /* H-UDI Address */

```

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Sep.16.04	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.