Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is
 subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
 confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
 additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

SH-3, SH3-DSP SDRAM Interface SH7709S/SH7729R/SH7706/ SH7727

Application Note

Renesas 32-bit RISC Microcomputer SuperH[™] RISC engine Family/ SH7000 Series

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Preface

The SuperH[™] RISC engine microcomputer is new generation RISC microcomputer that provides high-performance operations using a RISC-type CPU. This microcomputer also incorporates peripheral functions required for system configuration and achieves low-power consumption that is essential for all microcomputer application devices.

This SH-3, SH3-DSP SDRAM Interface Application Notes can be used as a reference for user system hardware design.

This application notes provides examples of SH-3 and SH3-DSP microcomputer interface with external memory (SDRAM).

Note that although the operations of task examples provided in this application notes have been checked by Renesas Technology Corp., it is advised that user check the operation of these task examples prior to using the tasks in the user system.

Note: SuperH[™] is a registered trademark of Renesas Technology Corp.

Contents

Sec	tion 1	How to Use the Application Notes	
1.1		guration of SDRAM Interface Examples	1
Sec	tion 2	SDRAM Interface Examples	
2.1	SH770	09S/SH7729R/SH7706 to SDRAM Interface Examples	3
	2.1.1	SDRAM Direct Connection	3
	2.1.2	Power-On Sequence (SH7709S/SH7729R/SH7706)	4
	2.1.3	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	5
	2.1.4	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	7
	2.1.5	uPD45128163 (2 Mwords × 16 bits × 4 banks)	9
	2.1.6	uPD45128163 (2 Mwords × 16 bits × 4 banks)	11
	2.1.7	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	14
	2.1.8	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	16
	2.1.9	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)	19
2.2	SH772	27 SDRAM Interface Examples	21
	2.2.1	SDRAM Direct Connection	21
	2.2.2	Power-On Sequence (SH7727)	22
	2.2.3	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	23
	2.2.4	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	26
	2.2.5	uPD45128163 (2 Mwords × 16 bits × 4 banks)	28
	2.2.6	uPD45128163 (2 Mwords × 16 bits × 4 banks)	30
	2.2.7	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	32
	2.2.8	HM5225165B-B6 (4 Mwords ×16 bits × 4 banks)	34
	2.2.9	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)	

Section 1 How to Use the Application Notes

1.1 Configuration of SDRAM Interface Examples

The SDRAM interface examples in this application note consists of the following sections to describe the SDRAM interface method.

- SDRAM interface examples in this application note:
 - Bus state controller (BSC) settings
 This subsection describes the BSC settings when SDRAM is connected.
 - Interface circuit diagram
 This subsection shows SDRAM interface circuit examples.

Note that this application note describes the SDRAM interfaces based on the MCU and SDRAM types summarized below.

MCU	SDRAM*
SH7709S/SH7729R/SH7706	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)
	uPD45128163-A10 (2 Mwords × 16 bits × 4 banks)
	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)
	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)
SH7727	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)
	uPD45128163-A10 (2 Mwords × 16 bits × 4 banks)
	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)
	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)

Note: * Elpida Memory Inc. products.

Section 2 SDRAM Interface Examples

2.1 SH7709S/SH7729R/SH7706 to SDRAM Interface Examples

2.1.1 SDRAM Direct Connection

Synchronous DRAM can be selected via the $\overline{\text{CS}}$ signal, and can be connected to areas 2 and 3 of the physical address space in the SH7709S, SH7729R, or SH7706 by using common control signals such as $\overline{\text{RAS}}$. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 010, area 2 and area 3 can be used as the normal memory area and synchronous DRAM area, respectively. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 011, both areas 2 and 3 can be used as the synchronous DRAM area.

This LSI supports burst read/single write mode with burst length 1 as a synchronous DRAM operating mode. The data bus width can be selected as either 16 bits or 32 bits. In cache-fill/write-back cycles, 16-byte burst transfer is always performed. In write-through area write cycles or non-cacheable area read/write cycles, only one access is performed.

To connect this LSI to synchronous DRAM directly, the $\overline{RAS3L}(\overline{RASL})$, $\overline{RAS3U}(\overline{RASU})$, \overline{CASU} , \overline{CASU} , $\overline{CS2}$ or $\overline{CS3}$ and $\overline{CS3}$, are common to each area. In addition, the interface control signals other than CKE are valid and latched only when $\overline{CS2}$ or $\overline{CS3}$ is asserted. Accordingly, synchronous DRAM can be connected in parallel to multiple areas. The CKE signal is negated (brought low) only when self-refreshing is performed and the CKE signal is normally asserted (brought high).

The $\overline{RAS3L}(\overline{RASL})$, $\overline{RAS3U}(\overline{RASU})$, \overline{CASL} , and \overline{CASU} signal outputs are determined depending on whether the address is in the upper or lower 32 Mbytes of each area. If the address is in the upper 32-Mbyte area (area 2: H'0A0000000 to H'0BFFFFFF, area 3: H'0E0000000 to H'0FFFFFFF), $\overline{RAS3U}(\overline{RASU})$ and \overline{CASU} are output. If it is in the lower 32-Mbyte area (area 2: H'080000000 to H'09FFFFFF, area 3: H'0C0000000 to H'0DFFFFFF), $\overline{RAS3L}$ and \overline{CASL} are output. In refresh cycles and mode-register write cycles, $\overline{RAS3L}(\overline{RASL})$ and $\overline{RAS3U}(\overline{RASU})$ or \overline{CASU} and \overline{CASL} are output.

The RAS3L(RASL), RAS3U(RASU), CASL, CASU and RD/WR signals and specific address signals specify a command for synchronous DRAM. The synchronous DRAM commands are NOP, auto-refresh (REF), self-refresh (SELF), precharge all banks (PALL), row address strobe bank active (ACVT), read (READ), read with precharge (READA), write (WRIT), write with precharge (WRITA), and mode register setting (MRS).

Byte specification is performed by DQMUU, DQMUL, DQMLU, and DQMLL. A read/write is performed for the byte for which the corresponding DQM is low. In big-endian mode, DQMUU specifies an access to address 4n, and DQMLL specifies an access to address 4n + 3. In little-endian mode, DQMUU specifies an access to address 4n + 3, and DQMLL specifies an access to address 4n.

2.1.2 Power-On Sequence (SH7709S/SH7729R/SH7706)

To use the synchronous DRAM, specify modes after power-on. To initialize the synchronous DRAM correctly, first specify the bus state controller registers and then specify the synchronous DRAM mode register. When specifying the synchronous DRAM mode register, the address signal value is latched depending on the combination of \overline{RAS} , \overline{CAS} , and $\overline{RD/WR}$ signals. In this case, the bus state controller functions as follows. To write a designated value X to the DRAM mode register, write data to address H'FFFFD000 + X for area 2 of synchronous DRAM and write data to H'FFFFE000 + X for area 3 of synchronous DRAM. At this time, data written at addresses H'FFFFD000 + X and H'FFFFE000 + X is ignored and the DRAM mode register is written in byte units.

To specify burst read/single write, CAS latency as 1 to 3, sequential as lap type, and burst length as 1, write arbitrary data in byte units to the addresses listed below.

		Area 2	Area 3
32-bit bus width	CAS latency 1	H'FFFFD840	H'FFFFE840
	CAS latency 2	H'FFFFD880	H'FFFFE880
	CAS latency 3	H'FFFFD8C0	H'FFFFE8C0
		Area 2	Area 3
16-bit bus width	CAS latency 1	Area 2 H'FFFFD420	Area 3 H'FFFFE420
16-bit bus width	CAS latency 1 CAS latency 2		

By writing data to address H'FFFFD000 + X or address H'FFFFE000 + X, the precharge all banks command (PALL) is first issued at cycle TRp1, and a mode register write command is issued at the following cycle TMw1. The address signals when a mode register write command is issued are as follows.

32-bit bus width	A15 to A9	0000100 (Burst read and single write)
	A8 to A6	CAS latency
	A5	0 (Burst type = sequential)
	A4 to A2	000 (Burst length 1)
16-bit bus width	A14 to A8	0000100 (Burst read and single write)

Rev. 1.0, 07/03, page 4 of 38

A7 to A5	CAS latency
A4	0 (Burst type = sequential)
A3 to A1	000 (Burst length 1)

Before specifying the mode register, 100 µs of idle time (differs depending on the memory manufacturer) required for synchronous DRAM must be ensured after power-on. If the pulse width of the reset signal is longer than this idle time, the mode register can be specified immediately after power-on. In addition, dummy auto-refresh cycles must be executed for the number of times specified by the manufacturer (normally 8 times) or more. Dummy auto-refresh cycles are normally specified to be executed automatically during initializations after auto-refresh setting. However, to ensure execution of the auto-refresh cycles, the time intervals between refresh requests must be shortened while the dummy cycles are executed. Note that the auto-refresh cycles must be executed in order to initialize the synchronous DRAM internal address counter because the synchronous DRAM internal address counter cannot be initialized by a normal read or write access.

2.1.3 HM5264165F-B60 (1 Mword \times 16 bits \times 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5264165F-B60) are connected to area 3 of the SH7709S, SH7729R, or SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.1 lists the BSC register setting.

Note that the interface between the SDRAM and SH7709S, SH7729R or SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.1 BSC Register Settings (HM5264165F-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control registe	r 2	BCR2	H'3FF0	H'FFFFF62	16	H'3FB0
Wait state control i	egister 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control i	egister 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Memory control reg	gister	MCR	H'0000	H'FFFFFF68	16	H'5224
PCMCIA control re	gister	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer cont register	rol/status	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer cour	nter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time const	ant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh Count Reg	gister	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3	•		H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE440*
MCS0 control regis	ster	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regis	ster	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regis	ster	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control regis	ster	MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regis	ster	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regis	ster	MCSCR7	H'0000	H'FFFFF5E	16	Need not be set

Figure 2.1 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in the SDMR. The desired value can be set in the SDMR by writing any value in this address.




Figure 2.1 Interface between SDRAM (HM5264165F-B60) and SH7709S/SH7729R/SH7706

2.1.4 HM5264165F-B60 (1 Mword × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5264165F-B60) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.2 lists the BSC register settings. Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.2 BSC Register Settings (HM5264165TT-B60)

Register Name	Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2	BCR2	H'3FF0	H'FFFFF62	16	H'3FF0
Wait state control register 1	WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory control register	MCR	H'0000	H'FFFFF68	16	H'5224
DRAM control register	DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control register	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer counter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counte	r RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count register	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Bus control register 3	BCR3	H'0000	H'FFFFFF7E	16	Need not be set
Synchronous Area 2 DRAM mode	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE880*
MCS0 control register	MCSCR0	H'0000	H'FFFFF50	16	Need not be set
MCS1 control register	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register	MCSCR2	H'0000	H'FFFFF54	16	Need not be set
MCS3 control register	MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register	MCSCR4	H'0000	H'FFFFF58	16	Need not be set
MCS5 control register	MCSCR5	H'0000	H'FFFFF5A	16	Need not be set
MCS6 control register	MCSCR6	H'0000	H'FFFFF5C	16	Need not be set
MCS7 control register	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.2 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.

Rev. 1.0, 07/03, page 8 of 38

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.2 Interface between SDRAM (HM5264165TT-B60) and SH7709S/SH7729R/SH7706

2.1.5 **uPD45128163** (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (uPD45128163) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.3 lists the BSC register settings. Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 3.

Table 2.3 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control registe	r 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control registe	r 2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control i	egister 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control i	egister 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory register	control	MCR	H'0000	H'FFFFF68	16	H'522C
PCMCIA control re	gister	PCR	H'0000	H'FFFFF6C	16	Need not be set
Refresh timer cont register	rol/status	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer cour	nter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time const	ant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count regi	ster	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3	•		H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE440*
MCS0 control regis	ster	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regis	ster	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regis	ster	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control regis	ster	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regis	ster	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regis	ster	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.3 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.3 Interface between SDRAM (uPD45128163) and SH7709S/SH7729R/SH7706

2.1.6 **uPD45128163** (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (uPD45128163) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.4 lists the BSC register settings.

Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 3.

Table 2.4 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register	Bus control register 1		H'0000	H'FFFFFF60	16	H'0008
Bus control register	2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FF0
Wait state control re	egister 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control re	egister 2	WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory or register	control	MCR	H'0000	H'FFFFF68	16	H'522C
DRAM control regis	ter	DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control reg	gister	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer contro register	ol/status	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer count	er	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time consta	ant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count regis	ter	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Bus control register	3	BCR3	H'0000	H'FFFFFF7E	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3			H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE880*
MCS0 control regist	ter	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regist	ter	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regist	ter	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control regist	MCS3 control register		H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control regist	ter	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regist	ter	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regist	ter	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.4 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.

Rev. 1.0, 07/03, page 12 of 38

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.4 Interface between SDRAM (uPD45128163) and SH7709S/SH7729R/SH7706

2.1.7 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5225165B-B6) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.5 lists the BSC register settings.

Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.5 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control regis	ster 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control regis	ster 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory con register	trol	MCR	H'0000	H'FFFFF68	16	H'526C
PCMCIA control regist	er	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/s register	tatus	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant	counter	RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
DRAM mode	rea 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register A	rea 3	•		H'FFFFE000 to H'FFFFEFF	•	Write any value in address H'FFFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register	MCS3 control register		H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.5 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.5 Interface between SDRAM (HM5225165B-B6) and SH7709S/SH7729R/SH7706

2.1.8 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5225165B-B6) are connected to area 3 of the SH7709S/SH7729R/ SH7706, via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.6 lists the BSC register settings.

Note that the interface between SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.6 BSC Register Settings (HM5225165B-B6)

Register Name	Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2	BCR2	H'3FF0	H'FFFFF62	16	H'3FF0
Wait state control register 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control register 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory control register	MCR	H'0000	H'FFFFF68	16	H'526C
DRAM control register	DCR	H'0000	H'FFFFF6A	16	Need not be set
PCMCIA control register	PCR	H'0000	H'FFFFF6C	16	Need not be set
Refresh timer control/status register	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer counter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count register	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Bus control register 3	BCR3	H'0000	H'FFFFFF7E	16	Need not be set
Synchronous Area 2 DRAM mode	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register Area 3	_		H'FFFFE000 to H'FFFFEFF	-	Write any value in address H'FFFFE880*
MCS0 control register	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register	MCSCR3	H'0000	H'FFFFF56	16	Need not be set
MCS4 control register	MCSCR4	H'0000	H'FFFFF58	16	Need not be set
MCS5 control register	MCSCR5	H'0000	H'FFFFF5A	16	Need not be set
MCS6 control register	MCSCR6	H'0000	H'FFFFF5C	16	Need not be set
MCS7 control register	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.6 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.6 Interface between SDRAM (HM5225165B-B6) and SH7709S/SH7729R/SH7706

2.1.9 HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (HM5257165B-A6) is connected to area 3 of the SH7709S/SH7729R/SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.7 lists the BSC register settings.

Note that the interface between SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.7 BSC Register Settings (HM5257165B-A6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control registe	Bus control register 1		H'0000	H'FFFFFF60	16	H'0008
Bus control registe	er 2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control	register 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control	register 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory register	control	MCR	H'0000	H'FFFFF68	16	H'5274
PCMCIA control re	gister	PCR	H'0000	H'FFFFF6C	16	Need not be set
Refresh timer cont register	rol/status	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer cour	nter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time cons	tant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count regi	ster	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3	•		H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE440*
MCS0 control regis	ster	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regis	ster	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regis	ster	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control regis	MCS3 control register		H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control regis	ster	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regis	ster	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regis	ster	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.7 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1110.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.7 Interface between SDRAM (HM5257165B-A6) and SH7709S/SH7729R/SH7706

2.2 SH7727 SDRAM Interface Examples

2.2.1 SDRAM Direct Connection

Synchronous DRAM can be selected via the $\overline{\text{CS}}$ signal, and can be connected to areas 2 and 3 of the physical address space in the SH7727 by using common control signals such as $\overline{\text{RAS}}$. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 010, area 2 and area 3 can be used as the normal memory area and synchronous DRAM area, respectively. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 011, both areas 2 and 3 can be used as the synchronous DRAM area.

This LSI supports burst read/single write mode with burst length 1 as a synchronous DRAM operating mode. The data bus width can be selected as either 16 bits or 32 bits. In cache-fill/write-back cycles, 16-byte burst transfer is always performed. In write-through area write cycles or non-cacheable area read/write cycles, only one access is performed.

To connect this LSI to synchronous DRAM directly, the $\overline{RAS3}$, \overline{CAS} , RD/\overline{WR} , $\overline{CS2}$ or $\overline{CS3}$, DQMUU, DQMLU, DQMLU, DQMLL, and CKE signals are used as control signals. These interface control signals, except for $\overline{CS2}$ and $\overline{CS3}$, are common to each area. In addition, the interface control signals other than CKE are valid and latched only when $\overline{CS2}$ or $\overline{CS3}$ is asserted. Accordingly, synchronous DRAM can be connected in parallel to multiple areas. The CKE signal is negated (brought low) only when self-refreshing is performed and the CKE signal is normally asserted (brought high).

The RAS3, CAS and RD/WR signals and specific address signals specify a command for synchronous DRAM. The synchronous DRAM commands are NOP, auto-refresh (REF), self-refresh (SELF), precharge all banks (PALL), row address strobe bank active (ACVT), read (READ), read with precharge (READA), write (WRIT), write with precharge (WRITA), and mode register setting (MRS).

Byte specification is performed by DQMUU, DQMUL, DQMLU, and DQMLL. A read/write is performed for the byte for which the corresponding DQM is low. In big-endian mode, DQMUU specifies an access to address 4n, and DQMLL specifies an access to address 4n + 3. In little-endian mode, DQMUU specifies an access to address 4n + 3, and DQMLL specifies an access to address 4n.

2.2.2 Power-On Sequence (SH7727)

To use the synchronous DRAM, specify modes after power-on. To initialize the synchronous DRAM correctly, first specify the bus state controller registers and then specify the synchronous DRAM mode register. When specifying the synchronous DRAM mode register, the address signal value is latched depending on the combination of \overline{RAS} , \overline{CAS} , and $\overline{RD/WR}$ signals. In this case, the bus state controller functions as follows. To write a designated value X to the DRAM mode register, write data to address H'FFFFD000 + X for area 2 of synchronous DRAM and write data to H'FFFFE000 + X for area 3 of synchronous DRAM. At this time, data written at addresses H'FFFFD000 + X and H'FFFFE000 + X is ignored and the DRAM mode register is written in byte units.

To specify burst read/single write, CAS latency as 1 to 3, sequential as lap type, and burst length as 1, write arbitrary data in byte units to the addresses listed below.

		Area 2	Area 3
32-bit bus width	CAS latency 1	H'FFFFD840	H'FFFFE840
	CAS latency 2	H'FFFFD880	H'FFFFE880
	CAS latency 3	H'FFFFD8C0	H'FFFFE8C0
		Area 2	Area 3
16-bit bus width	CAS latency 1	Area 2 H'FFFFD420	Area 3 H'FFFFE420
16-bit bus width	CAS latency 1 CAS latency 2		

By writing data to address H'FFFFD000 + X or address H'FFFFE000 + X, the precharge all banks command (PALL) is first issued at cycle TRp1, and a mode register write command is issued at the following cycle TMw1. The address signals when a mode register write command is issued are as follows.

32-bit bus width	A15 to A9	0000100 (Burst read and single write)
	A8 to A6	CAS latency
	A5	0 (Burst type = sequential)
	A4 to A2	000 (Burst length 1)
16-bit bus width	A14 to A8	0000100 (Burst read and single write)
	A7 to A5	CAS latency
	A4	0 (Burst type = sequential)
	A3 to A1	000 (Burst length 1)

Before specifying the mode register, 100 µs of idle time (differs depending on the memory manufacturer) required for synchronous DRAM must be ensured after power-on. If the pulse width of the reset signal is longer than this idle time, the mode register can be specified immediately after power-on. In addition, dummy auto-refresh cycles must be executed for the number of times specified by the manufacturer (normally 8 times) or more. Dummy auto-refresh cycles are normally specified to be executed automatically during initializations after auto-refresh setting. However, to ensure execution of the auto-refresh cycles, the time intervals between refresh requests must be shortened while the dummy cycles are executed. Note that the auto-refresh cycles must be executed in order to initialize the synchronous DRAM internal address counter because the synchronous DRAM internal address counter cannot be initialized by a normal read or write access.

2.2.3 HM5264165F-B60 (1 Mword × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (HM5264165F-B60) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.8 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.8 BSC Register Settings (HM5264165F-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control registe	r 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control registe	r 2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control i	register 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control i	register 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory register	control	MCR	H'0000	H'FFFFF68	16	H'5224
PCMCIA control re	gister	PCR	H'0000	H'FFFFF6C	16	Need not be set
Refresh timer cont register	Refresh timer control/status register		H'0000	H'FFFFF6E	16	H'A508
Refresh timer cour	nter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time const	tant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count regi	ster	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3	•		H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE440*
MCS0 control regis	ster	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regis	ster	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regis	ster	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control regis	MCS3 control register		H'0000	H'FFFFFF56	16	Need not be set
MCS4 control regis	MCS4 control register		H'0000	H'FFFFFF58	16	Need not be set
MCS5 control regis	ster	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regis	ster	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regis	ster	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.8 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.8 Interface between SDRAM (HM5264165F-B60) and SH7727

2.2.4 HM5264165F-B60 (1 Mword × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5264165F-B60) are connected to area 3 of the SH7727 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.9 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.9 BSC Register Settings (HM5264165F-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2	2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FF0
Wait state control reg	gister 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control reg	gister 2	WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory coregister	ontrol	MCR	H'0000	H'FFFFF68	16	H'5224
DRAM Control Regis	ter	DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control regis	ster	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control register	Refresh timer control/status register		H'0000	H'FFFFF6E	16	H'A508
Refresh timer counte	r	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constar	nt counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count registe	er	RFCR	H'0000	H'FFFFFF74	16	Need not be set
DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register -	Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE880*
MCS0 control registe	er	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control registe	er	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control registe	er	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control registe	MCS3 control register		H'0000	H'FFFFFF56	16	Need not be set
MCS4 control registe	er	MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control registe	er	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control registe	er	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control registe	r	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.9 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.9 Interface between SDRAM (HM5264165F-B60) and SH7727

2.2.5 **uPD45128163** (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (uPD45128163) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.10 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Rev. 1.0, 07/03, page 28 of 38

Table 2.10 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2	2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control reg	gister 1	WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control reg	gister 2	WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory corregister	ontrol	MCR	H'0000	H'FFFFF68	16	H'522C
PCMCIA control regi	ster	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control register	/status	RTCSR	H'0000	H'FFFFF6E	16	H'A508
Refresh timer counte	r	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constar	nt counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count registe	er	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register -	Area 3			H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE440*
MCS0 control registe	er	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control registe	er	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control registe	er	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control registe	er	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control registe	er	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control registe	er	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.10 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.10 Interface between SDRAM (uPD45128163) and SH7727

2.2.6 **uPD45128163** (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (uPD45128163) are connected to area 3 of the SH7727 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.11 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.11 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control registe	er 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control registe	er 2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FF0
Wait state control	register 1	WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control	register 2	WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory register	control	MCR	H'0000	H'FFFFF68	16	H'522C
DRAM Control Re	gister	DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control re	egister	PCR	H'0000	H'FFFFF6C	16	Need not be set
Refresh timer cont register	Refresh timer control/status register		H'0000	H'FFFFF6E	16	H'A508
Refresh timer coul	nter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time cons	tant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count reg	ister	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3			H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE880*
MCS0 control regi	ster	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regi	ster	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regi	ster	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control regi	ster	MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control regi	ster	MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control regi	ster	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regi	ster	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regi		MCSCR7	H'0000	H'FFFFF5E	16	Need not be set

Figure 2.11 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.11 Interface between SDRAM (uPD45128163) and SH7727

2.2.7 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When a SDRAM (HM5225165B-B6) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.12 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Rev. 1.0, 07/03, page 32 of 38

Table 2.12 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register	1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register	2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control re	gister 1	WCR1	H'3FF3	H'FFFFF64	16	H'3FF3
Wait state control re	gister 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual Memory c register	ontrol	MCR	H'0000	H'FFFFF68	16	H'526C
PCMCIA control reg	ister	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer contro register	Refresh timer control/status register		H'0000	H'FFFFF6E	16	H'A508
Refresh timer counte	er	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time consta	nt counter	RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count regist	er	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3	•		H'FFFFE000 to H'FFFFEFF	•	Write any value in address H'FFFFE440*
MCS0 control registe	er	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control registe	er	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control registe	er	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control registe	MCS3 control register		H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control registe	er	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control registe	er	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control registe	er	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.12 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.12 Interface between SDRAM (HM5225165B-B6) and SH7727

2.2.8 HM5225165B-B6 (4 Mwords ×16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5225165B-B6) are connected to area 3 of the SH7727 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.13 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.13 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control registe	er 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control registe	er 2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FF0
Wait state control	register 1	WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control	register 2	WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory register	control	MCR	H'0000	H'FFFFF68	16	H'526C
DRAM Control Re	gister	DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control re	egister	PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer con register	Refresh timer control/status register		H'0000	H'FFFFF6E	16	H'A508
Refresh timer coul	nter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time cons	tant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count reg	ister	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode	Area 2	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register	Area 3			H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE880*
MCS0 control regi	ster	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control regi	ster	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control regi	ster	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control regi	ster	MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control regi	MCS4 control register		H'0000	H'FFFFFF58	16	Need not be set
MCS5 control regi	ster	MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control regi	ster	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control regi		MCSCR7	H'0000	H'FFFFF5E	16	Need not be set

Figure 2.13 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.13 Interface between SDRAM (HM5225165B-B6) and SH7727

2.2.9 HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (HM5257165B-A6) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.14 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Rev. 1.0, 07/03, page 36 of 38

Table 2.14 BSC Register Settings (HM5257165B-A6)

Register Name	Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1	BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2	BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control register 1	WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2	WCR2	H'FFFF	H'FFFFF66	16	H'FFDF
Individual memory control register	MCR	H'0000	H'FFFFFF68	16	H'5274
PCMCIA control register	PCR	H'0000	H'FFFFF6C	16	Need not be set
Refresh timer control/status register	RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter	RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter	RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count register	RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous Area 2 DRAM mode	SDMR	_	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
register Area 3	-		H'FFFFE000 to H'FFFFEFF		Write any value in address H'FFFFE440*
MCS0 control register	MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register	MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register	MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register	MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register	MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register	MCSCR5	H'0000	H'FFFFF5A	16	Need not be set
MCS6 control register	MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register	MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Figure 2.14 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1110.

^{*} In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.




Figure 2.14 Interface between SDRAM (HM5257165B-A6) and SH7727

SH-3, SH3-DSP SDRAM Interface Application Note (SH7709S/SH7729R/SH7706/SH7727)

Publication Date: 1st Edition, July 31, 2003 Published by: Sales Strategic Planning Div. Renesas Technology Corp.

Technical Documentation & Information Department Edited by:

Renesas Kodaira Semiconductor Co., Ltd.

SH-3, SH3-DSP SDRAM Interface SH7709S/SH7729R/SH7706/SH7727 Application Notes

