

RX630 Group

R01AN0591EJ0100

Rev.1.00

Dec 13, 2011

Interrupt Request Grouping (Level Detection Interrupt Requests)

Introduction

This application note describes the settings used to group interrupt requests when the RX630 SCI (serial communications interface) module is used.

Target Device

RX630 Group

This application note can also be used with other RX family microcontrollers that have the same I/O registers (peripheral unit control registers) as the RX630 Group products. Note, however, that since there are changes between devices, such as additional functionality in certain functions, these operations must be verified with the manual for the device actually used. When using the methods described in this application note, full testing in the actual user system is required.

Contents

1. Specifications	2
2. Conditions of Checking the Operation of the Software	3
3. Software Description	4
4. Sample Programs.....	21
5. Reference Documents.....	21

1. Specifications

Group interrupt operation, in which multiple interrupts are allocated to a single interrupt vector, is used when the SCI (serial communications interface) asynchronous serial transfer function is used. Figure 1.1 presents an overview of asynchronous serial reception using the group interrupt function and table 1.1 lists the peripheral function used and their uses.

1. SCI channels 0 and 2 are used.
2. The communication format is 8-bit data, 1 stop bit, no parity.
3. Reception operation consists of transferring the SCI receive data to an arbitrary receive buffer provided in advance on the receive data full interrupt.
4. For receive errors, the group interrupt function level detection interrupt group (group 12) is used to handle receive errors.




Figure 1.1 Overview of Asynchronous Serial Data Reception Using the Group Interrupt Function

Table 1.1 Peripheral Functions and their Uses

Peripheral Function	Use
Interrupt controller	<ul style="list-style-type: none"> • Peripheral function interrupts • Group interrupt function: Allocates multiple interrupts to a single interrupt vector. Here, a level detection interrupt group (group 12) is used. • Unit selection function: Not used • External pin interrupts: Not used • Software interrupts: Not used • DTC and DMAC control: Not used • Nonmaskable interrupts: Not used
SCI (serial communication)	<ul style="list-style-type: none"> • Channels used: channels 0 and 2 • Communication mode: Asynchronous communication mode • Interrupts: Receive data full interrupt (RXI) and receive error interrupt (ERI) • Transfer rate: 38,400 bps (PCLK = 50 MHz) • Data length: 8 bits • Stop bits: 1 stop bit • Parity: No parity

2. Conditions of Checking the Operation of the Software

The sample code described in this application note has been confirmed to run normally under the operating conditions given below.

Table 2.1 Operating Conditions

Item	Description
MCU	RX630 (R5F5630EDDFP)
Memory used for evaluation	Xin clock: 12 MHz Subclock: 32.768 kHz
Operating voltage	3.3 V
Integrated development environment	Version 4.09.00.007
C compiler	RX Standard Toolchain (V.1.0.1.0) C/C++ compiler package for RX family V.1.01.00 Compiler options: The default settings for the integrated development environment are used.
Operating mode	Single chip mode
Version of the sample code	Version 1.40
Board used	R0K505630C001BR

3. Software Description

In this application example, the SCI asynchronous serial transfer function is used with group interrupt operation with multiple interrupts allocated to a single vector.

3.1 Overview of Interrupt Controller Operation

The interrupt controller performs the following processing.

- Interrupt detection
- Interrupt enable/disable control
- Interrupt request source (CPU interrupt, DTC activation, DMAC activation) selection
- Interrupt priority discrimination

See the RX630 Group Hardware Manual Interrupt Controller (ICUb) for details on the interrupt controller.

Table 3.1 Interrupt Controller Overview

Item	Description	
Interrupts	Peripheral function interrupts	<ul style="list-style-type: none"> • Interrupts from peripheral modules • Interrupt detection: edge or level detection The detection method is fixed for each connected peripheral module. • Group interrupt function: Multiple interrupts are allocated to a single interrupt vector. Number of edge detection interrupt groups: 7 (groups 0 to 6) Number of level detection interrupt groups: 1 (group 12) • Unit selection function: Selects one of two interrupt requests. Number of units: 6
	External pin interrupts	<ul style="list-style-type: none"> • Interrupts from pins IRQ0 to IRQ15 • Number of factors: 16 • Interrupt detection: one of low level, falling edge, rising edge, or both edges can be selected for each factor. • Digital filter function: provided
	Software interrupts	<ul style="list-style-type: none"> • Interrupts due to register write operations • Number of factors: 1
	Interrupt priorities	The priority level is set with registers.
	High-speed interrupt function	Can speed up CPU interrupt handling Only one factor can be specified.
	DTC and DMAC control	The DTC and DMAC units can be started by interrupts.
Nonmaskable interrupts	NMI pin interrupts	<ul style="list-style-type: none"> • Interrupt from the NMI pin • Interrupt detection: falling edge or rising edge • Digital filter function: provided
	Oscillator stop detection	Interrupt issued when an oscillator stop event is detected
	WDT underflow/refresh error	Interrupt issued when the counter underflows in interval timer mode
	IWDT underflow/refresh error	Interrupt issued when the decrement counter underflows
	Voltage monitor 1 interrupt	Voltage monitor interrupt for voltage detection circuit 1 (LVD1)
	Voltage monitor 2 interrupt	Voltage monitor interrupt for voltage detection circuit 2 (LVD2)

3.2 Overview of Serial Communications Interface (SCI) Operation

In SCI asynchronous mode, characters, which consist of 1 start bit that indicates the start of communication, 1 stop bit that indicates the end of communication, and a character added to the data, are transmitted or received in single character units in serial communications while synchronizing operation. Since both the send and receive blocks are double buffered, data can be read or written while transmission is in progress.

In asynchronous serial communication, the communication line is normally held in the mark state (high level). The SCI module monitors the communication line and if it detects a space (low level), it sees that as a start bit and starts a serial communication operation.

A single character in serial communications starts with a start bit (low level) and then consists of data (LSB first, i.e. it starts with the low-order bit), a parity bit (high or low), and finally a stop bit (high level) in that order.

See the section on the serial communications interface (SCIdc, SCId) in the RX630 Group Hardware Manual for details on the SCI module.

Table 3.2 presents an overview of asynchronous communication.

Table 3.2 Overview of Asynchronous Serial Communication

Item	Description
Number of channels	13 channels (SCIdc: 12 channels + SCId: 1 channel)
Transfer rate	Any baud rate can be set using the built-in baud rate generator.
Clock sources	Internal clocks: PCLK, PCLK/4, PCLK/16, and PCLK/64 (PCLK: peripheral module clock) External clock: Clock signal input to the SCKn pin
Data format	Transfer data lengths: 7 or 8 bits Transmit stop bits: 1 or 2 stop bits Parity function: Even, odd, or no parity Transfer orders: LSB first or MSB first When an internal clock is selected for the baud rate generator: 100 to 1,562,500 bps (when PCLK = 50 MHz) When a external clock is selected: Up to 781,250 bps (when PCLK = 50 MHz)
Error detection	Parity, overrun, and framing errors can be detected
Interrupt requests	Transmit data empty interrupt (TXI) Receive data full interrupt (RXI) Receive error interrupt (ERI) Transmit complete interrupt (TEI)
Clock source selection	Either an internal or an external clock can be selected.

3.3 Operational Overview

Table 3.3 lists the settings and conditions for the SCI communication function as used in this application example. Figure 3.1 shows the timing for this operation.

Table 3.3 SCI Settings and Conditions

Channels used	SCI0, SCI2
Communication mode	Asynchronous mode
Interrupts	<ul style="list-style-type: none"> Receive data full interrupt (RXI) Receive error interrupt (ERI)
Transfer rate	38,400 bps (PCLK = 50 MHz)
Data length	8 bits of data
Stop bits	One stop bit
Parity	None

Reception operation example




Figure 3.1 Operation Timing

3.4 File Structure

Table 3.4 lists the files used in the sample code.

Table 3.4 File Structure

File Name	Function	Notes
main_int_req_grouping.c	<ul style="list-style-type: none"> • The main processing • Interrupt grouping control related processing • SCI interrupt processing 	
dbsrc.c	B and R section settings	File automatically generated by the IDE
intprg.c	Interrupt handling (The SCI interrupt handler, which is used by this program, has been removed from this file.)	File automatically generated by the IDE
resetprg.c	Reset handling	File automatically generated by the IDE
sbrk.c	sbrk() function	File automatically generated by the IDE
vecttbl.c	Vector table related processing	File automatically generated by the IDE to which option and memory settings have been added
iodefine.h	I/O register related header file	
lowsrc.h	I/O streams related header file	File automatically generated by the IDE
sbrk.h	sbrk() function header file	File automatically generated by the IDE
stacksct.h	Stack area header file	File automatically generated by the IDE
typedefine.h	Integer type definitions header file	File automatically generated by the IDE
vect.h	Vector table related header file	File automatically generated by the IDE

3.5 Constants

Table 3.5 lists the constants used by the sample code.

Table 3.5 Constants Used in the Sample Code

Constant	Set Value	Description
None		

3.6 Variables

Table 3.6 lists the global variables.

Table 3.6 Global Variables

Type	Name	Description	Functions Where Used
unsigned char	RcvBuf0[256]	Array for storing SCI0 receive data	main, SCI0_Receive
unsigned char	RcvBuf2[256]	Array for storing SCI2 receive data	main, SCI2_Receive
unsigned char	RcvCount0	Pointer to array for storing SCI0 receive data	main, SCI0_Receive
unsigned char	RcvCount2	Pointer to array for storing SCI2 receive data	main, SCI2_Receive

3.7 Functions

Table 3.7 lists the functions defined in the sample code.

Table 3.7 Functions

Function Name	Overview
mcu_init	CPU initialization
clock_setting	CPU clock settings
peripheral_init	Peripheral function initialization
SCI_init	Serial communications interface (SCI) related initialization
SCI0_Receive	Serial communications interface (SCI0) reception processing
SCI2_Receive	Serial communications interface (SCI2) reception processing
Int_SCI0_RXI0	Serial communications interface (SCI0) receive interrupt handling
Int_SCI2_RXI2	Serial communications interface (SCI2) receive interrupt handling

3.8 Function Specifications

This section lists the specifications of the functions in the sample code.

Name	mcu_init
Overview	CPU initialization
Header	Iodefine.h
Declaration	void mcu_init(void)
Description	Sets the CPU clock
Arguments	None
Return values	None
Notes	

Name	clock_setting
Overview	Sets the CPU clock.
Header	Iodefine.h
Declaration	void clock_setting(void)
Description	<ul style="list-style-type: none"> • Stops the subclock oscillator. • Stops the high-speed clock oscillator. • Sets the oscillator stabilization time for the main clock oscillator to 131,072 cycles. • Sets the PLL oscillator stabilization time to 4,194,304 cycles. • Sets the PLL frequency multiplier to 16x. • Sets the main clock oscillator to the operating state. • Sets the PLL circuit to the operating state. • Sets the system clock to divided by 2, the FlashIF clock to divided by 4, the external bus clock to divided by 4, and the peripheral module clock to divided by 4. • Sets the clock source to be the PLL circuit.
Arguments	None
Return values	None
Notes	

Name	peripheral_init
Overview	Peripheral function initialization
Header	Iodefine.h
Declaration	void peripheral_init(void)
Description	Initializes SCI related items.
Arguments	None
Return values	None
Notes	

Name	SCI_init
Overview	Serial communications interface (SCI) related initialization
Header	Iodefine.h
Declaration	void SCI_init(void)
Description	<ul style="list-style-type: none"> • Clears the SCI0 module stop state. • Clears the SCI2 module stop state. • Pin settings: Sets the P20 (TxD0) and P21 (RxDO) pins to function as SCI0 pins. • Pin settings: Sets the P50 (TxD2) and P52 (RxD2) pins to function as SCI2 pins. • Disables SCI0 serial reception operation (RE) and also disables serial transmission operation (TE). • Sets the SCI0 clock to PCLK, disables multiprocessor communication functions, and sets SCI0 to 1 stop bit, no parity, 8-bit data, transmit/receive, asynchronous mode operation. • Sets the SCI0 smart card selection to serial communications interface mode. • Sets the SCI0 baud rate to 38,400 bps. • Disables SCI2 serial reception operation (RE) and also disables serial transmission operation (TE). • Sets the SCI2 clock to PCLK, disables multiprocessor communication functions, and sets SCI2 to 1 stop bit, no parity, 8-bit data, transmit/receive, asynchronous mode operation. • Sets the SCI2 smart card selection to serial communications interface mode. • Sets the SCI2 baud rate to 38,400 bps. • Sets the SCI serial reception error interrupt grouping interrupt level to level 1. • Sets the SCI0 reception interrupt grouping interrupt level to level 1. • Sets the SCI2 reception interrupt grouping interrupt level to level 1. • Sets SCI0 to internal clock operation, and the clock I/O pin to be an I/O port. Disables the TEI interrupt, enables serial reception operation, disables serial transmission operation, enables the RXI and ERI interrupts, and disables the TXI interrupt. • Sets SCI2 to internal clock operation, and the clock I/O pin to be an I/O port. Disables the TEI interrupt, enables serial reception operation, disables serial transmission operation, enables the RXI and ERI interrupts, and disables the TXI interrupt.
Arguments	None
Return values	None
Notes	

Name	SCI0_Receive
Overview	Serial communications interface (SCI0) reception processing
Header	Iodefine.h
Declaration	void SCI0_Receive(void)
Description	<ul style="list-style-type: none"> • Stores the SCI0 receive data in a receive buffer. • Updates the receive pointer.
Arguments	None
Return values	None
Notes	

Name	SCI2_Receive
Overview	Serial communications interface (SCI2) reception processing
Header	Iodefine.h
Declaration	void SCI2_Receive(void)
Description	<ul style="list-style-type: none"> • Stores the SCI2 receive data in a receive buffer. • Updates the receive pointer.
Arguments	None
Return values	None
Notes	

Name	Int_SCI0_RXI0
Overview	Serial communications interface (SCI0) receive interrupt handling
Header	None
Declaration	void Int_SCI0_RXI0(void)
Description	Performs the serial communications interface (SCI0) reception processing.
Arguments	None
Return values	None
Notes	

Name	Int_SCI0_RXI2
Overview	Serial communications interface (SCI2) receive interrupt handling
Header	None
Declaration	void Int_SCI0_RXI2(void)
Description	Performs the serial communications interface (SCI2) reception processing.
Arguments	None
Return values	None
Notes	

3.9 Flowcharts

3.9.1 Main Processing

Figure 3.2 shows the main processing flowchart.




Figure 3.2 Main Processing

3.9.2 CPU Initialization

Figure 3.3 shows the flowchart for CPU initialization.




Figure 3.3 CPU Initialization

3.9.3 CPU Clock Settings

Figure 3.4 shows the flowchart for the CPU clock settings.




Figure 3.4 CPU Clock Settings

3.9.4 Peripheral Function Initialization

Figure 3.5 shows the flowchart for the peripheral function initialization.




Figure 3.5 Peripheral Function Initialization

3.9.5 Serial Communications Interface (SCI) Related Initialization

Figures 3.6 and 3.7 show the flowcharts for serial communications interface (SCI) related initialization.




Figure 3.6 Peripheral Function Initialization (1)




Figure 3.7 Peripheral Function Initialization (2)

3.9.6 Serial Communications Interface (SCI0) Reception Processing

Figure 3.8 shows the flowchart for serial communications interface (SCI0) reception processing.




Figure 3.8 Serial Communications Interface (SCI0) Reception Processing

3.9.7 Serial Communications Interface (SCI2) Reception Processing

Figure 3.9 shows the flowchart for serial communications interface (SCI2) reception processing.




Figure 3.9 Serial Communications Interface (SCI2) Reception Processing

3.9.8 Serial Communications Interface (SCI0) Receive Interrupt Handling

Figure 3.10 shows the flowchart for serial communications interface (SCI0) receive interrupt handling.




Figure 3.10 Serial Communications Interface (SCI0) Receive Interrupt Handling

3.9.9 Serial Communications Interface (SCI2) Receive Interrupt Handling

Figure 3.11 shows the flowchart for serial communications interface (SCI2) receive interrupt handling.




Figure 3.11 Serial Communications Interface (SCI2) Receive Interrupt Handling

4. Sample Programs

The sample program can be downloaded from the Renesas Electronics Web site.

5. Reference Documents

- RX630 Group User's Manual: Hardware, Rev.1.00
(The latest version can be downloaded from the Renesas Electronics Web site.)
- Technical Updates/Technical News
(The latest information can be downloaded from the Renesas Electronics Web site.)
- C Compiler Manual
RX Family C/C++ Compiler Package User's Manual V.1.0.1.0
(The latest version can be downloaded from the Renesas Electronics Web site.)

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.
When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 LuJiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886 2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F, Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Gangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141