

RX62T Group, RX63T Group

Differences between RX62T Group and RX63T Group
(144, 120, 112, and 100-Pin Versions)

R01AN1530EJ0101

Rev.1.01

Jan. 08, 2018

Abstract

This application note provides reference information on the differences between RX62T Group and RX63T Group microcontrollers.

Products

RX62T Group, RX63T Group

Contents

1.	Switching from the RX62T Group to the RX63T Group	3
1.1	Newly Added Functions	3
1.2	Eliminated Functions.....	3
1.3	Modified Functions.....	4
1.3.1	Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions.....	4
1.3.2	Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller.....	4
1.4	Compatible Functions	4
2.	Description of Differences	5
2.1	Differences in Functions and Specifications	5
3.	Reference Documents.....	43

1. Switching from the RX62T Group to the RX63T Group

The RX62T Group and RX63T Group are not interchangeable devices. Therefore, care must be exercised when switching to the RX63T Group. For details, see section 2., Description of Differences, as well as RX62T Group—User’s Manual: Hardware and RX63T Group—User’s Manual: Hardware.

1.1 Newly Added Functions

- (1) Software reset
- (2) Cold start/warm start determination function
- (3) Option-setting memory
- (4) Low-speed clock oscillator (LOCO)
- (5) Clock frequency accuracy checker (CAC)
- (6) Register write protection function
- (7) DMA controller (DMACA)
- (8) Multi-function pin controller (MPC)
- (9) USB 2.0 host/function module (USBa)
- (10) D/A converter (DAa)
- (11) Data operation circuit (DOC)

1.2 Eliminated Functions

- (1) MD1 pin (mode 1 pin), MDE pin (endian selection pin)
- (2) MD1 pin and MDE pin status flags (MD1 and MDE in MDMONR)
- (3) Mode status register (MDSR)
- (4) Standby timer select bits (STS4 to STS0 in SBYCR)
- (5) Deep standby wait control register (DPSWCR)
- (6) LIN module (LIN)

1.3 Modified Functions

1.3.1 Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions

- (1) MCU operation mode entry methods: MD pin eliminated and added.
- (2) Endian determination method: Bits MDE2 to MDE0 in MDES
- (3) Clock oscillator circuit: Low-speed clock oscillator (LOCO) startup, PLL frequency division, and oscillation stop detection added, etc.
- (4) Voltage detection circuit: Key code register eliminated, voltage detection conditions added, etc.
- (5) Low power consumption functions: Oscillation settling time modified, etc.
- (6) Interrupt controller (ICUb): Group interrupts, etc.
- (7) Buses: Peripheral bus update, bus priority added, etc.
- (8) Data transfer controller (DTCa): Maximum transfer count changed, etc.
- (9) I/O ports: Modifications to multi-function pin controller, etc.
- (10) Multi-function timer pulse unit 3 (MTU3): Base clock changed from ICLK to PCLKA.
- (11) Port output enable 3 (POE3): Register added.
- (12) General PWM timer (GPT): Base clock changed from ICLK to PCLKA, register added.
- (13) Watchdog timer (WDT): 8-bit → 14-bit, Operation mode eliminated, etc.
- (14) Independent watchdog timer (IWDT): Window function added.
- (15) I²C bus interface (RIIC): ICR eliminated, usage notes.
- (16) CAN module: CCLKS bit added in BCR, etc.
- (17) Serial peripheral interface (RSPI): Number of channels increased from 1 to 2, register eliminated (SPDCR.SLSEL), etc.
- (18) 12-bit A/D converter (S12ADB): Registers changed, etc.
- (19) 10-bit A/D converter (ADA): Changed from 12 channels to 20 channels, registers changed, etc.
- (20) ROM (flash memory for code storage): Block and write units modified, etc.
- (21) E2 Data flash: Block and write units modified, etc.

1.3.2 Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller

- (1) Serial communications interfaces (SCIc and SCId): ERIs are group interrupts.

1.4 Compatible Functions

- (1) Compare match timer (CMT)
- (2) CRC calculator (CRC)

2. Description of Differences

2.1 Differences in Functions and Specifications

Tables 2.1 to 2.31 list the differences in functions and specifications.

Table 2.1 Differences in Functions and Specifications (1)

Item		RX62T Group	RX63T Group																																																																								
Memory	ROM/RAM	<ul style="list-style-type: none"> Memory configurations <table border="1"> <tr> <td>ROM/RAM capacity</td> <td>64 KB / 8 KB</td> </tr> <tr> <td></td> <td>128 KB / 8 KB</td> </tr> <tr> <td></td> <td>256 KB / 16 KB</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>—</td> </tr> </table> 	ROM/RAM capacity	64 KB / 8 KB		128 KB / 8 KB		256 KB / 16 KB		—		—	<ul style="list-style-type: none"> Memory configurations <table border="1"> <tr> <td>ROM/RAM capacity</td> <td>—</td> </tr> <tr> <td></td> <td>—</td> </tr> <tr> <td></td> <td>256 KB / 24 KB</td> </tr> <tr> <td></td> <td>384 KB / 32 KB</td> </tr> <tr> <td></td> <td>512 KB / 48 KB</td> </tr> </table> 	ROM/RAM capacity	—		—		256 KB / 24 KB		384 KB / 32 KB		512 KB / 48 KB																																																				
	ROM/RAM capacity	64 KB / 8 KB																																																																									
	128 KB / 8 KB																																																																										
	256 KB / 16 KB																																																																										
	—																																																																										
	—																																																																										
ROM/RAM capacity	—																																																																										
	—																																																																										
	256 KB / 24 KB																																																																										
	384 KB / 32 KB																																																																										
	512 KB / 48 KB																																																																										
MCU operating modes	Operating modes	<ul style="list-style-type: none"> Mode entry <table border="1"> <tr> <td>MD1</td> <td>MD0</td> <td>Operating mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>SCI boot mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>Single-chip mode</td> </tr> </table> Operating mode selection <table border="1"> <tr> <td colspan="2">SYSCRO register</td> <td rowspan="3">Operating mode</td> </tr> <tr> <td colspan="2">ROME</td> </tr> <tr> <td>0</td> <td>Single-chip mode</td> </tr> <tr> <td>1</td> <td>Single-chip mode</td> <td></td> </tr> </table> Endian selection <ul style="list-style-type: none"> MDE pins MDE pin = 0: Little-endian MDE pin = 1: Big-endian 	MD1	MD0	Operating mode	0	1	SCI boot mode	1	1	Single-chip mode	SYSCRO register		Operating mode	ROME		0	Single-chip mode	1	Single-chip mode		<ul style="list-style-type: none"> Mode entry <table border="1"> <tr> <td>MD</td> <td>P00</td> <td>Operating mode</td> </tr> <tr> <td>High</td> <td>—</td> <td>Single-chip mode</td> </tr> <tr> <td rowspan="3">Low</td> <td>Low</td> <td>Boot mode</td> </tr> <tr> <td rowspan="2">High</td> <td>USB boot mode</td> </tr> <tr> <td>User boot mode</td> </tr> </table> Operating mode selection <table border="1"> <tr> <td colspan="2">SYSCRO register</td> <td rowspan="4">Operating mode</td> </tr> <tr> <td>ROME</td> <td>EXBE</td> </tr> <tr> <td>0</td> <td>0</td> <td>Single-chip mode, User boot mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>Single-chip mode, User boot mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>On-chip ROM disabled extended mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>On-chip ROM enabled extended mode</td> </tr> </table> Endian selection <ul style="list-style-type: none"> MDEB.MDE[2:0] or MDES.MDE[2:0] MDE[2:0] = 111b: Little-endian MDE[2:0] = 000b: Big-endian 	MD	P00	Operating mode	High	—	Single-chip mode	Low	Low	Boot mode	High	USB boot mode	User boot mode	SYSCRO register		Operating mode	ROME	EXBE	0	0	Single-chip mode, User boot mode	1	0	Single-chip mode, User boot mode	0	1	On-chip ROM disabled extended mode	1	1	On-chip ROM enabled extended mode																								
	MD1	MD0	Operating mode																																																																								
0	1	SCI boot mode																																																																									
1	1	Single-chip mode																																																																									
SYSCRO register		Operating mode																																																																									
ROME																																																																											
0	Single-chip mode																																																																										
1	Single-chip mode																																																																										
MD	P00	Operating mode																																																																									
High	—	Single-chip mode																																																																									
Low	Low	Boot mode																																																																									
	High	USB boot mode																																																																									
		User boot mode																																																																									
SYSCRO register		Operating mode																																																																									
ROME	EXBE																																																																										
0	0		Single-chip mode, User boot mode																																																																								
1	0		Single-chip mode, User boot mode																																																																								
0	1	On-chip ROM disabled extended mode																																																																									
1	1	On-chip ROM enabled extended mode																																																																									
Registers/bits	Registers/bits	<ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr> <td>b0</td> <td>MD0</td> <td>MD0 pin status flag</td> </tr> <tr> <td>b1</td> <td>MD1</td> <td>MD1 pin status flag</td> </tr> <tr> <td>b7</td> <td>MDE</td> <td>MDE pin status flag</td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit) Note: Value is 1 when read.</td> </tr> </table> Mode status register (MDSR) <table border="1"> <tr> <td>b0</td> <td>IROM</td> <td>On-chip ROM startup status flag</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit) Note: Value is 1 when read.</td> </tr> <tr> <td>b4</td> <td>BOTS</td> <td>Boot mode startup flag</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> System control register0 (SYSCRO) <table border="1"> <tr> <td>b0</td> <td>ROME</td> <td>On-chip ROM enable bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b8</td> <td>KEY[7:0]</td> <td>SYSCRO Key code</td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> 	b0	MD0	MD0 pin status flag	b1	MD1	MD1 pin status flag	b7	MDE	MDE pin status flag	b15	—	(Reserved bit) Note: Value is 1 when read.	b0	IROM	On-chip ROM startup status flag	b3	—	(Reserved bit) Note: Value is 1 when read.	b4	BOTS	Boot mode startup flag	b5	—	(Reserved bit)	b0	ROME	On-chip ROM enable bit	b1	—	(Reserved bit)	b8	KEY[7:0]	SYSCRO Key code	b15	—	(Reserved bit)	<ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr> <td>b0</td> <td>MD</td> <td>MD pin status flag</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit) Note: Value is 0 when read.</td> </tr> </table> Mode status register (MDSR) <table border="1"> <tr> <td>b0</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit) Note: Value is 0 when read.</td> </tr> <tr> <td>b4</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>UBTS</td> <td>User boot mode startup flag</td> </tr> </table> System control register0 (SYSCRO) <table border="1"> <tr> <td>b0</td> <td>ROME</td> <td>On-chip ROM enable bit</td> </tr> <tr> <td>b1</td> <td>EXBE</td> <td>External bus enable bit</td> </tr> <tr> <td>b8</td> <td>KEY[7:0]</td> <td>SYSCRO Key code</td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> 	b0	MD	MD pin status flag	b1	—	(Reserved bit)	b7	—	(Reserved bit)	b15	—	(Reserved bit) Note: Value is 0 when read.	b0	—	(Reserved bit)	b3	—	(Reserved bit) Note: Value is 0 when read.	b4	—	(Reserved bit)	b5	UBTS	User boot mode startup flag	b0	ROME	On-chip ROM enable bit	b1	EXBE	External bus enable bit	b8	KEY[7:0]	SYSCRO Key code	b15	—	(Reserved bit)
	b0	MD0	MD0 pin status flag																																																																								
b1	MD1	MD1 pin status flag																																																																									
b7	MDE	MDE pin status flag																																																																									
b15	—	(Reserved bit) Note: Value is 1 when read.																																																																									
b0	IROM	On-chip ROM startup status flag																																																																									
b3	—	(Reserved bit) Note: Value is 1 when read.																																																																									
b4	BOTS	Boot mode startup flag																																																																									
b5	—	(Reserved bit)																																																																									
b0	ROME	On-chip ROM enable bit																																																																									
b1	—	(Reserved bit)																																																																									
b8	KEY[7:0]	SYSCRO Key code																																																																									
b15	—	(Reserved bit)																																																																									
b0	MD	MD pin status flag																																																																									
b1	—	(Reserved bit)																																																																									
b7	—	(Reserved bit)																																																																									
b15	—	(Reserved bit) Note: Value is 0 when read.																																																																									
b0	—	(Reserved bit)																																																																									
b3	—	(Reserved bit) Note: Value is 0 when read.																																																																									
b4	—	(Reserved bit)																																																																									
b5	UBTS	User boot mode startup flag																																																																									
b0	ROME	On-chip ROM enable bit																																																																									
b1	EXBE	External bus enable bit																																																																									
b8	KEY[7:0]	SYSCRO Key code																																																																									
b15	—	(Reserved bit)																																																																									
Resets	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td rowspan="10">Reset types</td> <td>Pin reset</td> </tr> <tr> <td>Power-on reset</td> </tr> <tr> <td>Voltage monitoring reset</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> <tr> <td>Deep software standby reset</td> </tr> <tr> <td>Independent watchdog timer reset</td> </tr> <tr> <td>Watchdog timer reset</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> </table> 	Reset types	Pin reset	Power-on reset	Voltage monitoring reset	—	—	Deep software standby reset	Independent watchdog timer reset	Watchdog timer reset	—	—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td rowspan="10">Reset types</td> <td>Pin reset</td> </tr> <tr> <td>Power-on reset</td> </tr> <tr> <td>Voltage monitoring 0 reset</td> </tr> <tr> <td>Voltage monitoring 1 reset</td> </tr> <tr> <td>Voltage monitoring 2 reset</td> </tr> <tr> <td>Deep software standby reset</td> </tr> <tr> <td>Independent watchdog timer reset</td> </tr> <tr> <td>Watchdog timer reset</td> </tr> <tr> <td>Software reset</td> </tr> <tr> <td>Extended function</td> <td>Cold start/warm start determination function</td> </tr> </table> 	Reset types	Pin reset	Power-on reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset	Deep software standby reset	Independent watchdog timer reset	Watchdog timer reset	Software reset	Extended function	Cold start/warm start determination function																																																	
	Reset types	Pin reset																																																																									
Power-on reset																																																																											
Voltage monitoring reset																																																																											
—																																																																											
—																																																																											
Deep software standby reset																																																																											
Independent watchdog timer reset																																																																											
Watchdog timer reset																																																																											
—																																																																											
—																																																																											
Reset types	Pin reset																																																																										
	Power-on reset																																																																										
	Voltage monitoring 0 reset																																																																										
	Voltage monitoring 1 reset																																																																										
	Voltage monitoring 2 reset																																																																										
	Deep software standby reset																																																																										
	Independent watchdog timer reset																																																																										
	Watchdog timer reset																																																																										
	Software reset																																																																										
	Extended function	Cold start/warm start determination function																																																																									
Registers/bits	<ul style="list-style-type: none"> Reset status register (RSTSR) <table border="1"> <tr> <td>b0</td> <td>PORF</td> <td>Power-on reset flag</td> </tr> <tr> <td>b1</td> <td>LVD1F</td> <td>LVD1 detect flag</td> </tr> <tr> <td>b2</td> <td>LVD2F</td> <td>LVD2 detect flag</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>DPSRSTF</td> <td>Deep software standby reset flag</td> </tr> </table> 	b0	PORF	Power-on reset flag	b1	LVD1F	LVD1 detect flag	b2	LVD2F	LVD2 detect flag	b3	—	(Reserved bit)	b7	DPSRSTF	Deep software standby reset flag	<ul style="list-style-type: none"> Reset status register 0 (RSTSR0) <table border="1"> <tr> <td>b0</td> <td>PORF</td> <td>Power-on reset detect flag</td> </tr> <tr> <td>b1</td> <td>LVD0RF</td> <td>Voltage monitoring 0 reset detect flag</td> </tr> <tr> <td>b2</td> <td>LVD1RF</td> <td>Voltage monitoring 1 reset detect flag</td> </tr> <tr> <td>b3</td> <td>LVD2RF</td> <td>Voltage monitoring 2 reset detect flag</td> </tr> <tr> <td>b7</td> <td>DPSRSTF</td> <td>Deep software standby reset flag</td> </tr> </table> 	b0	PORF	Power-on reset detect flag	b1	LVD0RF	Voltage monitoring 0 reset detect flag	b2	LVD1RF	Voltage monitoring 1 reset detect flag	b3	LVD2RF	Voltage monitoring 2 reset detect flag	b7	DPSRSTF	Deep software standby reset flag																																											
b0	PORF	Power-on reset flag																																																																									
b1	LVD1F	LVD1 detect flag																																																																									
b2	LVD2F	LVD2 detect flag																																																																									
b3	—	(Reserved bit)																																																																									
b7	DPSRSTF	Deep software standby reset flag																																																																									
b0	PORF	Power-on reset detect flag																																																																									
b1	LVD0RF	Voltage monitoring 0 reset detect flag																																																																									
b2	LVD1RF	Voltage monitoring 1 reset detect flag																																																																									
b3	LVD2RF	Voltage monitoring 2 reset detect flag																																																																									
b7	DPSRSTF	Deep software standby reset flag																																																																									

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.2 Differences in Functions and Specifications (2)

Item		RX62T Group	RX63T Group																																																
Resets	Registers/ bits	—	<ul style="list-style-type: none"> Reset status register 1 (RSTSR1) Reset status register 2 (RSTSR2) 																																																
		<ul style="list-style-type: none"> Reset control/status register (RSTCSR) 	—																																																
Option-setting memory	Registers/ bits	—	<ul style="list-style-type: none"> Software reset register (SWRR) Option function select register 0 (OFS0) Option function select register 1 (OFS1) Endian select register S (MDES) Endian select register B (MDEB) 																																																
		—	—																																																
Voltage detection circuit	Functions	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Voltage detection types</td> <td style="text-align: center;">—</td> </tr> <tr> <td></td> <td>Voltage detection circuit 1: Vdet1</td> </tr> <tr> <td></td> <td>Voltage detection circuit 2: Vdet2</td> </tr> <tr> <td>Voltage detection conditions</td> <td style="text-align: center;">—</td> </tr> <tr> <td></td> <td>Voltage drops past Vdetx.</td> </tr> <tr> <td>Processing at voltage detection</td> <td>Reset or interrupt</td> </tr> </table>	Voltage detection types	—		Voltage detection circuit 1: Vdet1		Voltage detection circuit 2: Vdet2	Voltage detection conditions	—		Voltage drops past Vdetx.	Processing at voltage detection	Reset or interrupt	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Voltage detection types</td> <td>Voltage monitor 0: Vdet0</td> </tr> <tr> <td></td> <td>Voltage monitor 1: Vdet1</td> </tr> <tr> <td></td> <td>Voltage monitor 2: Vdet2</td> </tr> <tr> <td>Voltage detection conditions*1</td> <td>Voltage rises past Vdetx.</td> </tr> <tr> <td></td> <td>Voltage drops past Vdetx.</td> </tr> <tr> <td>Processing at voltage detection*2</td> <td>Reset or interrupt (voltage monitors 1 and 2)</td> </tr> </table> <p>Notes: 1. Voltage drops past Vdetx. only for voltage monitor 0. 2. Reset only for voltage monitor 0.</p>	Voltage detection types	Voltage monitor 0: Vdet0		Voltage monitor 1: Vdet1		Voltage monitor 2: Vdet2	Voltage detection conditions*1	Voltage rises past Vdetx.		Voltage drops past Vdetx.	Processing at voltage detection*2	Reset or interrupt (voltage monitors 1 and 2)																								
	Voltage detection types	—																																																	
	Voltage detection circuit 1: Vdet1																																																		
	Voltage detection circuit 2: Vdet2																																																		
Voltage detection conditions	—																																																		
	Voltage drops past Vdetx.																																																		
Processing at voltage detection	Reset or interrupt																																																		
Voltage detection types	Voltage monitor 0: Vdet0																																																		
	Voltage monitor 1: Vdet1																																																		
	Voltage monitor 2: Vdet2																																																		
Voltage detection conditions*1	Voltage rises past Vdetx.																																																		
	Voltage drops past Vdetx.																																																		
Processing at voltage detection*2	Reset or interrupt (voltage monitors 1 and 2)																																																		
	Registers/ bits	—	<ul style="list-style-type: none"> Voltage monitoring 1 circuit control register 1 (LVD1CR1) Voltage monitoring 1 circuit status register (LVD1SR) Voltage monitoring 2 circuit control register 1 (LVD2CR1) Voltage monitoring 2 circuit status register (LVD2SR) Voltage monitoring circuit control register (LVCMPCR) Voltage detection level select register (LVDLVLR) Voltage monitoring 1 circuit control register 0 (LVD1CR0) Voltage monitoring 2 circuit control register 0 (LVD2CR0) 																																																
		<ul style="list-style-type: none"> Key code register for low-voltage detection control register (LVDKEYR) Low-voltage detection control register (LVDCR) 	—																																																
Clock oscillator	Functions	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Clock types</td> <td>ICLK: 100.0 MHz (max)</td> </tr> <tr> <td></td> <td>PCLK: 50.0 MHz (max)</td> </tr> <tr> <td></td> <td style="text-align: center;">—</td> </tr> <tr> <td></td> <td>IWDTCLK: 125.000 KHz (typ)</td> </tr> </table>	Clock types	ICLK: 100.0 MHz (max)		PCLK: 50.0 MHz (max)		—		—		—		—		—		—		—		IWDTCLK: 125.000 KHz (typ)	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Clock types</td> <td>ICLK: 100.0 MHz (max)</td> </tr> <tr> <td></td> <td>PCLKA: 100.0 MHz (max)</td> </tr> <tr> <td></td> <td>PCL KB : 50.0 MHz (max)</td> </tr> <tr> <td></td> <td>PCLKC: 100.0 MHz (max)</td> </tr> <tr> <td></td> <td>PCLKD: 50.0 MHz (max)</td> </tr> <tr> <td></td> <td>FCLK: 50.0 MHz (max)</td> </tr> <tr> <td></td> <td>BCLK: 50.0 MHz (max)</td> </tr> <tr> <td></td> <td>BCLK output pin: 50.0 MHz (max)</td> </tr> <tr> <td></td> <td>UCLK: 48.0 MHz (max)</td> </tr> <tr> <td></td> <td>CANMCLK: 14.0 MHz (max)</td> </tr> <tr> <td></td> <td>CACCLK: Same as clock of each oscillator (main clock oscillator, PLL circuit, IWDT dedicated low-speed clock oscillator)</td> </tr> <tr> <td></td> <td>IWDTCLK: 125.000KHz (typ)</td> </tr> <tr> <td></td> <td>JTAGTCK [generated]:10.0 MHz (max)</td> </tr> <tr> <td></td> <td>JTAGTCK [input]: 10.0 MHz (max)</td> </tr> </table>	Clock types	ICLK: 100.0 MHz (max)		PCLKA: 100.0 MHz (max)		PCL KB : 50.0 MHz (max)		PCLKC: 100.0 MHz (max)		PCLKD: 50.0 MHz (max)		FCLK: 50.0 MHz (max)		BCLK: 50.0 MHz (max)		BCLK output pin: 50.0 MHz (max)		UCLK: 48.0 MHz (max)		CANMCLK: 14.0 MHz (max)		CACCLK: Same as clock of each oscillator (main clock oscillator, PLL circuit, IWDT dedicated low-speed clock oscillator)		IWDTCLK: 125.000KHz (typ)		JTAGTCK [generated]:10.0 MHz (max)		JTAGTCK [input]: 10.0 MHz (max)
	Clock types	ICLK: 100.0 MHz (max)																																																	
		PCLK: 50.0 MHz (max)																																																	
		—																																																	
	—																																																		
	—																																																		
	—																																																		
	—																																																		
	—																																																		
	—																																																		
	IWDTCLK: 125.000 KHz (typ)																																																		
Clock types	ICLK: 100.0 MHz (max)																																																		
	PCLKA: 100.0 MHz (max)																																																		
	PCL KB : 50.0 MHz (max)																																																		
	PCLKC: 100.0 MHz (max)																																																		
	PCLKD: 50.0 MHz (max)																																																		
	FCLK: 50.0 MHz (max)																																																		
	BCLK: 50.0 MHz (max)																																																		
	BCLK output pin: 50.0 MHz (max)																																																		
	UCLK: 48.0 MHz (max)																																																		
	CANMCLK: 14.0 MHz (max)																																																		
	CACCLK: Same as clock of each oscillator (main clock oscillator, PLL circuit, IWDT dedicated low-speed clock oscillator)																																																		
	IWDTCLK: 125.000KHz (typ)																																																		
	JTAGTCK [generated]:10.0 MHz (max)																																																		
	JTAGTCK [input]: 10.0 MHz (max)																																																		
	Main clock oscillator	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Resonator</td> <td>Crystal oscillator</td> </tr> <tr> <td></td> <td style="text-align: center;">—</td> </tr> <tr> <td>Frequency</td> <td>8.0 MHz to 12.5 MHz</td> </tr> <tr> <td>External clock</td> <td>12.5 MHz (max)</td> </tr> </table>	Resonator	Crystal oscillator		—	Frequency	8.0 MHz to 12.5 MHz	External clock	12.5 MHz (max)	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Resonator</td> <td>Crystal oscillator</td> </tr> <tr> <td></td> <td>Ceramic oscillator</td> </tr> <tr> <td>Frequency</td> <td>8.0 MHz to 12.5 MHz</td> </tr> <tr> <td>External clock</td> <td>14.0 MHz (max)</td> </tr> </table>	Resonator	Crystal oscillator		Ceramic oscillator	Frequency	8.0 MHz to 12.5 MHz	External clock	14.0 MHz (max)																																
Resonator	Crystal oscillator																																																		
	—																																																		
Frequency	8.0 MHz to 12.5 MHz																																																		
External clock	12.5 MHz (max)																																																		
Resonator	Crystal oscillator																																																		
	Ceramic oscillator																																																		
Frequency	8.0 MHz to 12.5 MHz																																																		
External clock	14.0 MHz (max)																																																		
	Low-speed on-chip oscillator	—	<ul style="list-style-type: none"> Oscillation frequency: 125.0 KHz 																																																
	IWDT- dedicated on- chip oscillator	<ul style="list-style-type: none"> IWDT dedicated low-speed on-chip oscillator: 125.0 kHz Supplies IWDTCLK to IWDT. 	<ul style="list-style-type: none"> IWDT dedicated low-speed clock oscillator: 125.0 kHz Supplies IWDTCLK to IWDT and CAC. 																																																

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.3 Differences in Functions and Specifications (3)

Item	Registers/ bits	RX62T Group	RX63T Group																																																																																										
Clock oscillator	Registers/ bits	<ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 5px;"> <tr><td>b0</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>PCK [3:0]</td><td>Peripheral module clock select bits</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b16</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b19</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b20</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b23</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b24</td><td>ICK [3:0]</td><td>System clock select bits</td></tr> <tr><td>b27</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b28</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b31</td><td>—</td><td>(Reserved bits)</td></tr> </table> <ul style="list-style-type: none"> • PCK[3:0] <ul style="list-style-type: none"> 0001b: x4 0010b: x2 0011b: x1 • ICK[3:0] <ul style="list-style-type: none"> 0000b: x8 0001b: x4 0010b: x2 0011b: x1 	b0	—	(Reserved bits)	b3	—	(Reserved bits)	b4	—	(Reserved bits)	b7	—	(Reserved bits)	b8	PCK [3:0]	Peripheral module clock select bits	b12	—	(Reserved bits)	b15	—	(Reserved bits)	b16	—	(Reserved bits)	b19	—	(Reserved bits)	b20	—	(Reserved bits)	b23	—	(Reserved bits)	b24	ICK [3:0]	System clock select bits	b27	—	(Reserved bits)	b28	—	(Reserved bits)	b31	—	(Reserved bits)	<ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 5px;"> <tr><td>b0</td><td>PCKD[3:0]</td><td>S12AD clock (PCLKD) select bits</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b4</td><td>PCKC[3:0]</td><td>AD clock (PCLKC) select bits</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>PC KB[3:0]</td><td>Peripheral module clock B (PCLKB) select bits</td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b12</td><td>PCKA[3:0]</td><td>Timer module clock (PCLKA) select bits</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b16</td><td>BCK[3:0]</td><td>External bus clock (BCLK) select bits</td></tr> <tr><td>b19</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b23</td><td>PSTOP1</td><td>BCLK pin output control bit</td></tr> <tr><td>b24</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b27</td><td>ICK [3:0]</td><td>System clock (ICK) select bits</td></tr> <tr><td>b28</td><td>FCK [3:0]</td><td>FlashIF clock (FCLK) select bits</td></tr> <tr><td>b31</td><td>—</td><td>(Reserved bits)</td></tr> </table> <ul style="list-style-type: none"> • PCKD[3:0], PC KB[3:0], PCKA[3:0], ICK[3:0], FCK[3:0] <ul style="list-style-type: none"> 0000b: x1/1 0001b: x1/2 0010b: x1/4 0011b: x1/8 0100b: x1/16 0101b: x1/32 0110b: x1/64 	b0	PCKD[3:0]	S12AD clock (PCLKD) select bits	b3	—	(Reserved bits)	b4	PCKC[3:0]	AD clock (PCLKC) select bits	b7	—	(Reserved bits)	b8	PC KB[3:0]	Peripheral module clock B (PCLKB) select bits	b11	—	(Reserved bits)	b12	PCKA[3:0]	Timer module clock (PCLKA) select bits	b15	—	(Reserved bits)	b16	BCK[3:0]	External bus clock (BCLK) select bits	b19	—	(Reserved bits)	b23	PSTOP1	BCLK pin output control bit	b24	—	(Reserved bits)	b27	ICK [3:0]	System clock (ICK) select bits	b28	FCK [3:0]	FlashIF clock (FCLK) select bits	b31	—	(Reserved bits)
		b0	—	(Reserved bits)																																																																																									
b3	—	(Reserved bits)																																																																																											
b4	—	(Reserved bits)																																																																																											
b7	—	(Reserved bits)																																																																																											
b8	PCK [3:0]	Peripheral module clock select bits																																																																																											
b12	—	(Reserved bits)																																																																																											
b15	—	(Reserved bits)																																																																																											
b16	—	(Reserved bits)																																																																																											
b19	—	(Reserved bits)																																																																																											
b20	—	(Reserved bits)																																																																																											
b23	—	(Reserved bits)																																																																																											
b24	ICK [3:0]	System clock select bits																																																																																											
b27	—	(Reserved bits)																																																																																											
b28	—	(Reserved bits)																																																																																											
b31	—	(Reserved bits)																																																																																											
b0	PCKD[3:0]	S12AD clock (PCLKD) select bits																																																																																											
b3	—	(Reserved bits)																																																																																											
b4	PCKC[3:0]	AD clock (PCLKC) select bits																																																																																											
b7	—	(Reserved bits)																																																																																											
b8	PC KB[3:0]	Peripheral module clock B (PCLKB) select bits																																																																																											
b11	—	(Reserved bits)																																																																																											
b12	PCKA[3:0]	Timer module clock (PCLKA) select bits																																																																																											
b15	—	(Reserved bits)																																																																																											
b16	BCK[3:0]	External bus clock (BCLK) select bits																																																																																											
b19	—	(Reserved bits)																																																																																											
b23	PSTOP1	BCLK pin output control bit																																																																																											
b24	—	(Reserved bits)																																																																																											
b27	ICK [3:0]	System clock (ICK) select bits																																																																																											
b28	FCK [3:0]	FlashIF clock (FCLK) select bits																																																																																											
b31	—	(Reserved bits)																																																																																											
		—	<ul style="list-style-type: none"> System clock control register 2 (SCKCR2) System clock control register 3 (SCKCR3) PLL control register (PLLCR) PLL control register 2 (PLLCR2) External bus clock control register (BCKCR) Main clock oscillator control register (MOSCCR) Low-speed on-chip oscillator control register (LOCOCR) IWDT-dedicated on-chip oscillator control register (ILOCOCR) 																																																																																										
		<ul style="list-style-type: none"> Oscillation stop detection control register (OSTDCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 5px;"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b6</td><td>OSTDF</td><td>Oscillation stop detection flag</td></tr> <tr><td>b7</td><td>OSTDE</td><td>Oscillation stop detection function enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>OSTDCR Key code</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> 	b0	—	(Reserved bit)	b1	—	(Reserved bits)	b5	—	(Reserved bits)	b6	OSTDF	Oscillation stop detection flag	b7	OSTDE	Oscillation stop detection function enable bit	b8	KEY[7:0]	OSTDCR Key code	b15	—	(Reserved bits)	<ul style="list-style-type: none"> Oscillation stop detection control register (OSTDCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 5px;"> <tr><td>b0</td><td>OSTDIE</td><td>Oscillation stop detection interrupt enable bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>OSTDE</td><td>Oscillation stop detection function enable bit</td></tr> </table> Oscillation stop detection status register (OSTDSR) <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 5px;"> <tr><td>b0</td><td>OSTDF</td><td>Oscillation stop detection flag</td></tr> </table> 	b0	OSTDIE	Oscillation stop detection interrupt enable bit	b1	—	(Reserved bits)	b6	—	(Reserved bits)	b7	OSTDE	Oscillation stop detection function enable bit	b0	OSTDF	Oscillation stop detection flag																																																						
b0	—	(Reserved bit)																																																																																											
b1	—	(Reserved bits)																																																																																											
b5	—	(Reserved bits)																																																																																											
b6	OSTDF	Oscillation stop detection flag																																																																																											
b7	OSTDE	Oscillation stop detection function enable bit																																																																																											
b8	KEY[7:0]	OSTDCR Key code																																																																																											
b15	—	(Reserved bits)																																																																																											
b0	OSTDIE	Oscillation stop detection interrupt enable bit																																																																																											
b1	—	(Reserved bits)																																																																																											
b6	—	(Reserved bits)																																																																																											
b7	OSTDE	Oscillation stop detection function enable bit																																																																																											
b0	OSTDF	Oscillation stop detection flag																																																																																											
		—	<ul style="list-style-type: none"> Main clock oscillator forced oscillation control register (MOFCR) 																																																																																										
Frequency accuracy checker function	Registers/ bits	—	<ul style="list-style-type: none"> CAC control register 0 (CACR0) CAC control register 1 (CACR1) CAC control register 2 (CACR2) CAC interrupt control register (CAICR) CAC status register (CASTR) CAC upper-limit value setting register (CAULVR) CAC lower-limit value setting register (CALLVR) CAC counter buffer register (CACNTBR) 																																																																																										

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.4 Differences in Functions and Specifications (4)

Item	Registers/ bits	RX62T Group	RX63T Group																																																																																				
Low power consumption functions		<ul style="list-style-type: none"> Standby control register (SBYCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b8</td> <td style="width: 20%;">STS[4:0]</td> <td>Standby timer select bits</td> </tr> <tr> <td>b12</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b15</td> <td>SSBY</td> <td>Software standby bit</td> </tr> </table> 	b8	STS[4:0]	Standby timer select bits	b12			b14	—	(Reserved bit)	b15	SSBY	Software standby bit	<ul style="list-style-type: none"> Standby control register (SBYCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b8</td> <td style="width: 20%; text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b12</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td>OPE</td> <td>Output port enable bit</td> </tr> <tr> <td>b15</td> <td>SSBY</td> <td>Software standby bit</td> </tr> </table> 	b8	—	(Reserved bits)	b12			b14	OPE	Output port enable bit	b15	SSBY	Software standby bit																																																												
		b8	STS[4:0]	Standby timer select bits																																																																																			
b12																																																																																							
b14	—	(Reserved bit)																																																																																					
b15	SSBY	Software standby bit																																																																																					
b8	—	(Reserved bits)																																																																																					
b12																																																																																							
b14	OPE	Output port enable bit																																																																																					
b15	SSBY	Software standby bit																																																																																					
		<ul style="list-style-type: none"> SBYCR.STS[4:0] <ul style="list-style-type: none"> 00000b: (Setting prohibited) 00001b: (Setting prohibited) 00010b: (Setting prohibited) 00011b: (Setting prohibited) 00100b: (Setting prohibited) 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 	<ul style="list-style-type: none"> Main clock oscillator wait control register (MOSCWTCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">MSTS[4:0]</td> <td>Main clock oscillator waiting time setting bits</td> </tr> <tr> <td>b4</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> MOSCWTCR.MSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles 00001b: Waiting time = 4 cycles 00010b: Waiting time = 8 cycles 00011b: Waiting time = 16 cycles 00100b: Waiting time = 32 cycles 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles PLL wait control register (PLLWTCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">PSTS[4:0]</td> <td>PLL waiting time setting bits</td> </tr> <tr> <td>b4</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> PLLWTCR.PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles 01111b: Waiting time = 4194304 cycles 	b0	MSTS[4:0]	Main clock oscillator waiting time setting bits	b4			b0	PSTS[4:0]	PLL waiting time setting bits	b4																																																																										
b0	MSTS[4:0]	Main clock oscillator waiting time setting bits																																																																																					
b4																																																																																							
b0	PSTS[4:0]	PLL waiting time setting bits																																																																																					
b4																																																																																							
		<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b6</td> <td style="width: 20%; text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b7</td> <td>MSTPA 7</td> <td>General PWM timer module stop bit</td> </tr> <tr> <td>b9</td> <td>MSTPA 9</td> <td>Multifunction timer pulse unit 3 module stop bit</td> </tr> <tr> <td>b14</td> <td>MSTPA14</td> <td>Compare match timer (unit 1) module stop bit</td> </tr> <tr> <td>b15</td> <td>MSTPA15</td> <td>Compare match timer (unit 0) module stop bit</td> </tr> <tr> <td>b16</td> <td>MSTPA16</td> <td>12-bit A/D converter (unit 1) module stop bit</td> </tr> <tr> <td>b17</td> <td>MSTPA17</td> <td>12-bit A/D converter (unit 0) module stop bit</td> </tr> <tr> <td>b19</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b23</td> <td>MSTPA23</td> <td>10-Bit A/D converter module stop bit</td> </tr> <tr> <td>b24</td> <td>MSTPA24</td> <td>12-Bit A/D converter control section module stop bit</td> </tr> <tr> <td>b27</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b28</td> <td>MSTPA28</td> <td>Data transfer controller module stop bit</td> </tr> <tr> <td>b29</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b31</td> <td>ACSE</td> <td>All-module clock stop mode enable bit</td> </tr> </table> 	b6	—	(Reserved bit)	b7	MSTPA 7	General PWM timer module stop bit	b9	MSTPA 9	Multifunction timer pulse unit 3 module stop bit	b14	MSTPA14	Compare match timer (unit 1) module stop bit	b15	MSTPA15	Compare match timer (unit 0) module stop bit	b16	MSTPA16	12-bit A/D converter (unit 1) module stop bit	b17	MSTPA17	12-bit A/D converter (unit 0) module stop bit	b19	—	(Reserved bit)	b23	MSTPA23	10-Bit A/D converter module stop bit	b24	MSTPA24	12-Bit A/D converter control section module stop bit	b27	—	(Reserved bit)	b28	MSTPA28	Data transfer controller module stop bit	b29	—	(Reserved bit)	b31	ACSE	All-module clock stop mode enable bit	<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b6</td> <td style="width: 20%;">MSTPA 6</td> <td>General PWM Timer (unit 1) module stop bit</td> </tr> <tr> <td>b7</td> <td>MSTPA 7</td> <td>General PWM Timer (unit 0) module stop bit</td> </tr> <tr> <td>b9</td> <td>MSTPA 9</td> <td>Multifunction timer pulse unit 3 module stop bit</td> </tr> <tr> <td>b14</td> <td>MSTPA14</td> <td>Compare match timer (unit 1) module stop bit</td> </tr> <tr> <td>b15</td> <td>MSTPA15</td> <td>Compare match timer (unit 0) module stop bit</td> </tr> <tr> <td>b16</td> <td>MSTPA16</td> <td>12-bit A/D converter (unit 1) module stop bit</td> </tr> <tr> <td>b17</td> <td>MSTPA17</td> <td>12-bit A/D converter (unit 0) module stop bit</td> </tr> <tr> <td>b19</td> <td>MSTPA19</td> <td>D/A converter module stop bit</td> </tr> <tr> <td>b23</td> <td>MSTPA23</td> <td>10-bit A/D converter module stop bit</td> </tr> <tr> <td>b24</td> <td>MSTPA24</td> <td>12-bit A/D converter control section module stop bit</td> </tr> <tr> <td>b27</td> <td>MSTPA27</td> <td>Module stop A27 bit</td> </tr> <tr> <td>b28</td> <td>MSTPA28</td> <td>DMA controller/data transfer controller module stop bit</td> </tr> <tr> <td>b29</td> <td>MSTPA29</td> <td>Module stop A29 bit</td> </tr> <tr> <td>b31</td> <td>ACSE</td> <td>All-module clock stop mode enable bit</td> </tr> </table> 	b6	MSTPA 6	General PWM Timer (unit 1) module stop bit	b7	MSTPA 7	General PWM Timer (unit 0) module stop bit	b9	MSTPA 9	Multifunction timer pulse unit 3 module stop bit	b14	MSTPA14	Compare match timer (unit 1) module stop bit	b15	MSTPA15	Compare match timer (unit 0) module stop bit	b16	MSTPA16	12-bit A/D converter (unit 1) module stop bit	b17	MSTPA17	12-bit A/D converter (unit 0) module stop bit	b19	MSTPA19	D/A converter module stop bit	b23	MSTPA23	10-bit A/D converter module stop bit	b24	MSTPA24	12-bit A/D converter control section module stop bit	b27	MSTPA27	Module stop A27 bit	b28	MSTPA28	DMA controller/data transfer controller module stop bit	b29	MSTPA29	Module stop A29 bit	b31	ACSE	All-module clock stop mode enable bit
b6	—	(Reserved bit)																																																																																					
b7	MSTPA 7	General PWM timer module stop bit																																																																																					
b9	MSTPA 9	Multifunction timer pulse unit 3 module stop bit																																																																																					
b14	MSTPA14	Compare match timer (unit 1) module stop bit																																																																																					
b15	MSTPA15	Compare match timer (unit 0) module stop bit																																																																																					
b16	MSTPA16	12-bit A/D converter (unit 1) module stop bit																																																																																					
b17	MSTPA17	12-bit A/D converter (unit 0) module stop bit																																																																																					
b19	—	(Reserved bit)																																																																																					
b23	MSTPA23	10-Bit A/D converter module stop bit																																																																																					
b24	MSTPA24	12-Bit A/D converter control section module stop bit																																																																																					
b27	—	(Reserved bit)																																																																																					
b28	MSTPA28	Data transfer controller module stop bit																																																																																					
b29	—	(Reserved bit)																																																																																					
b31	ACSE	All-module clock stop mode enable bit																																																																																					
b6	MSTPA 6	General PWM Timer (unit 1) module stop bit																																																																																					
b7	MSTPA 7	General PWM Timer (unit 0) module stop bit																																																																																					
b9	MSTPA 9	Multifunction timer pulse unit 3 module stop bit																																																																																					
b14	MSTPA14	Compare match timer (unit 1) module stop bit																																																																																					
b15	MSTPA15	Compare match timer (unit 0) module stop bit																																																																																					
b16	MSTPA16	12-bit A/D converter (unit 1) module stop bit																																																																																					
b17	MSTPA17	12-bit A/D converter (unit 0) module stop bit																																																																																					
b19	MSTPA19	D/A converter module stop bit																																																																																					
b23	MSTPA23	10-bit A/D converter module stop bit																																																																																					
b24	MSTPA24	12-bit A/D converter control section module stop bit																																																																																					
b27	MSTPA27	Module stop A27 bit																																																																																					
b28	MSTPA28	DMA controller/data transfer controller module stop bit																																																																																					
b29	MSTPA29	Module stop A29 bit																																																																																					
b31	ACSE	All-module clock stop mode enable bit																																																																																					

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.5 Differences in Functions and Specifications (5)

Item	RX62T Group			RX63T Group																																																																																													
Low power consumption functions	Registers/ bits	<ul style="list-style-type: none"> Module stop control register B (MSTPCRB) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>MSTPB0</td><td>CAN module stop bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>MSTPB7</td><td>LIN module stop bit</td></tr> <tr><td>b16</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b17</td><td>MSTPB17</td><td>Serial peripheral interface module stop bit</td></tr> <tr><td>b19</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b20</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b21</td><td>MSTPB21</td><td>I²C bus interface module stop bit</td></tr> <tr><td>b23</td><td>MSTPB23</td><td>CRC calculator module stop bit</td></tr> <tr><td>b28</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b29</td><td>MSTPB29</td><td>Serial communications interface 2 module stop bit</td></tr> <tr><td>b30</td><td>MSTPB30</td><td>Serial communications interface 1 module stop bit</td></tr> <tr><td>b31</td><td>MSTPB31</td><td>Serial communications interface 0 module stop bit</td></tr> </table> 			b0	MSTPB0	CAN module stop bit	b1	—	(Reserved bit)	b4	—	(Reserved bit)	b6	—	(Reserved bit)	b7	MSTPB7	LIN module stop bit	b16	—	(Reserved bit)	b17	MSTPB17	Serial peripheral interface module stop bit	b19	—	(Reserved bit)	b20	—	(Reserved bit)	b21	MSTPB21	I ² C bus interface module stop bit	b23	MSTPB23	CRC calculator module stop bit	b28	—	(Reserved bit)	b29	MSTPB29	Serial communications interface 2 module stop bit	b30	MSTPB30	Serial communications interface 1 module stop bit	b31	MSTPB31	Serial communications interface 0 module stop bit	<ul style="list-style-type: none"> Module stop control register B (MSTPCRB) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>MSTPB1</td><td>CAN module 1 module stop bit</td></tr> <tr><td>b4</td><td>MSTPB4</td><td>Serial communications interface SCId module stop bit</td></tr> <tr><td>b6</td><td>MSTPB6</td><td>Data operation circuit module stop bit</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b16</td><td>MSTPB16</td><td>Serial peripheral interface 1 module stop bit</td></tr> <tr><td>b17</td><td>MSTPB17</td><td>Serial peripheral interface 0 module stop bit</td></tr> <tr><td>b19</td><td>MSTPB19</td><td>Universal serial bus interface (port 0) module stop bit</td></tr> <tr><td>b20</td><td>MSTPB20</td><td>I²C bus interface 1 module stop bit</td></tr> <tr><td>b21</td><td>MSTPB21</td><td>I²C bus interface 0 module stop bit</td></tr> <tr><td>b23</td><td>MSTPB23</td><td>CRC calculator module stop bit</td></tr> <tr><td>b28</td><td>MSTPB28</td><td>Serial communications interface 3 module stop bit</td></tr> <tr><td>b29</td><td>MSTPB29</td><td>Serial communications interface 2 module stop bit</td></tr> <tr><td>b30</td><td>MSTPB30</td><td>Serial communications interface 1 module stop bit</td></tr> <tr><td>b31</td><td>MSTPB31</td><td>Serial communications interface 0 module stop bit</td></tr> </table> 			b0	—	(Reserved bit)	b1	MSTPB1	CAN module 1 module stop bit	b4	MSTPB4	Serial communications interface SCId module stop bit	b6	MSTPB6	Data operation circuit module stop bit	b7	—	(Reserved bit)	b16	MSTPB16	Serial peripheral interface 1 module stop bit	b17	MSTPB17	Serial peripheral interface 0 module stop bit	b19	MSTPB19	Universal serial bus interface (port 0) module stop bit	b20	MSTPB20	I ² C bus interface 1 module stop bit	b21	MSTPB21	I ² C bus interface 0 module stop bit	b23	MSTPB23	CRC calculator module stop bit	b28	MSTPB28	Serial communications interface 3 module stop bit	b29	MSTPB29	Serial communications interface 2 module stop bit	b30	MSTPB30	Serial communications interface 1 module stop bit	b31	MSTPB31	Serial communications interface 0 module stop bit
		b0	MSTPB0	CAN module stop bit																																																																																													
		b1	—	(Reserved bit)																																																																																													
		b4	—	(Reserved bit)																																																																																													
		b6	—	(Reserved bit)																																																																																													
		b7	MSTPB7	LIN module stop bit																																																																																													
		b16	—	(Reserved bit)																																																																																													
		b17	MSTPB17	Serial peripheral interface module stop bit																																																																																													
		b19	—	(Reserved bit)																																																																																													
		b20	—	(Reserved bit)																																																																																													
		b21	MSTPB21	I ² C bus interface module stop bit																																																																																													
		b23	MSTPB23	CRC calculator module stop bit																																																																																													
		b28	—	(Reserved bit)																																																																																													
		b29	MSTPB29	Serial communications interface 2 module stop bit																																																																																													
		b30	MSTPB30	Serial communications interface 1 module stop bit																																																																																													
		b31	MSTPB31	Serial communications interface 0 module stop bit																																																																																													
		b0	—	(Reserved bit)																																																																																													
		b1	MSTPB1	CAN module 1 module stop bit																																																																																													
		b4	MSTPB4	Serial communications interface SCId module stop bit																																																																																													
		b6	MSTPB6	Data operation circuit module stop bit																																																																																													
b7	—	(Reserved bit)																																																																																															
b16	MSTPB16	Serial peripheral interface 1 module stop bit																																																																																															
b17	MSTPB17	Serial peripheral interface 0 module stop bit																																																																																															
b19	MSTPB19	Universal serial bus interface (port 0) module stop bit																																																																																															
b20	MSTPB20	I ² C bus interface 1 module stop bit																																																																																															
b21	MSTPB21	I ² C bus interface 0 module stop bit																																																																																															
b23	MSTPB23	CRC calculator module stop bit																																																																																															
b28	MSTPB28	Serial communications interface 3 module stop bit																																																																																															
b29	MSTPB29	Serial communications interface 2 module stop bit																																																																																															
b30	MSTPB30	Serial communications interface 1 module stop bit																																																																																															
b31	MSTPB31	Serial communications interface 0 module stop bit																																																																																															
<ul style="list-style-type: none"> Module stop control register C (MSTPCRC) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>MSTPC0</td><td>RAM module stop bit</td></tr> <tr><td>b19</td><td>—</td><td>(Reserved bit)</td></tr> </table> 			b0	MSTPC0	RAM module stop bit	b19	—	(Reserved bit)	<ul style="list-style-type: none"> Module stop control register C (MSTPCRC) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>MSTPC0</td><td>RAM0 module stop bit</td></tr> <tr><td>b19</td><td>MSTPC19</td><td>Clock frequency accuracy measurement circuit module stop bit</td></tr> </table> 			b0	MSTPC0	RAM0 module stop bit	b19	MSTPC19	Clock frequency accuracy measurement circuit module stop bit																																																																																
b0	MSTPC0	RAM module stop bit																																																																																															
b19	—	(Reserved bit)																																																																																															
b0	MSTPC0	RAM0 module stop bit																																																																																															
b19	MSTPC19	Clock frequency accuracy measurement circuit module stop bit																																																																																															
<ul style="list-style-type: none"> Deep standby control register (DPSBYCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b4</td><td>—</td><td>(Reserved bits) Note: Value is 1 when read.</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bits) Note: Value is 1 when read.</td></tr> <tr><td>b6</td><td>IOKEEP</td><td>I/O port retention bit</td></tr> <tr><td>b7</td><td>DPSBY</td><td>Deep software standby bit</td></tr> </table> 			b4	—	(Reserved bits) Note: Value is 1 when read.	b5	—	(Reserved bits) Note: Value is 1 when read.	b6	IOKEEP	I/O port retention bit	b7	DPSBY	Deep software standby bit	<ul style="list-style-type: none"> Deep standby control register (DPSBYCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b4</td><td>—</td><td>(Reserved bits) Note: Value is 0 when read.</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bits) Note: Value is 0 when read.</td></tr> <tr><td>b6</td><td>IOKEEP</td><td>I/O port retention bit</td></tr> <tr><td>b7</td><td>DPSBY</td><td>Deep software standby bit</td></tr> </table> 			b4	—	(Reserved bits) Note: Value is 0 when read.	b5	—	(Reserved bits) Note: Value is 0 when read.	b6	IOKEEP	I/O port retention bit	b7	DPSBY	Deep software standby bit																																																																				
b4	—	(Reserved bits) Note: Value is 1 when read.																																																																																															
b5	—	(Reserved bits) Note: Value is 1 when read.																																																																																															
b6	IOKEEP	I/O port retention bit																																																																																															
b7	DPSBY	Deep software standby bit																																																																																															
b4	—	(Reserved bits) Note: Value is 0 when read.																																																																																															
b5	—	(Reserved bits) Note: Value is 0 when read.																																																																																															
b6	IOKEEP	I/O port retention bit																																																																																															
b7	DPSBY	Deep software standby bit																																																																																															

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.6 Differences in Functions and Specifications (6)

Item	RX62T Group	RX63T Group																																																																																																
Low power consumption functions	Registers/ bits																																																																																																	
	<ul style="list-style-type: none"> Deep standby wait control register (DPSWCR) <ul style="list-style-type: none"> DPSWCR.WTSTS[5:0] <ul style="list-style-type: none"> 000101b: Waiting time = 64 cycles 000110b: Waiting time = 512 cycles 000111b: Waiting time = 1024 cycles 001000b: Waiting time = 2048 cycles 001001b: Waiting time = 4096 cycles 001010b: Waiting time = 16384 cycles 001011b: Waiting time = 32768 cycles 001100b: Waiting time = 65536 cycles 001101b: Waiting time = 131072 cycles 001110b: Waiting time = 262144 cycles 001111b: Waiting time = 524288 cycles Deep standby interrupt enable register (DPSIER) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0 pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1 pin enable bit</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>DLVDE</td><td>LVD deep standby cancel signal enable bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> </table> Deep standby interrupt flag register (DPSIFR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1 deep standby cancel flag</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>DLVDF</td><td>LVD deep standby cancel flag</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> </table> 	b0	DIRQ0E	IRQ0 pin enable bit	b1	DIRQ1E	IRQ1 pin enable bit	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	DLVDE	LVD deep standby cancel signal enable bit	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIE	NMI pin enable bit	b0	DIRQ0F	IRQ0 deep standby cancel flag	b1	DIRQ1F	IRQ1 deep standby cancel flag	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	DLVDF	LVD deep standby cancel flag	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIF	NMI deep standby cancel flag	—																																																
b0	DIRQ0E	IRQ0 pin enable bit																																																																																																
b1	DIRQ1E	IRQ1 pin enable bit																																																																																																
b2	—	(Reserved bit)																																																																																																
b3	—	(Reserved bit)																																																																																																
b4	DLVDE	LVD deep standby cancel signal enable bit																																																																																																
b5	—	(Reserved bit)																																																																																																
b6	—	(Reserved bit)																																																																																																
b7	DNMIE	NMI pin enable bit																																																																																																
b0	DIRQ0F	IRQ0 deep standby cancel flag																																																																																																
b1	DIRQ1F	IRQ1 deep standby cancel flag																																																																																																
b2	—	(Reserved bit)																																																																																																
b3	—	(Reserved bit)																																																																																																
b4	DLVDF	LVD deep standby cancel flag																																																																																																
b5	—	(Reserved bit)																																																																																																
b6	—	(Reserved bit)																																																																																																
b7	DNMIF	NMI deep standby cancel flag																																																																																																
		<ul style="list-style-type: none"> Deep standby interrupt enable register 0 (DPSIER0) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0-DS pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1-DS pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2-DS pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3-DS pin enable bit</td></tr> <tr><td>b4</td><td>DIRQ4E</td><td>IRQ4-DS pin enable bit</td></tr> <tr><td>b5</td><td>DIRQ5E</td><td>IRQ5-DS pin enable bit</td></tr> <tr><td>b6</td><td>DIRQ6E</td><td>IRQ6-DS pin enable bit</td></tr> <tr><td>b7</td><td>DIRQ7E</td><td>IRQ7-DS pin enable bit</td></tr> </table> Deep standby interrupt enable register 2 (DPSIER2) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DLVD1IE</td><td>LVD1 deep standby cancel signal enable bit</td></tr> <tr><td>b1</td><td>DLVD2IE</td><td>LVD2 deep standby cancel signal enable bit</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> Deep standby interrupt flag register 0 (DPSIFR0) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0-DS pin deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1-DS pin deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2-DS pin deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3-DS pin deep standby cancel flag</td></tr> <tr><td>b4</td><td>DIRQ4F</td><td>IRQ4-DS pin deep standby cancel flag</td></tr> <tr><td>b5</td><td>DIRQ5F</td><td>IRQ5-DS pin deep standby cancel flag</td></tr> <tr><td>b6</td><td>DIRQ6F</td><td>IRQ6-DS pin deep standby cancel flag</td></tr> <tr><td>b7</td><td>DIRQ7F</td><td>IRQ7-DS pin deep standby cancel flag</td></tr> </table> Deep standby interrupt flag register 2 (DPSIFR2) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DLVD1IF</td><td>LVD1 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DLVD2IF</td><td>LVD2 deep standby cancel flag</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> 	b0	DIRQ0E	IRQ0-DS pin enable bit	b1	DIRQ1E	IRQ1-DS pin enable bit	b2	DIRQ2E	IRQ2-DS pin enable bit	b3	DIRQ3E	IRQ3-DS pin enable bit	b4	DIRQ4E	IRQ4-DS pin enable bit	b5	DIRQ5E	IRQ5-DS pin enable bit	b6	DIRQ6E	IRQ6-DS pin enable bit	b7	DIRQ7E	IRQ7-DS pin enable bit	b0	DLVD1IE	LVD1 deep standby cancel signal enable bit	b1	DLVD2IE	LVD2 deep standby cancel signal enable bit	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	DNMIE	NMI pin enable bit	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	—	(Reserved bit)	b0	DIRQ0F	IRQ0-DS pin deep standby cancel flag	b1	DIRQ1F	IRQ1-DS pin deep standby cancel flag	b2	DIRQ2F	IRQ2-DS pin deep standby cancel flag	b3	DIRQ3F	IRQ3-DS pin deep standby cancel flag	b4	DIRQ4F	IRQ4-DS pin deep standby cancel flag	b5	DIRQ5F	IRQ5-DS pin deep standby cancel flag	b6	DIRQ6F	IRQ6-DS pin deep standby cancel flag	b7	DIRQ7F	IRQ7-DS pin deep standby cancel flag	b0	DLVD1IF	LVD1 deep standby cancel flag	b1	DLVD2IF	LVD2 deep standby cancel flag	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	DNMIF	NMI deep standby cancel flag	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	—	(Reserved bit)
b0	DIRQ0E	IRQ0-DS pin enable bit																																																																																																
b1	DIRQ1E	IRQ1-DS pin enable bit																																																																																																
b2	DIRQ2E	IRQ2-DS pin enable bit																																																																																																
b3	DIRQ3E	IRQ3-DS pin enable bit																																																																																																
b4	DIRQ4E	IRQ4-DS pin enable bit																																																																																																
b5	DIRQ5E	IRQ5-DS pin enable bit																																																																																																
b6	DIRQ6E	IRQ6-DS pin enable bit																																																																																																
b7	DIRQ7E	IRQ7-DS pin enable bit																																																																																																
b0	DLVD1IE	LVD1 deep standby cancel signal enable bit																																																																																																
b1	DLVD2IE	LVD2 deep standby cancel signal enable bit																																																																																																
b2	—	(Reserved bit)																																																																																																
b3	—	(Reserved bit)																																																																																																
b4	DNMIE	NMI pin enable bit																																																																																																
b5	—	(Reserved bit)																																																																																																
b6	—	(Reserved bit)																																																																																																
b7	—	(Reserved bit)																																																																																																
b0	DIRQ0F	IRQ0-DS pin deep standby cancel flag																																																																																																
b1	DIRQ1F	IRQ1-DS pin deep standby cancel flag																																																																																																
b2	DIRQ2F	IRQ2-DS pin deep standby cancel flag																																																																																																
b3	DIRQ3F	IRQ3-DS pin deep standby cancel flag																																																																																																
b4	DIRQ4F	IRQ4-DS pin deep standby cancel flag																																																																																																
b5	DIRQ5F	IRQ5-DS pin deep standby cancel flag																																																																																																
b6	DIRQ6F	IRQ6-DS pin deep standby cancel flag																																																																																																
b7	DIRQ7F	IRQ7-DS pin deep standby cancel flag																																																																																																
b0	DLVD1IF	LVD1 deep standby cancel flag																																																																																																
b1	DLVD2IF	LVD2 deep standby cancel flag																																																																																																
b2	—	(Reserved bit)																																																																																																
b3	—	(Reserved bit)																																																																																																
b4	DNMIF	NMI deep standby cancel flag																																																																																																
b5	—	(Reserved bit)																																																																																																
b6	—	(Reserved bit)																																																																																																
b7	—	(Reserved bit)																																																																																																

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.7 Differences in Functions and Specifications (7)

Item	RX62T Group	RX63T Group																																																																					
Low power consumption functions	Registers/bits <ul style="list-style-type: none"> Deep standby interrupt edge register (DPSIEGR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0 edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1 edge select bit</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> </table> 	b0	DIRQ0EG	IRQ0 edge select bit	b1	DIRQ1EG	IRQ1 edge select bit	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIEG	NMI edge select bit	Registers/bits <ul style="list-style-type: none"> Deep standby interrupt edge register 0 (DPSIEGR0) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0-DS edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1-DS edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2-DS edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3-DS edge select bit</td></tr> <tr><td>b4</td><td>DIRQ4EG</td><td>IRQ4-DS edge select bit</td></tr> <tr><td>b5</td><td>DIRQ5EG</td><td>IRQ5-DS edge select bit</td></tr> <tr><td>b6</td><td>DIRQ6EG</td><td>IRQ6-DS pin edge select bit</td></tr> <tr><td>b7</td><td>DIRQ7EG</td><td>IRQ7-DS pin edge select bit</td></tr> </table> Deep standby interrupt edge register 2 (DPSIEGR2) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>DLVD1EG</td><td>LVD1 edge select bit</td></tr> <tr><td>b1</td><td>DLVD2EG</td><td>LVD2 edge select bit</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> </table> 	b0	DIRQ0EG	IRQ0-DS edge select bit	b1	DIRQ1EG	IRQ1-DS edge select bit	b2	DIRQ2EG	IRQ2-DS edge select bit	b3	DIRQ3EG	IRQ3-DS edge select bit	b4	DIRQ4EG	IRQ4-DS edge select bit	b5	DIRQ5EG	IRQ5-DS edge select bit	b6	DIRQ6EG	IRQ6-DS pin edge select bit	b7	DIRQ7EG	IRQ7-DS pin edge select bit	b0	DLVD1EG	LVD1 edge select bit	b1	DLVD2EG	LVD2 edge select bit	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	DNMIEG	NMI edge select bit	b5	—	(Reserved bit)	b6	—	(Reserved bit)
b0	DIRQ0EG	IRQ0 edge select bit																																																																					
b1	DIRQ1EG	IRQ1 edge select bit																																																																					
b2	—	(Reserved bit)																																																																					
b3	—	(Reserved bit)																																																																					
b4	—	(Reserved bit)																																																																					
b5	—	(Reserved bit)																																																																					
b6	—	(Reserved bit)																																																																					
b7	DNMIEG	NMI edge select bit																																																																					
b0	DIRQ0EG	IRQ0-DS edge select bit																																																																					
b1	DIRQ1EG	IRQ1-DS edge select bit																																																																					
b2	DIRQ2EG	IRQ2-DS edge select bit																																																																					
b3	DIRQ3EG	IRQ3-DS edge select bit																																																																					
b4	DIRQ4EG	IRQ4-DS edge select bit																																																																					
b5	DIRQ5EG	IRQ5-DS edge select bit																																																																					
b6	DIRQ6EG	IRQ6-DS pin edge select bit																																																																					
b7	DIRQ7EG	IRQ7-DS pin edge select bit																																																																					
b0	DLVD1EG	LVD1 edge select bit																																																																					
b1	DLVD2EG	LVD2 edge select bit																																																																					
b2	—	(Reserved bit)																																																																					
b3	—	(Reserved bit)																																																																					
b4	DNMIEG	NMI edge select bit																																																																					
b5	—	(Reserved bit)																																																																					
b6	—	(Reserved bit)																																																																					
Register write protection function	—	<ul style="list-style-type: none"> Protect register (PRCR) 																																																																					
Interrupt controller	Functions <ul style="list-style-type: none"> Peripheral function interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>101</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table> <li style="text-align: center;">— External pin interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Interrupts</td><td>Interrupts from IRQ0-IRQ7 pins</td></tr> <tr><td>Sources</td><td>8</td></tr> <tr><td>—</td><td>—</td></tr> </table> Non-maskable interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td rowspan="4">Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td>Oscillation stop detection</td></tr> <tr><td>—</td></tr> <tr><td>Voltage monitoring interrupt</td></tr> <tr><td>—</td><td>—</td></tr> </table> 	Interrupts	Interrupts from peripheral modules	Sources	101	Interrupt detection	Edge detection/level detection	Interrupts	Interrupts from IRQ0-IRQ7 pins	Sources	8	—	—	Interrupt types	NMI pin interrupt	Oscillation stop detection	—	Voltage monitoring interrupt	—	—	Functions <ul style="list-style-type: none"> Peripheral function interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>163</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table> Group function interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Edge detection</td><td>1 (group 0)</td></tr> <tr><td>Level detection</td><td>1 (group 12)</td></tr> </table> External pin interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Interrupts</td><td>Interrupts from IRQ0-IRQ7 pins</td></tr> <tr><td>Sources</td><td>8</td></tr> <tr><td>Digital filter function</td><td>Supported</td></tr> </table> Non-maskable interrupts <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td rowspan="5">Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td>Oscillation stop detection interrupt</td></tr> <tr><td>WDT underflow/ refresh error</td></tr> <tr><td>IWDT underflow/ refresh error</td></tr> <tr><td>Voltage monitoring 1 interrupt</td></tr> <tr><td>—</td><td>Voltage monitoring 2 interrupt</td></tr> </table> 	Interrupts	Interrupts from peripheral modules	Sources	163	Interrupt detection	Edge detection/level detection	Edge detection	1 (group 0)	Level detection	1 (group 12)	Interrupts	Interrupts from IRQ0-IRQ7 pins	Sources	8	Digital filter function	Supported	Interrupt types	NMI pin interrupt	Oscillation stop detection interrupt	WDT underflow/ refresh error	IWDT underflow/ refresh error	Voltage monitoring 1 interrupt	—	Voltage monitoring 2 interrupt																										
Interrupts	Interrupts from peripheral modules																																																																						
Sources	101																																																																						
Interrupt detection	Edge detection/level detection																																																																						
Interrupts	Interrupts from IRQ0-IRQ7 pins																																																																						
Sources	8																																																																						
—	—																																																																						
Interrupt types	NMI pin interrupt																																																																						
	Oscillation stop detection																																																																						
	—																																																																						
	Voltage monitoring interrupt																																																																						
—	—																																																																						
Interrupts	Interrupts from peripheral modules																																																																						
Sources	163																																																																						
Interrupt detection	Edge detection/level detection																																																																						
Edge detection	1 (group 0)																																																																						
Level detection	1 (group 12)																																																																						
Interrupts	Interrupts from IRQ0-IRQ7 pins																																																																						
Sources	8																																																																						
Digital filter function	Supported																																																																						
Interrupt types	NMI pin interrupt																																																																						
	Oscillation stop detection interrupt																																																																						
	WDT underflow/ refresh error																																																																						
	IWDT underflow/ refresh error																																																																						
	Voltage monitoring 1 interrupt																																																																						
—	Voltage monitoring 2 interrupt																																																																						

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.8 Differences in Functions and Specifications (8)

Item	RX62T Group	RX63T Group																																																																																																																																																																																																																																																																																					
Interrupt controller	<p>Functions</p> <ul style="list-style-type: none"> Return from power-down modes <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Sleep mode</td> <td>All interrupt sources Reset by RES# pin Power-on reset Voltage monitoring reset Reset at WDT overflow Reset at IWDT underflow</td> </tr> <tr> <td>All-module clock stop mode</td> <td>NMI pin interrupt Voltage monitoring interrupt — Oscillation stop detection interrupt — WDT overflow interrupt — Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset WDT reset —</td> </tr> <tr> <td>Software standby mode</td> <td>NMI pin interrupt Voltage monitoring interrupt — — — Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset —</td> </tr> <tr> <td>Deep software standby mode</td> <td>NMI pin interrupt Voltage monitoring interrupt — — IRQ0-A and IRQ1-A pin interrupts Reset by RES# pin Power-on reset Voltage monitoring reset</td> </tr> </table> 	Sleep mode	All interrupt sources Reset by RES# pin Power-on reset Voltage monitoring reset Reset at WDT overflow Reset at IWDT underflow	All-module clock stop mode	NMI pin interrupt Voltage monitoring interrupt — Oscillation stop detection interrupt — WDT overflow interrupt — Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset WDT reset —	Software standby mode	NMI pin interrupt Voltage monitoring interrupt — — — Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset —	Deep software standby mode	NMI pin interrupt Voltage monitoring interrupt — — IRQ0-A and IRQ1-A pin interrupts Reset by RES# pin Power-on reset Voltage monitoring reset	<ul style="list-style-type: none"> Return from power-down modes <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Sleep mode</td> <td>All interrupt sources Reset by RES# pin Power-on reset Voltage monitoring reset — Reset at IWDT underflow</td> </tr> <tr> <td>All-module clock stop mode</td> <td>NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt Oscillation stop detection interrupt IWDT underflow/ refresh error — USB suspend/resume Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset — IWDT reset</td> </tr> <tr> <td>Software standby mode</td> <td>NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt IWDT underflow/refresh error USB suspend/resume IRQ0 to IRQ7 interrupt Reset by RES# pin Power-on reset Voltage monitoring reset IWDT reset</td> </tr> <tr> <td>Deep software standby mode</td> <td>NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt IRQ0-DS to IRQ7-DS interrupts Reset by RES# pin Power-on reset Voltage monitoring 0 reset</td> </tr> </table> 	Sleep mode	All interrupt sources Reset by RES# pin Power-on reset Voltage monitoring reset — Reset at IWDT underflow	All-module clock stop mode	NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt Oscillation stop detection interrupt IWDT underflow/ refresh error — USB suspend/resume Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset — IWDT reset	Software standby mode	NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt IWDT underflow/refresh error USB suspend/resume IRQ0 to IRQ7 interrupt Reset by RES# pin Power-on reset Voltage monitoring reset IWDT reset	Deep software standby mode	NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt IRQ0-DS to IRQ7-DS interrupts Reset by RES# pin Power-on reset Voltage monitoring 0 reset																																																																																																																																																																																																																																																																					
	Sleep mode	All interrupt sources Reset by RES# pin Power-on reset Voltage monitoring reset Reset at WDT overflow Reset at IWDT underflow																																																																																																																																																																																																																																																																																					
All-module clock stop mode	NMI pin interrupt Voltage monitoring interrupt — Oscillation stop detection interrupt — WDT overflow interrupt — Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset WDT reset —																																																																																																																																																																																																																																																																																						
Software standby mode	NMI pin interrupt Voltage monitoring interrupt — — — Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset —																																																																																																																																																																																																																																																																																						
Deep software standby mode	NMI pin interrupt Voltage monitoring interrupt — — IRQ0-A and IRQ1-A pin interrupts Reset by RES# pin Power-on reset Voltage monitoring reset																																																																																																																																																																																																																																																																																						
Sleep mode	All interrupt sources Reset by RES# pin Power-on reset Voltage monitoring reset — Reset at IWDT underflow																																																																																																																																																																																																																																																																																						
All-module clock stop mode	NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt Oscillation stop detection interrupt IWDT underflow/ refresh error — USB suspend/resume Interrupts from IRQ0-IRQ7 pins Reset by RES# pin Power-on reset Voltage monitoring reset — IWDT reset																																																																																																																																																																																																																																																																																						
Software standby mode	NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt IWDT underflow/refresh error USB suspend/resume IRQ0 to IRQ7 interrupt Reset by RES# pin Power-on reset Voltage monitoring reset IWDT reset																																																																																																																																																																																																																																																																																						
Deep software standby mode	NMI pin interrupt Voltage monitoring 1 interrupt Voltage monitoring 2 interrupt IRQ0-DS to IRQ7-DS interrupts Reset by RES# pin Power-on reset Voltage monitoring 0 reset																																																																																																																																																																																																																																																																																						
Vector table	<ul style="list-style-type: none"> Vector table (1/4) <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>No</th> <th>Interrupt</th> <th>Name</th> <th>DTCER</th> <th>IPR</th> </tr> </thead> <tbody> <tr><td>0</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>1</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>2</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>3</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>4</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>5</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>6</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>7</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>8</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>9</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>10</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>11</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>12</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>13</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>14</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>15</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>16</td><td>Bus error</td><td>BUSERR</td><td>—</td><td>00</td></tr> <tr><td>21</td><td rowspan="2">FCUIF</td><td>FIFERR</td><td>—</td><td>01</td></tr> <tr><td>23</td><td>FRDYI</td><td>—</td><td>02</td></tr> <tr><td>27</td><td>ICU</td><td>SWINT</td><td>027</td><td>03</td></tr> <tr><td>28</td><td>CMT0</td><td>CMI0</td><td>028</td><td>04</td></tr> <tr><td>29</td><td>CMT1</td><td>CMI1</td><td>029</td><td>05</td></tr> <tr><td>30</td><td>CMT2</td><td>CMI2</td><td>030</td><td>06</td></tr> <tr><td>31</td><td>CMT3</td><td>CMI3</td><td>031</td><td>07</td></tr> <tr><td>33</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>34</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>35</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> </tbody> </table> 	No	Interrupt	Name	DTCER	IPR	0	—	(Reserved)	—	—	1	—	(Reserved)	—	—	2	—	(Reserved)	—	—	3	—	(Reserved)	—	—	4	—	(Reserved)	—	—	5	—	(Reserved)	—	—	6	—	(Reserved)	—	—	7	—	(Reserved)	—	—	8	—	(Reserved)	—	—	9	—	(Reserved)	—	—	10	—	(Reserved)	—	—	11	—	(Reserved)	—	—	12	—	(Reserved)	—	—	13	—	(Reserved)	—	—	14	—	(Reserved)	—	—	15	—	(Reserved)	—	—	16	Bus error	BUSERR	—	00	21	FCUIF	FIFERR	—	01	23	FRDYI	—	02	27	ICU	SWINT	027	03	28	CMT0	CMI0	028	04	29	CMT1	CMI1	029	05	30	CMT2	CMI2	030	06	31	CMT3	CMI3	031	07	33	—	(Reserved)	—	—	34	—	(Reserved)	—	—	35	—	(Reserved)	—	—	<ul style="list-style-type: none"> Vector table (1/4) <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>No</th> <th>Interrupt</th> <th>Name</th> <th>DTCER</th> <th>IPR</th> </tr> </thead> <tbody> <tr><td>0</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>1</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>2</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>3</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>4</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>5</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>6</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>7</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>8</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>9</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>10</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>11</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>12</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>13</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>14</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>15</td><td>—</td><td>Unconditional trap (dedicated)</td><td>—</td><td>—</td></tr> <tr><td>16</td><td>BSC</td><td>BUSERR</td><td>—</td><td>000</td></tr> <tr><td>21</td><td rowspan="2">FCU</td><td>FIFERR</td><td>—</td><td>001</td></tr> <tr><td>23</td><td>FRDYI</td><td>—</td><td>002</td></tr> <tr><td>27</td><td>ICU</td><td>SWINT</td><td>027</td><td>003</td></tr> <tr><td>28</td><td>CMT0</td><td>CMI0</td><td>028</td><td>004</td></tr> <tr><td>29</td><td>CMT1</td><td>CMI1</td><td>029</td><td>005</td></tr> <tr><td>30</td><td>CMT2</td><td>CMI2</td><td>030</td><td>006</td></tr> <tr><td>31</td><td>CMT3</td><td>CMI3</td><td>031</td><td>007</td></tr> <tr><td>33</td><td>USB0</td><td>D0FIFO0</td><td>033</td><td>033</td></tr> <tr><td>34</td><td rowspan="2">*1 *2</td><td>D1FIFO0</td><td>034</td><td>034</td></tr> <tr><td>35</td><td>USB10</td><td>—</td><td>035</td></tr> </tbody> </table> 	No	Interrupt	Name	DTCER	IPR	0	—	Unconditional trap (dedicated)	—	—	1	—	Unconditional trap (dedicated)	—	—	2	—	Unconditional trap (dedicated)	—	—	3	—	Unconditional trap (dedicated)	—	—	4	—	Unconditional trap (dedicated)	—	—	5	—	Unconditional trap (dedicated)	—	—	6	—	Unconditional trap (dedicated)	—	—	7	—	Unconditional trap (dedicated)	—	—	8	—	Unconditional trap (dedicated)	—	—	9	—	Unconditional trap (dedicated)	—	—	10	—	Unconditional trap (dedicated)	—	—	11	—	Unconditional trap (dedicated)	—	—	12	—	Unconditional trap (dedicated)	—	—	13	—	Unconditional trap (dedicated)	—	—	14	—	Unconditional trap (dedicated)	—	—	15	—	Unconditional trap (dedicated)	—	—	16	BSC	BUSERR	—	000	21	FCU	FIFERR	—	001	23	FRDYI	—	002	27	ICU	SWINT	027	003	28	CMT0	CMI0	028	004	29	CMT1	CMI1	029	005	30	CMT2	CMI2	030	006	31	CMT3	CMI3	031	007	33	USB0	D0FIFO0	033	033	34	*1 *2	D1FIFO0	034	034	35	USB10	—	035
No	Interrupt	Name	DTCER	IPR																																																																																																																																																																																																																																																																																			
0	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
1	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
2	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
3	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
4	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
5	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
6	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
7	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
8	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
9	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
10	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
11	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
12	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
13	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
14	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
15	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
16	Bus error	BUSERR	—	00																																																																																																																																																																																																																																																																																			
21	FCUIF	FIFERR	—	01																																																																																																																																																																																																																																																																																			
23		FRDYI	—	02																																																																																																																																																																																																																																																																																			
27	ICU	SWINT	027	03																																																																																																																																																																																																																																																																																			
28	CMT0	CMI0	028	04																																																																																																																																																																																																																																																																																			
29	CMT1	CMI1	029	05																																																																																																																																																																																																																																																																																			
30	CMT2	CMI2	030	06																																																																																																																																																																																																																																																																																			
31	CMT3	CMI3	031	07																																																																																																																																																																																																																																																																																			
33	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
34	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
35	—	(Reserved)	—	—																																																																																																																																																																																																																																																																																			
No	Interrupt	Name	DTCER	IPR																																																																																																																																																																																																																																																																																			
0	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
1	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
2	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
3	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
4	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
5	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
6	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
7	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
8	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
9	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
10	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
11	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
12	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
13	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
14	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
15	—	Unconditional trap (dedicated)	—	—																																																																																																																																																																																																																																																																																			
16	BSC	BUSERR	—	000																																																																																																																																																																																																																																																																																			
21	FCU	FIFERR	—	001																																																																																																																																																																																																																																																																																			
23		FRDYI	—	002																																																																																																																																																																																																																																																																																			
27	ICU	SWINT	027	003																																																																																																																																																																																																																																																																																			
28	CMT0	CMI0	028	004																																																																																																																																																																																																																																																																																			
29	CMT1	CMI1	029	005																																																																																																																																																																																																																																																																																			
30	CMT2	CMI2	030	006																																																																																																																																																																																																																																																																																			
31	CMT3	CMI3	031	007																																																																																																																																																																																																																																																																																			
33	USB0	D0FIFO0	033	033																																																																																																																																																																																																																																																																																			
34	*1 *2	D1FIFO0	034	034																																																																																																																																																																																																																																																																																			
35		USB10	—	035																																																																																																																																																																																																																																																																																			

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.9 Differences in Functions and Specifications (9)

Item		RX62T Group					RX63T Group					
Interrupt controller	Vector table	• Vector table (2/4)					• Vector table(2/4)					
		No	Interrupt	Name	DTCER	IPR	No	Interrupt	Name	DTCER	IPR	
		36	—	(Reserved)	—	—	36	CAC	FERRF	—	036	
		37	—	(Reserved)	—	—	37		MENDF	—	—	
		38	—	(Reserved)	—	—	38		OVFF	—	—	
		39	—	(Reserved)	—	—	39	RSPI0	SPRI0	039	039	
		40	—	(Reserved)	—	—	40		SPTI0	040	—	
		41	—	(Reserved)	—	—	41		SPII0	—	—	
		42	—	(Reserved)	—	—	42	RSPI1	SPRI1	042	042	
		43	—	(Reserved)	—	—	43		SPTI1	043	—	
		44	—	(Reserved)	—	—	44		SPII1	—	—	
		44	RSPI0	SPEI0	—	14	45	CAN1	RXF1	—	045	
		45		SPRI0	045	—	46		TXF1	—	—	
		46		SPTI0	046	—	47		RXM1	—	—	
		47		SPII0	—	—	48		TXM1	—	—	
		48	—	(Reserved)	—	—	49	GPT7	GTCIA7	049	049	
		49	—	(Reserved)	—	—	50		GTCIB7	050	—	
		50	—	(Reserved)	—	—	51		GTCIC7	051	—	
		51	—	(Reserved)	—	—	52		GTCIE7	052	052	
		52	—	(Reserved)	—	—	53		GTCIV7	053	—	
		53	—	(Reserved)	—	—	54	Comparators	CMP4	054	054	
		54	—	(Reserved)	—	—	55		CMP5	055	055	
		55	—	(Reserved)	—	—	56		CMP6	056	056	
		56	CAN0	ERS0	—	18	57	DOC	DOPCF	—	057	
		57		RXF0	—	—	58		—	(Reserved)	—	—
		58		TXF0	—	—	59		—	(Reserved)	—	—
		59		RXM0	—	—	60		—	(Reserved)	—	—
		60	TXM0	—	—	—	64	ICU	IRQ0	064	064	
64	External pin	IRQ0	064	20	65	IRQ1	065		065			
65		IRQ1	065	21	66	IRQ2	066		066			
66		IRQ2	066	22	67	IRQ3	067		067			
67		IRQ3	067	23	68	IRQ4	068		068			
68		IRQ4	068	24	69	IRQ5	069		069			
69		IRQ5	069	25	70	IRQ6	070		070			
70		IRQ6	070	26	71	IRQ7	071		071			
71		IRQ7	071	27	90	USB *1 *2	USBR0	—	090			
90	—	(Reserved)	—	—	96	—	(Reserved)	—	—			
96	WDT	WOVI	—	40	98	AD	ADI0	098	098			
98	AD0	ADI0	098	44	102	S12AD	S12ADI	102	102			
102	S12AD0	S12ADI0	102	48	103		S12GBADI	103	103			
103	S12AD1	S12ADI1	103	—	104	S12AD1	S12ADI1	104	104			
104	—	(Reserved)	—	—	105		S12GBADI1	105	105			
105	—	(Reserved)	—	—	106	ICU	GROUP0	—	106			
106	Comparators	CMP1	106	49	114	ICU	GROUP12	—	114			
114	MTU0	TGIA0	114	51	115	—	(Reserved)	—	—			
115		TGIB0	115	—	116	—	(Reserved)	—	—			
116		TGIC0	116	—	117	—	(Reserved)	—	—			
117		TGID0	117	—	118	—	(Reserved)	—	—			
118		TCIV0	—	—	119	—	(Reserved)	—	—			
119		TGIE0	—	—	120	—	(Reserved)	—	—			
120		TGIF0	—	—	—							

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.10 Differences in Functions and Specifications (10)

Item		RX62T Group					RX63T Group							
Interrupt controller	Vector table	• Vector table (3/4)					• Vector table (3/4)							
		No	Interrupt	Name	DTCER	IPR	No	Interrupt	Name	DTCER	IPR			
		121	MTU1	TGIA1	122	53	121	—	(Reserved)	—	—			
		122		TGIB1	123		122	SCI12	SCIX0	—	122			
		123		TCIV1	—		123		SCIX1					
		124		TCIU1	—		124		SCIX2					
		125	MTU2	TGIA2	125	55	125	MTU0	TGIA0	126	126			
		126		TGIB2	126		126		TGIB0	127				
		127		TCIV2	—		127		TGIC0	128				
		128	MTU3	TCIU2	—	56	128	MTU1	TGIA1	133	133			
		129		TGIA3	129		57		134	TGIB1		134		
		130		TGIB3	130		130		135	TCIV1		—	135	
		131		TGIC3	131		131		136	TCIU1		—	136	
		132	MTU4	TGID3	132	58	132	MTU2	TGIA2	137	137			
		133		TCIV3	—		133		138	TGIB2		138		
		134		TGIA4	134		59		139	TCIV2		—	139	
		135	MTU5	TGIB4	135	5A	140	MTU3	TGIA3	141	141			
		136		TGIC4	136		141		142	TGIB3		142		
		137		TGID4	137		142		143	TGIC3		143		
		138		TCIV4	138		5A		144	TGID3		144		
		139	MTU6	TCIU5	139	5B	145	MTU4	TGIA4	146	146			
		140		TGIV5	140		140		147	TGIB4		147		
		141		TGIW5	141		141		148	TGIC4		148		
		142	MTU7	TGIA6	142	5C	149	MTU5	TGID4	149	149			
		143		TGIB6	143		150		150	TCIV4		150	150	
		144		TGIC6	144		151		151	151		TGIU5	151	151
		145		TGID6	145		152		152	152		TGIV5	152	152
		146	MTU8	TCIV6	—	5D	153	MTU6	TGIW5	153	153			
		147		—	(Reserved)		—		154	TGIA6		154	154	
		148		—	(Reserved)		—		155	TGIB6		155		
		149	MTU9	TGIA7	149	5E	156	MTU7	TGIC6	156	156			
150	TGIB7	150		157	157		TGID6		157					
151	TGIC7	151		5F	158		TCIV6		—	158				
152	TGID7	152		152	161		TGIA7		161	161				
153	TCIV7	153	60	162	TGIB7	162								
154	—	(Reserved)	—	163	TGIC7	163	163							
155	—	(Reserved)	—	164	TGID7	164								
156	MTU10	—	(Reserved)	—	165	MTU8	TCIV7	165	165					
157		—	(Reserved)		—		166	POE		OEI1	—	166		
158		—	(Reserved)		—		167			OEI2				
159	—	(Reserved)	—	168	OEI3									
160	—	(Reserved)	—	169	OEI4									
161	MTU11	—	(Reserved)	—	170	MTU9	OEI5	—	170					
162		—	(Reserved)		—		171			Comparators	CMP0	171	171	
163		—	(Reserved)		—		172				CMP1	172		172
164		—	(Reserved)		—		173			CMP2	173	173		
165	MTU12	—	(Reserved)	—	174	GPT4	GTCIA4	174	174					
166		—	(Reserved)		—		175	GTCIB4		175				
167		—	(Reserved)		—		176	GTCIC4		176				
168	MTU13	—	(Reserved)	—	177	GPT0	GTCIE4	177	177					
169		—	(Reserved)		—		178	GTCIV4		178				
170		POE	OEI1		—		67	179		LOCO1	179			
171			OEI2		—			67						
172	MTU14	OEI3	—	68	177	GPT0	GTCIE0	177	69					
173		OEI4	—		68		178	GTCIV0		178				
174		GTCIA0	174		174		179	LOCO1		179				

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.11 Differences in Functions and Specifications (11)

Item		RX62T Group					RX63T Group					
Interrupt controller	Vector table	• Vector table (4/4)					• Vector table (4/4)					
		No	Interrupt	Name	DTCER	IPR	No	Interrupt	Name	DTCER	IPR	
		180	GPT1	GTCIA1	180	6A	180	GPT5	GTCIA5	180	180	
		181		GTCIB1	181		181		GTCIB5	181		
		182		GTCIC1	182		182		GTCIC5	182		
		183		GTCIE1	183		6B		GTCIE5	183		
		184		GTCIV1	184		184		GTCIV5	184		
		185	(Reserved)	—	—	—	185	GPT6	GTCIA6	185	185	
		186	GPT2	GTCIA2	186	6C	186		GTCIB6	186		
		187		GTCIB2	187		187		GTCIC6	187		
		188		GTCIC2	188		6D		GTCIE6	188		
		189		GTCIE2	189		189		GTCIV6	189		
		190		GTCIV2	190		—	—	190	RIIC1 *1 *2	EEI1	—
		191	(Reserved)	—	—	—	191	RXI1	191			
		192	GPT3	GTCIA3	192	6E	192	TXI1	192			
		193		GTCIB3	193		193	TEI1	—			
		194		GTCIC3	194		6F	194	RIIC0	EEI0	—	194
		195		GTCIE3	195		195	195		RXI0	195	
		196	GTCIV3	196	—	—	196	TXI0		196		
		197	(Reserved)	—	—	—	197	TEI0		—		
		198	—	(Reserved)	—	—	198	DMAC	DMAC0I	198	198	
		199	—	(Reserved)	—	—	199		DMAC1I	199	199	
		200	—	(Reserved)	—	—	200		DMAC2I	200	200	
		201	—	(Reserved)	—	—	201		DMAC3I	201	201	
		214	SCI0	ERI0	—	80	214	SCI0	RXI0	214	214	
		215		RXI0	215		215		TXI0	215		
		216		TXI0	216		—		216	TEI0	—	
		217		TEI0	—		217		217	SCI1	RXI1	217
		218	SCI1	ERI1	—	81	218	TXI1	218			
		219		RXI1	219		219	TEI1	—			
		220		TXI1	220		220	SCI2	RXI2	220	220	
		221	TEI1	—	221	221	TXI2		221			
		222	SCI2	ERI2	—	82	222		TEI2	—		
		223		RXI2	223		223	SCI3 *2	RXI3	223	223	
224	TXI2	224		224	224		TXI3		224			
225	TEI2	—		225	225		TEI3		—			
226	—	(Reserved)	—	—	226	GPT0	GTCIA0	226	226			
227	—	(Reserved)	—	—	227		GTCIB0	227				
228	—	(Reserved)	—	—	228		GTCIC0	228				
229	—	(Reserved)	—	—	229		GTCIE0	229	229			
230	—	(Reserved)	—	—	230		GTCIV0	230				
231	—	(Reserved)	—	—	231	LOCOI0	231					
232	—	(Reserved)	—	—	232	GPT1	GTCIA1	232	232			
233	—	(Reserved)	—	—	233		GTCIB1	233				
234	—	(Reserved)	—	—	234		GTCIC1	234				
235	—	(Reserved)	—	—	235		GTCIE1	235	235			
236	—	(Reserved)	—	—	236		GTCIV1	236				
238	—	(Reserved)	—	—	238	GPT2	GTCIA2	238	238			
239	—	(Reserved)	—	—	239		GTCIB2	239				
240	—	(Reserved)	—	—	240		GTCIC2	240				
241	—	(Reserved)	—	—	241		GTCIE2	241	241			
242	—	(Reserved)	—	—	242		GTCIV2	242				
244	—	(Reserved)	—	—	244	GPT3	GTCIA3	244	244			
245	—	(Reserved)	—	—	245		GTCIB3	245				
246	RIIC0	ICEEI0	—	88	246		GTCIC3	246				
247		ICRXI0	247		89		247	GTCIE3	247	247		
248		ICTXI0	248		8A		248	GTCIV3	248			
249		ICTEI0	—		8B	249	(Reserved)	—	—			
250	—	(Reserved)	—	—	250	SCI12	RXI12	250	250			
251	—	(Reserved)	—	—	251		TXI12	251				
252	—	(Reserved)	—	—	252		TEI12	—				
254	LIN0	LIN0	—	90	254	—	(Reserved)	—	—			

Notes: 1. USB0 and RIIC1 are not implemented on the 112-pin version.
 2. USB0, RIIC1, and SCI3 are not implemented on the 100-pin version.

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.12 Differences in Functions and Specifications (12)

Item		RX62T Group	RX63T Group																																				
Interrupt controller	Registers/bits	<ul style="list-style-type: none"> Interrupt request register i (IRi) Interrupt source priority register m (IPRm) (m = 00h to 90h) DTC activation enable register n (DTCERn) (n = interrupt vector number) 	<ul style="list-style-type: none"> Interrupt request register n (IRn) Interrupt source priority register n (IPRn) (n = 000 to 250) DTC activation enable register n (DTCERn) (n = interrupt vector number) DMAC activation request select register m (DMRSRm) IRQ pin digital filter enable register 0 (IRQFLTE0) IRQ pin digital filter setting register 0 (IRQFLTC0) 																																				
		—	<ul style="list-style-type: none"> Non-maskable interrupt status register (NMISR) 																																				
		<table border="1"> <tr><td>b0</td><td>NMIST</td><td>NMI status flag</td></tr> <tr><td>b1</td><td>LV DST</td><td>Voltage monitoring interrupt status flag</td></tr> <tr><td>b2</td><td>OSTST</td><td>Oscillation stop detection interrupt status flag</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table>	b0	NMIST	NMI status flag	b1	LV DST	Voltage monitoring interrupt status flag	b2	OSTST	Oscillation stop detection interrupt status flag	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	<table border="1"> <tr><td>b0</td><td>NMIST</td><td>NMI status flag</td></tr> <tr><td>b1</td><td>OSTST</td><td>Oscillation stop detection interrupt status flag</td></tr> <tr><td>b2</td><td>WDTST</td><td>WDT underflow/refresh error status flag</td></tr> <tr><td>b3</td><td>IWDTST</td><td>IWDT underflow/refresh error status flag</td></tr> <tr><td>b4</td><td>LVD1ST</td><td>Voltage monitoring 1 interrupt status flag</td></tr> <tr><td>b5</td><td>LVD2ST</td><td>Voltage monitoring 2 interrupt status flag</td></tr> </table>	b0	NMIST	NMI status flag	b1	OSTST	Oscillation stop detection interrupt status flag	b2	WDTST	WDT underflow/refresh error status flag	b3	IWDTST	IWDT underflow/refresh error status flag	b4	LVD1ST	Voltage monitoring 1 interrupt status flag	b5	LVD2ST	Voltage monitoring 2 interrupt status flag
		b0	NMIST	NMI status flag																																			
		b1	LV DST	Voltage monitoring interrupt status flag																																			
		b2	OSTST	Oscillation stop detection interrupt status flag																																			
		b3	—	(Reserved bit)																																			
		b4	—	(Reserved bit)																																			
		b5	—	(Reserved bit)																																			
		b0	NMIST	NMI status flag																																			
b1	OSTST	Oscillation stop detection interrupt status flag																																					
b2	WDTST	WDT underflow/refresh error status flag																																					
b3	IWDTST	IWDT underflow/refresh error status flag																																					
b4	LVD1ST	Voltage monitoring 1 interrupt status flag																																					
b5	LVD2ST	Voltage monitoring 2 interrupt status flag																																					
<ul style="list-style-type: none"> Non-maskable interrupt enable register (NMIER) 	<ul style="list-style-type: none"> Non-maskable interrupt enable register (NMIER) 																																						
<table border="1"> <tr><td>b0</td><td>NMIEN</td><td>NMI pin interrupt enable bit</td></tr> <tr><td>b1</td><td>LV DEN</td><td>Voltage monitoring interrupt enable bit</td></tr> <tr><td>b2</td><td>OSTEN</td><td>Oscillation stop detection interrupt enable bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table>	b0	NMIEN	NMI pin interrupt enable bit	b1	LV DEN	Voltage monitoring interrupt enable bit	b2	OSTEN	Oscillation stop detection interrupt enable bit	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	<table border="1"> <tr><td>b0</td><td>NMIEN</td><td>NMI pin interrupt enable bit</td></tr> <tr><td>b1</td><td>OSTEN</td><td>Oscillation stop detection interrupt enable bit</td></tr> <tr><td>b2</td><td>WDTEN</td><td>WDT underflow/refresh error enable bit</td></tr> <tr><td>b3</td><td>IWDTEN</td><td>IWDT underflow/refresh error enable bit</td></tr> <tr><td>b4</td><td>LVD1EN</td><td>Voltage monitoring 1 interrupt enable bit</td></tr> <tr><td>b5</td><td>LVD2EN</td><td>Voltage monitoring 2 interrupt enable bit</td></tr> </table>	b0	NMIEN	NMI pin interrupt enable bit	b1	OSTEN	Oscillation stop detection interrupt enable bit	b2	WDTEN	WDT underflow/refresh error enable bit	b3	IWDTEN	IWDT underflow/refresh error enable bit	b4	LVD1EN	Voltage monitoring 1 interrupt enable bit	b5	LVD2EN	Voltage monitoring 2 interrupt enable bit		
b0	NMIEN	NMI pin interrupt enable bit																																					
b1	LV DEN	Voltage monitoring interrupt enable bit																																					
b2	OSTEN	Oscillation stop detection interrupt enable bit																																					
b3	—	(Reserved bit)																																					
b4	—	(Reserved bit)																																					
b5	—	(Reserved bit)																																					
b0	NMIEN	NMI pin interrupt enable bit																																					
b1	OSTEN	Oscillation stop detection interrupt enable bit																																					
b2	WDTEN	WDT underflow/refresh error enable bit																																					
b3	IWDTEN	IWDT underflow/refresh error enable bit																																					
b4	LVD1EN	Voltage monitoring 1 interrupt enable bit																																					
b5	LVD2EN	Voltage monitoring 2 interrupt enable bit																																					
<ul style="list-style-type: none"> Non-maskable interrupt clear register (NMICLR) 	<ul style="list-style-type: none"> Non-maskable interrupt status clear register (NMICLR) 																																						
<table border="1"> <tr><td>b0</td><td>NMICLR</td><td>NMI clear bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>OSTCLR</td><td>OST clear bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table>	b0	NMICLR	NMI clear bit	b1	—	(Reserved bit)	b2	OSTCLR	OST clear bit	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	<table border="1"> <tr><td>b0</td><td>NMICLR</td><td>NMI clear bit</td></tr> <tr><td>b1</td><td>OSTCLR</td><td>OST clear bit</td></tr> <tr><td>b2</td><td>WDTCLR</td><td>WDT clear bit</td></tr> <tr><td>b3</td><td>IWDTCLR</td><td>IWDT clear bit</td></tr> <tr><td>b4</td><td>LVD1CLR</td><td>LVD1 clear bit</td></tr> <tr><td>b5</td><td>LVD2CLR</td><td>LVD2 clear bit</td></tr> </table>	b0	NMICLR	NMI clear bit	b1	OSTCLR	OST clear bit	b2	WDTCLR	WDT clear bit	b3	IWDTCLR	IWDT clear bit	b4	LVD1CLR	LVD1 clear bit	b5	LVD2CLR	LVD2 clear bit		
b0	NMICLR	NMI clear bit																																					
b1	—	(Reserved bit)																																					
b2	OSTCLR	OST clear bit																																					
b3	—	(Reserved bit)																																					
b4	—	(Reserved bit)																																					
b5	—	(Reserved bit)																																					
b0	NMICLR	NMI clear bit																																					
b1	OSTCLR	OST clear bit																																					
b2	WDTCLR	WDT clear bit																																					
b3	IWDTCLR	IWDT clear bit																																					
b4	LVD1CLR	LVD1 clear bit																																					
b5	LVD2CLR	LVD2 clear bit																																					
—	<ul style="list-style-type: none"> NMI pin digital filter enable register (NMIFLTE) NMI pin digital filter setting register (NMIFLTC) Group m interrupt source register (GRPm) Group m interrupt enable register (GENm) Group m interrupt clear register (GCRm) 																																						

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.13 Differences in Functions and Specifications (13)

Item		RX62T Group	RX63T Group																																																																																																																																													
Bus	Function	<ul style="list-style-type: none"> Bus configuration <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Internal main bus 2</td> <td style="width: 33%;">DTC On-chip RAM, On-chip ROM</td> <td style="width: 33%;">ICLK</td> </tr> <tr> <td>Internal peripheral bus 1</td> <td>Interrupt controller, bus error monitoring section</td> <td>ICLK</td> </tr> <tr> <td>Internal peripheral bus 2</td> <td>Peripheral functions (WDT, CMT, CRC, SCI, etc)</td> <td>PCLK</td> </tr> <tr> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> <tr> <td>Internal peripheral bus 4</td> <td>Peripheral functions (MTU3, GPT)</td> <td>ICLK</td> </tr> <tr> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> <tr> <td>Internal peripheral bus 6</td> <td>On-chip ROM (P/E), data flash</td> <td>PCLK</td> </tr> <tr> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> </table> Bus error (illegal address access) <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Address</th> <th style="width: 50%;">Illegal address access</th> </tr> </thead> <tbody> <tr><td>0000 0000h to 0000 3FFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0000 4000h to 0007 FFFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0008 0000h to 0009 0FFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0009 1000h to 0009 3FFFh</td><td style="text-align: center;">○</td></tr> <tr><td>0009 4000h to 0009 41FFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0009 4200h to 0009 FFFFh</td><td style="text-align: center;">○</td></tr> <tr><td>000A 0000h to 000B FFFFh</td><td style="text-align: center;">○</td></tr> <tr><td>000C 0000h to 000C 0FFFh</td><td style="text-align: center;">○</td></tr> <tr><td>000C 1000h to 000C 27FFh</td><td style="text-align: center;">—</td></tr> <tr><td>000C 2800h to 000D FFFFh</td><td style="text-align: center;">○</td></tr> <tr><td>000E 0000h to 000F FFFFh</td><td style="text-align: center;">○</td></tr> <tr><td>0010 0000h to 0011 FFFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0012 0000h to 007F 7FFFh</td><td style="text-align: center;">○</td></tr> <tr><td>007F 8000h to 007F 9FFFh</td><td style="text-align: center;">—</td></tr> <tr><td>007F A000h to 007F BFFFh</td><td style="text-align: center;">○</td></tr> <tr><td>007F C000h to 007F C4FFh</td><td style="text-align: center;">—</td></tr> <tr><td>007F C500h to 007F FBFFh</td><td style="text-align: center;">○</td></tr> <tr><td>007F FC00h to 007F FFFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0080 0000h to 00DF FFFFh</td><td style="text-align: center;">—</td></tr> <tr><td>00E0 0000h to 00FF FFFFh</td><td style="text-align: center;">—</td></tr> <tr><td>0100 0000h to 7FFF FFFFh</td><td style="text-align: center;">○</td></tr> <tr><td style="text-align: center;">8000 0000h to FFFF FFFFh</td><td style="text-align: center;">—</td></tr> </tbody> </table> 	Internal main bus 2	DTC On-chip RAM, On-chip ROM	ICLK	Internal peripheral bus 1	Interrupt controller, bus error monitoring section	ICLK	Internal peripheral bus 2	Peripheral functions (WDT, CMT, CRC, SCI, etc)	PCLK	—	—	—	Internal peripheral bus 4	Peripheral functions (MTU3, GPT)	ICLK	—	—	—	Internal peripheral bus 6	On-chip ROM (P/E), data flash	PCLK	—	—	—	Address	Illegal address access	0000 0000h to 0000 3FFFh	—	0000 4000h to 0007 FFFFh	—	0008 0000h to 0009 0FFFh	—	0009 1000h to 0009 3FFFh	○	0009 4000h to 0009 41FFFh	—	0009 4200h to 0009 FFFFh	○	000A 0000h to 000B FFFFh	○	000C 0000h to 000C 0FFFh	○	000C 1000h to 000C 27FFh	—	000C 2800h to 000D FFFFh	○	000E 0000h to 000F FFFFh	○	0010 0000h to 0011 FFFFh	—	0012 0000h to 007F 7FFFh	○	007F 8000h to 007F 9FFFh	—	007F A000h to 007F BFFFh	○	007F C000h to 007F C4FFh	—	007F C500h to 007F FBFFh	○	007F FC00h to 007F FFFFh	—	0080 0000h to 00DF FFFFh	—	00E0 0000h to 00FF FFFFh	—	0100 0000h to 7FFF FFFFh	○	8000 0000h to FFFF FFFFh	—	<ul style="list-style-type: none"> Bus configuration <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Internal main bus 2</td> <td style="width: 33%;">DTC, DMAC RAM, ROM</td> <td style="width: 33%;">ICLK</td> </tr> <tr> <td>Internal peripheral bus 1</td> <td>DTC, DMAC interrupt controller, bus error monitoring section</td> <td>ICLK</td> </tr> <tr> <td>Internal peripheral bus 2</td> <td>Peripheral functions (modules other than those connected to internal peripheral buses 1, 3, 4, and 5)</td> <td>PCLKB</td> </tr> <tr> <td>Internal peripheral bus 3</td> <td>Peripheral functions (USB)</td> <td>PCLKB</td> </tr> <tr> <td>Internal peripheral bus 4</td> <td>Peripheral functions (MTU3, GPT)</td> <td>PCLKA</td> </tr> <tr> <td>Internal peripheral bus 5</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> <tr> <td>Internal peripheral bus 6</td> <td>ROM (P/E), E2 data flash</td> <td>FCLK</td> </tr> <tr> <td>CS area</td> <td>External device</td> <td>BCLK</td> </tr> </table> Bus error (illegal address access) <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2" style="width: 50%;">Address</th> <th colspan="2" style="width: 50%;">Illegal address access</th> </tr> <tr> <th colspan="2" style="text-align: center;">On-chip ROM mode</th> </tr> <tr> <td></td> <th style="width: 25%;">Enabled</th> <th style="width: 25%;">Disabled</th> </tr> </thead> <tbody> <tr><td>0000 0000h to 0007 FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">—</td></tr> <tr><td>0008 0000h to 0008 7FFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">—</td></tr> <tr><td>0008 8000h to 0009 FFFFh</td><td style="text-align: center;">Δ</td><td style="text-align: center;">—</td></tr> <tr><td>000A 0000h to 000B FFFFh</td><td style="text-align: center;">Δ</td><td style="text-align: center;">—</td></tr> <tr><td>000C 0000h to 000D FFFFh</td><td style="text-align: center;">Δ</td><td style="text-align: center;">—</td></tr> <tr><td>000E 0000h to 000F FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">—</td></tr> <tr><td>0010 0000h to 00FF FFFFh</td><td style="text-align: center;">Δ</td><td style="text-align: center;">○</td></tr> <tr><td>0100 0000h to 04FF FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">○</td></tr> <tr><td>0500 0000h to 07FF FFFFh</td><td style="text-align: center;">[IA]</td><td style="text-align: center;">—</td></tr> <tr><td>0800 0000h to 0FFF FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">—</td></tr> <tr><td>1000 0000h to 7FFF FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">○</td></tr> <tr><td>8000 0000h to FFFF FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">○</td></tr> <tr><td>FF00 0000h to FFFF FFFFh</td><td style="text-align: center;">—</td><td style="text-align: center;">[IA]</td></tr> </tbody> </table> 	Internal main bus 2	DTC, DMAC RAM, ROM	ICLK	Internal peripheral bus 1	DTC, DMAC interrupt controller, bus error monitoring section	ICLK	Internal peripheral bus 2	Peripheral functions (modules other than those connected to internal peripheral buses 1, 3, 4, and 5)	PCLKB	Internal peripheral bus 3	Peripheral functions (USB)	PCLKB	Internal peripheral bus 4	Peripheral functions (MTU3, GPT)	PCLKA	Internal peripheral bus 5	—	—	Internal peripheral bus 6	ROM (P/E), E2 data flash	FCLK	CS area	External device	BCLK	Address	Illegal address access		On-chip ROM mode			Enabled	Disabled	0000 0000h to 0007 FFFFh	—	—	0008 0000h to 0008 7FFFh	—	—	0008 8000h to 0009 FFFFh	Δ	—	000A 0000h to 000B FFFFh	Δ	—	000C 0000h to 000D FFFFh	Δ	—	000E 0000h to 000F FFFFh	—	—	0010 0000h to 00FF FFFFh	Δ	○	0100 0000h to 04FF FFFFh	—	○	0500 0000h to 07FF FFFFh	[IA]	—	0800 0000h to 0FFF FFFFh	—	—	1000 0000h to 7FFF FFFFh	—	○	8000 0000h to FFFF FFFFh	—	○	FF00 0000h to FFFF FFFFh	—	[IA]
	Internal main bus 2	DTC On-chip RAM, On-chip ROM	ICLK																																																																																																																																													
Internal peripheral bus 1	Interrupt controller, bus error monitoring section	ICLK																																																																																																																																														
Internal peripheral bus 2	Peripheral functions (WDT, CMT, CRC, SCI, etc)	PCLK																																																																																																																																														
—	—	—																																																																																																																																														
Internal peripheral bus 4	Peripheral functions (MTU3, GPT)	ICLK																																																																																																																																														
—	—	—																																																																																																																																														
Internal peripheral bus 6	On-chip ROM (P/E), data flash	PCLK																																																																																																																																														
—	—	—																																																																																																																																														
Address	Illegal address access																																																																																																																																															
0000 0000h to 0000 3FFFh	—																																																																																																																																															
0000 4000h to 0007 FFFFh	—																																																																																																																																															
0008 0000h to 0009 0FFFh	—																																																																																																																																															
0009 1000h to 0009 3FFFh	○																																																																																																																																															
0009 4000h to 0009 41FFFh	—																																																																																																																																															
0009 4200h to 0009 FFFFh	○																																																																																																																																															
000A 0000h to 000B FFFFh	○																																																																																																																																															
000C 0000h to 000C 0FFFh	○																																																																																																																																															
000C 1000h to 000C 27FFh	—																																																																																																																																															
000C 2800h to 000D FFFFh	○																																																																																																																																															
000E 0000h to 000F FFFFh	○																																																																																																																																															
0010 0000h to 0011 FFFFh	—																																																																																																																																															
0012 0000h to 007F 7FFFh	○																																																																																																																																															
007F 8000h to 007F 9FFFh	—																																																																																																																																															
007F A000h to 007F BFFFh	○																																																																																																																																															
007F C000h to 007F C4FFh	—																																																																																																																																															
007F C500h to 007F FBFFh	○																																																																																																																																															
007F FC00h to 007F FFFFh	—																																																																																																																																															
0080 0000h to 00DF FFFFh	—																																																																																																																																															
00E0 0000h to 00FF FFFFh	—																																																																																																																																															
0100 0000h to 7FFF FFFFh	○																																																																																																																																															
8000 0000h to FFFF FFFFh	—																																																																																																																																															
Internal main bus 2	DTC, DMAC RAM, ROM	ICLK																																																																																																																																														
Internal peripheral bus 1	DTC, DMAC interrupt controller, bus error monitoring section	ICLK																																																																																																																																														
Internal peripheral bus 2	Peripheral functions (modules other than those connected to internal peripheral buses 1, 3, 4, and 5)	PCLKB																																																																																																																																														
Internal peripheral bus 3	Peripheral functions (USB)	PCLKB																																																																																																																																														
Internal peripheral bus 4	Peripheral functions (MTU3, GPT)	PCLKA																																																																																																																																														
Internal peripheral bus 5	—	—																																																																																																																																														
Internal peripheral bus 6	ROM (P/E), E2 data flash	FCLK																																																																																																																																														
CS area	External device	BCLK																																																																																																																																														
Address	Illegal address access																																																																																																																																															
	On-chip ROM mode																																																																																																																																															
	Enabled	Disabled																																																																																																																																														
0000 0000h to 0007 FFFFh	—	—																																																																																																																																														
0008 0000h to 0008 7FFFh	—	—																																																																																																																																														
0008 8000h to 0009 FFFFh	Δ	—																																																																																																																																														
000A 0000h to 000B FFFFh	Δ	—																																																																																																																																														
000C 0000h to 000D FFFFh	Δ	—																																																																																																																																														
000E 0000h to 000F FFFFh	—	—																																																																																																																																														
0010 0000h to 00FF FFFFh	Δ	○																																																																																																																																														
0100 0000h to 04FF FFFFh	—	○																																																																																																																																														
0500 0000h to 07FF FFFFh	[IA]	—																																																																																																																																														
0800 0000h to 0FFF FFFFh	—	—																																																																																																																																														
1000 0000h to 7FFF FFFFh	—	○																																																																																																																																														
8000 0000h to FFFF FFFFh	—	○																																																																																																																																														
FF00 0000h to FFFF FFFFh	—	[IA]																																																																																																																																														
	Registers/ bits	—	<ul style="list-style-type: none"> Time out <ul style="list-style-type: none"> CSn control register (CSnCR) CSn recovery cycle setting register (CSnREC) CS recovery cycle insertion enable register (CSRECEN) CSn mode register (CSnMOD) CSn wait control register 1 (CSnWCR1) CSn wait control register 2 (CSnWCR2) Bus error monitoring enable register (BEREN) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">IGAEN</td> <td style="width: 70%;">Illegal address access detection enable bit</td> </tr> <tr> <td>b1</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> </table> 	b0	IGAEN	Illegal address access detection enable bit	b1	—	(Reserved bit)																																																																																																																																							
b0	IGAEN	Illegal address access detection enable bit																																																																																																																																														
b1	—	(Reserved bit)																																																																																																																																														

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.14 Differences in Functions and Specifications (14)

Item		RX62T Group	RX63T Group																								
Bus	Registers/ bits	<ul style="list-style-type: none"> Bus error status register 1 (BERSR1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">IA</td> <td style="width: 70%;">Illegal address access bit</td> </tr> <tr> <td>b1</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>MST[2:0]</td> <td>Bus master code bits</td> </tr> <tr> <td>b6</td> <td></td> <td></td> </tr> </table> BERSR1.MST[2:0] <ul style="list-style-type: none"> 000b: CPU 001b: Setting prohibited 010b: Setting prohibited 011b: DTC 100b: Setting prohibited 101b: Setting prohibited 110b: Setting prohibited 111b: Setting prohibited 	b0	IA	Illegal address access bit	b1	—	(Reserved bit)	b4	MST[2:0]	Bus master code bits	b6			<ul style="list-style-type: none"> Bus error status register 1 (BERSR1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">IA</td> <td style="width: 70%;">Illegal address access bit</td> </tr> <tr> <td>b1</td> <td>TO</td> <td>Time out bit</td> </tr> <tr> <td>b4</td> <td>MST[2:0]</td> <td>Bus master code bits</td> </tr> <tr> <td>b6</td> <td></td> <td></td> </tr> </table> BERSR1.MST[2:0] <ul style="list-style-type: none"> 000b: CPU 001b: Reserved 010b: Reserved 011b: DTC/DMAC 100b: Reserved 101b: Reserved 110b: Reserved 111b: Reserved 	b0	IA	Illegal address access bit	b1	TO	Time out bit	b4	MST[2:0]	Bus master code bits	b6		
		b0	IA	Illegal address access bit																							
b1	—	(Reserved bit)																									
b4	MST[2:0]	Bus master code bits																									
b6																											
b0	IA	Illegal address access bit																									
b1	TO	Time out bit																									
b4	MST[2:0]	Bus master code bits																									
b6																											
DMA controller	Registers/ bits	—	<ul style="list-style-type: none"> Bus priority control register (BUSPRI) DMA transfer source address register (DMSAR) DMA transfer destination address register (DMDAR) DMA transfer count register (DMCRA) DMA block transfer count register (DMCRB) DMA transfer mode register (DMTMD) DMA interrupt setting register (DMINT) DMA address mode register (DMAMD) DMA offset register (DMOFR) DMA transfer enable register (DMCNT) DMA software start register (DMREQ) DMA status register (DMSTS) DMA activation source flag control register (DMCSL) DMA module activation register (DMAST) 																								
DTC controller	Registers/ bits	<ul style="list-style-type: none"> DTC transfer count register A(CRA) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Block transfer mode</td> <td style="width: 33%;">Transfer count</td> <td style="width: 34%;">1 to 255</td> </tr> </table> <ul style="list-style-type: none"> 00h setting prohibited DTC transfer count register B (CRB) <ul style="list-style-type: none"> Set to FFFFh for normal transfer mode. DTC vector base register (DTCVBR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">b11 to b0</td> <td style="width: 67%;">Value is 0 when read.</td> </tr> <tr> <td>b31 to b12</td> <td>Writing to b31 to b28 has no effect.</td> </tr> </table> 14.3 Sources of Activation <ul style="list-style-type: none"> None listed. 	Block transfer mode	Transfer count	1 to 255	b11 to b0	Value is 0 when read.	b31 to b12	Writing to b31 to b28 has no effect.	<ul style="list-style-type: none"> DT transfer count register A(CRA) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Block transfer mode</td> <td style="width: 33%;">Transfer count</td> <td style="width: 34%;">1 to 256</td> </tr> </table> <ul style="list-style-type: none"> No limitations. DTC transfer count register B (CRB) <ul style="list-style-type: none"> The CRB register is not used in normal transfer mode. DTC vector base register (DTCVBR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">b9 to b0</td> <td style="width: 67%;">Value is 0 when read.</td> </tr> <tr> <td>b31 to b10</td> <td>Writing to b31 to b28 has no effect.</td> </tr> </table> 19.3 Sources of Activation <ul style="list-style-type: none"> Once the DTC acknowledges a startup request, (omitted) the highest priority request is acknowledged. 	Block transfer mode	Transfer count	1 to 256	b9 to b0	Value is 0 when read.	b31 to b10	Writing to b31 to b28 has no effect.										
		Block transfer mode	Transfer count	1 to 255																							
b11 to b0	Value is 0 when read.																										
b31 to b12	Writing to b31 to b28 has no effect.																										
Block transfer mode	Transfer count	1 to 256																									
b9 to b0	Value is 0 when read.																										
b31 to b10	Writing to b31 to b28 has no effect.																										
I/O port	Registers/ bits	<ul style="list-style-type: none"> Data direction register (DDR) Data register (DR) Port register (PORT) Input buffer control register (ICR) <div style="background-color: #cccccc; height: 40px; margin: 5px 0;"></div> <ul style="list-style-type: none"> Port function register 8 (PF8IRQ) Port function register 9 (PF9IRQ) Port function register A (PFAADC) Port function register C (PFCMTU) Port function register D (PFDGPT) Port function register F (PFFSCI) Port function register G (PFGSPI) Port function register H (PFHSPI) Port function register J (PFJCAN) Port function register K (PFKLIN) 	<ul style="list-style-type: none"> Port direction register (PDR) Port output data register (PODR) Port input data register (PIDR) Port mode register (PMR) Open drain control register 0 (ODR0) Open drain control register 1 (ODR1) Driving ability control register 1 (DSCR1) Driving ability control register 2 (DSCR2) <div style="background-color: #cccccc; height: 40px; margin: 5px 0;"></div>																								

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.15 Differences in Functions and Specifications (15)

Item		RX62T Group	RX63T Group						
I/O port	Registers/ bits	<ul style="list-style-type: none"> Port function register M (PFMPOE) Port function register N (PFNPOE) 	—						
Multi-function pin controller	Registers/ bits	—	<ul style="list-style-type: none"> Write-protect register (PWPR) P0n pin function control register (P0nPFS) P1n pin function control register (P1nPFS) P2n pin function control register (P2nPFS) P3n pin function control register (P3nPFS) P4n pin function control register (P4nPFS) P5n pin function control register (P5nPFS) P6n pin function control register (P6nPFS) P7n pin function control register (P7nPFS) P8n pin function control register (P8nPFS) P9n pin function control register (P9nPFS) PAn pin function control register (PAnPFS) PBn pin function control register (PBnPFS) PCn pin function control register (PCnPFS) PDn pin function control register (PDnPFS) PEn pin function control register (PEnPFS) PFn pin function control register (PFnPFS) PGn pin function control register (PGnPFS) USB0_DPUPE pin function control register (UDPUPEPFS) CS output enable register (PFCSE) CS output pin select register 0 (PFCSS0) Address output enable register 0 (PFAOE0) Address output enable register 1 (PFAOE1) External bus control register 0 (PFBCR0) External bus control register 1 (PFBCR1) USB0 control register (PFUSB0) 						
Multi-function timer pulse unit 3	Registers/ bits	<ul style="list-style-type: none"> Timer control register (TCR) MTU0, MTU1, MTU2, MTU3, MTU4, MTU6, MTU7 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%; text-align: center;">b0</td> <td style="width: 40%; text-align: center;">TPSC[2:0]</td> <td style="width: 50%; text-align: center;">Time prescaler select bits</td> </tr> </table> <ul style="list-style-type: none"> TPSC[2:0] (MTU0) <ul style="list-style-type: none"> 000b: Internal clock: counts on ICLK/1 001b: Internal clock: counts on ICLK/4 010b: Internal clock: counts on ICLK/16 011b: Internal clock: counts on ICLK/64 100b: External clock: counts on MTCLKA pin input 101b: External clock: counts on MTCLKB pin input 110b: External clock: counts on MTCLKC pin input 111b: External clock: counts on MTCLKD pin input TPSC[2:0] (MTU1) <ul style="list-style-type: none"> 000b: Internal clock: counts on ICLK/1 001b: Internal clock: counts on ICLK/4 010b: Internal clock: counts on ICLK/16 011b: Internal clock: counts on ICLK/64 100b: External clock: counts on MTCLKA pin input 101b: External clock: counts on MTCLKB pin input 110b: Internal clock: counts on ICLK/256 111b: Counts on MTU2.TCNT overflow/underflow 	b0	TPSC[2:0]	Time prescaler select bits	<ul style="list-style-type: none"> Timer control register (TCR) MTU0, MTU1, MTU2, MTU3, MTU4, MTU6, MTU7 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%; text-align: center;">b0</td> <td style="width: 40%; text-align: center;">TPSC[2:0]</td> <td style="width: 50%; text-align: center;">Time prescaler select bits</td> </tr> </table> <ul style="list-style-type: none"> TPSC[2:0] (MTU0) <ul style="list-style-type: none"> 000b: Internal clock: counts on PCLKA/1 001b: Internal clock: counts on PCLKA/4 010b: Internal clock: counts on PCLKA/16 011b: Internal clock: counts on PCLKA/64 100b: External clock: counts on MTCLKA pin input 101b: External clock: counts on MTCLKB pin input 110b: External clock: counts on MTCLKC pin input 111b: External clock: counts on MTCLKD pin input TPSC[2:0] (MTU1) <ul style="list-style-type: none"> 000b: Internal clock: counts on PCLKA/1 001b: Internal clock: counts on PCLKA/4 010b: Internal clock: counts on PCLKA/16 011b: Internal clock: counts on PCLKA/64 100b: External clock: counts on MTCLKA pin input 101b: External clock: counts on MTCLKB pin input 110b: Internal clock: counts on PCLKA/256 111b: Counts on MTU2.TCNT overflow/underflow 	b0	TPSC[2:0]	Time prescaler select bits
b0	TPSC[2:0]	Time prescaler select bits							
b0	TPSC[2:0]	Time prescaler select bits							

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.16 Differences in Functions and Specifications (16)

Item		RX62T Group	RX63T Group												
Multi-function timer pulse unit 3	Registers/ bits	<ul style="list-style-type: none"> • TPSC[2:0] (MTU2) <ul style="list-style-type: none"> 000b: Internal clock: counts on ICLK/1 001b: Internal clock: counts on ICLK/4 010b: Internal clock: counts on ICLK/16 011b: Internal clock: counts on ICLK/64 100b: External clock: counts on MTCLKA pin input 101b: External clock: counts on MTCLKB pin input 110b: External clock: counts on MTCLKC pin input 111b: Internal clock: counts on ICLK/1024 • TPSC[2:0] (MTU3,4,6,7) <ul style="list-style-type: none"> 000b: Internal clock: counts on ICLK/1 001b: Internal clock: counts on ICLK/4 010b: Internal clock: counts on ICLK/16 011b: Internal clock: counts on ICLK/64 100b: Internal clock: counts on ICLK/256 101b: Internal clock: counts on ICLK/1024 110b: External clock: counts on MTCLKA pin input *1 111b: External clock: counts on MTCLKB pin input *1 <p style="margin-left: 20px;">Note 1. This setting is not allowed in MTU6 and MTU7</p> <p style="text-align: center; margin-top: 10px;">MTU5</p> <table border="1" style="margin-left: 20px; width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30px;">b0</td> <td style="width: 100px;">TPSC[1:0]</td> <td style="width: 150px;">Time prescaler select bit</td> </tr> <tr> <td>b2</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • TPSC[1:0] (MTU5) <ul style="list-style-type: none"> 00b: Internal clock: counts on ICLK/1 01b: Internal clock: counts on ICLK/4 10b: Internal clock: counts on ICLK/16 11b: Internal clock: counts on ICLK/64 	b0	TPSC[1:0]	Time prescaler select bit	b2			<ul style="list-style-type: none"> • TPSC[2:0] (MTU2) <ul style="list-style-type: none"> 000b: Internal clock: counts on PCLKA/1 001b: Internal clock: counts on PCLKA/4 010b: Internal clock: counts on PCLKA/16 011b: Internal clock: counts on PCLKA/64 100b: External clock: counts on MTCLKA pin input 101b: External clock: counts on MTCLKB pin input 110b: External clock: counts on MTCLKC pin input 111b: Internal clock: counts on PCLKA/1024 • TPSC[2:0] (MTU3,4,6,7) <ul style="list-style-type: none"> 000b: Internal clock: counts on PCLKA/1 001b: Internal clock: counts on PCLKA/4 010b: Internal clock: counts on PCLKA/16 011b: Internal clock: counts on PCLKA/64 100b: Internal clock: counts on PCLKA/256 101b: Internal clock: counts on PCLKA/1024 110b: External clock: counts on MTCLKA pin input *1 111b: External clock: counts on MTCLKB pin input *1 <p style="margin-left: 20px;">Note 1. This setting is not allowed in MTU6 and MTU7</p> <p style="text-align: center; margin-top: 10px;">MTU5</p> <table border="1" style="margin-left: 20px; width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30px;">b0</td> <td style="width: 100px;">TPSC[1:0]</td> <td style="width: 150px;">Time prescaler select bit</td> </tr> <tr> <td>b2</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • TPSC[1:0] (MTU5) <ul style="list-style-type: none"> 00b: Internal clock: counts on PCLKA/1 01b: Internal clock: counts on PCLKA/4 10b: Internal clock: counts on PCLKA/16 11b: Internal clock: counts on PCLKA/64 	b0	TPSC[1:0]	Time prescaler select bit	b2		
b0	TPSC[1:0]	Time prescaler select bit													
b2															
b0	TPSC[1:0]	Time prescaler select bit													
b2															
Port output enable 3	Specification	<ul style="list-style-type: none"> • Specification overview <table border="1" style="margin-left: 20px; width: 100%; border-collapse: collapse;"> <tr> <td style="width: 100px;">Input pins</td> <td>POE0#, POE4#, POE8#, POE10#, POE11#</td> </tr> </table>	Input pins	POE0#, POE4#, POE8#, POE10#, POE11#	<ul style="list-style-type: none"> • Specification overview <table border="1" style="margin-left: 20px; width: 100%; border-collapse: collapse;"> <tr> <td style="width: 100px;">Input pins</td> <td>POE0#, POE4#, POE8#, POE10#, POE11#, POE12#</td> </tr> </table>	Input pins	POE0#, POE4#, POE8#, POE10#, POE11#, POE12#								
Input pins	POE0#, POE4#, POE8#, POE10#, POE11#														
Input pins	POE0#, POE4#, POE8#, POE10#, POE11#, POE12#														
	Registers/ bits	—	<ul style="list-style-type: none"> • Active level register 2 (ALR2) • Input level control/status register 7 (ICSR7) 												

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.17 Differences in Functions and Specifications (17)

Item		RX62T Group			RX63T Group																																																																																																		
Port output enable 3	Registers/ bits	<ul style="list-style-type: none"> Software port output enable register (SPOER) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>MTUCH34HIZ</td><td>MTU3 and MTU4 output impedance enable bit</td></tr> <tr><td>b1</td><td>MTUCH67HIZ</td><td>MTU6 and MTU7 output impedance enable bit</td></tr> <tr><td>b2</td><td>MTUCH0HIZ</td><td>MTU0 output high-impedance enable bit</td></tr> <tr><td>b3</td><td>GPT01HIZ</td><td>GPT0 and GPT1 output high-impedance enable bit</td></tr> <tr><td>b4</td><td>GPT23HIZ</td><td>GPT2 and GPT3 output high-impedance enable bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> 			b0	MTUCH34HIZ	MTU3 and MTU4 output impedance enable bit	b1	MTUCH67HIZ	MTU6 and MTU7 output impedance enable bit	b2	MTUCH0HIZ	MTU0 output high-impedance enable bit	b3	GPT01HIZ	GPT0 and GPT1 output high-impedance enable bit	b4	GPT23HIZ	GPT2 and GPT3 output high-impedance enable bit	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	—	(Reserved bit)	<ul style="list-style-type: none"> Software port output enable register (SPOER) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>MTUCH34HIZ</td><td>MTU3 and MTU4 or MTU6 and MTU7 output impedance enable bit</td></tr> <tr><td>b1</td><td>MTUCH67HIZ</td><td>MTU6 and MTU7 output high-impedance enable bit</td></tr> <tr><td>b2</td><td>MTUCH0HIZ</td><td>MTU0 output high-impedance enable bit</td></tr> <tr><td>b3</td><td>GPT01HIZ</td><td>GPT0 and GPT1 output high-impedance enable bit</td></tr> <tr><td>b4</td><td>GPT23HIZ</td><td>GPT2 and GPT3 output high-impedance enable bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>GPT67HIZ</td><td>GPT6 and GPT7 output high-impedance enable bit</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> 			b0	MTUCH34HIZ	MTU3 and MTU4 or MTU6 and MTU7 output impedance enable bit	b1	MTUCH67HIZ	MTU6 and MTU7 output high-impedance enable bit	b2	MTUCH0HIZ	MTU0 output high-impedance enable bit	b3	GPT01HIZ	GPT0 and GPT1 output high-impedance enable bit	b4	GPT23HIZ	GPT2 and GPT3 output high-impedance enable bit	b5	—	(Reserved bit)	b6	GPT67HIZ	GPT6 and GPT7 output high-impedance enable bit	b7	—	(Reserved bit)																																																
		b0	MTUCH34HIZ	MTU3 and MTU4 output impedance enable bit																																																																																																			
		b1	MTUCH67HIZ	MTU6 and MTU7 output impedance enable bit																																																																																																			
		b2	MTUCH0HIZ	MTU0 output high-impedance enable bit																																																																																																			
		b3	GPT01HIZ	GPT0 and GPT1 output high-impedance enable bit																																																																																																			
		b4	GPT23HIZ	GPT2 and GPT3 output high-impedance enable bit																																																																																																			
		b5	—	(Reserved bit)																																																																																																			
		b6	—	(Reserved bit)																																																																																																			
		b7	—	(Reserved bit)																																																																																																			
		b0	MTUCH34HIZ	MTU3 and MTU4 or MTU6 and MTU7 output impedance enable bit																																																																																																			
		b1	MTUCH67HIZ	MTU6 and MTU7 output high-impedance enable bit																																																																																																			
		b2	MTUCH0HIZ	MTU0 output high-impedance enable bit																																																																																																			
		b3	GPT01HIZ	GPT0 and GPT1 output high-impedance enable bit																																																																																																			
		b4	GPT23HIZ	GPT2 and GPT3 output high-impedance enable bit																																																																																																			
		b5	—	(Reserved bit)																																																																																																			
		b6	GPT67HIZ	GPT6 and GPT7 output high-impedance enable bit																																																																																																			
		b7	—	(Reserved bit)																																																																																																			
		<ul style="list-style-type: none"> Port output enable control register 4 (POECR4) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>CMADDMT34ZE</td><td>MTU CH34 high-impedance CFLAG add bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>IC2ADDMT34ZE</td><td>MTU CH34 high-impedance POE4F add bit</td></tr> <tr><td>b3</td><td>IC3ADDMT34ZE</td><td>MTU CH34 high-impedance POE8F add bit</td></tr> <tr><td>b4</td><td>IC4ADDMT34ZE</td><td>MTU CH34 high-impedance POE10F add bit</td></tr> <tr><td>b5</td><td>IC5ADDMT34ZE</td><td>MTU CH34 high-impedance POE11F add bit</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b8</td><td>CMADDMT67ZE</td><td>MTU CH67 high-impedance CFLAG add bit</td></tr> <tr><td>b9</td><td>IC1ADDMT67ZE</td><td>MTU CH67 high-impedance POE0F add bit</td></tr> <tr><td>b10</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b11</td><td>IC3ADDMT67ZE</td><td>MTU CH67 high-impedance POE8F add bit</td></tr> <tr><td>b12</td><td>IC4ADDMT67ZE</td><td>MTU CH67 high-impedance POE10F add bit</td></tr> <tr><td>b13</td><td>IC5ADDMT67ZE</td><td>MTU CH67 high-impedance POE11F add bit</td></tr> <tr><td>b14</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bit)</td></tr> </table> 			b0	CMADDMT34ZE	MTU CH34 high-impedance CFLAG add bit	b1	—	(Reserved bit)	b2	IC2ADDMT34ZE	MTU CH34 high-impedance POE4F add bit	b3	IC3ADDMT34ZE	MTU CH34 high-impedance POE8F add bit	b4	IC4ADDMT34ZE	MTU CH34 high-impedance POE10F add bit	b5	IC5ADDMT34ZE	MTU CH34 high-impedance POE11F add bit	b6	—	(Reserved bit)	b7	—	(Reserved bit)	b8	CMADDMT67ZE	MTU CH67 high-impedance CFLAG add bit	b9	IC1ADDMT67ZE	MTU CH67 high-impedance POE0F add bit	b10	—	(Reserved bit)	b11	IC3ADDMT67ZE	MTU CH67 high-impedance POE8F add bit	b12	IC4ADDMT67ZE	MTU CH67 high-impedance POE10F add bit	b13	IC5ADDMT67ZE	MTU CH67 high-impedance POE11F add bit	b14	—	(Reserved bit)	b15	—	(Reserved bit)	<ul style="list-style-type: none"> Port output enable control register 4 (POECR4) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>CMADDMT34ZE</td><td>MTU CH34 high-impedance CFLAG add bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>IC2ADDMT34ZE</td><td>MTU CH34 high-impedance POE4F add bit</td></tr> <tr><td>b3</td><td>IC3ADDMT34ZE</td><td>MTU CH34 high-impedance POE8F add bit</td></tr> <tr><td>b4</td><td>IC4ADDMT34ZE</td><td>MTU CH34 high-impedance POE10F add bit</td></tr> <tr><td>b5</td><td>IC5ADDMT34ZE</td><td>MTU CH34 high-impedance POE11F add bit</td></tr> <tr><td>b6</td><td>IC6ADDMT34ZE</td><td>MTU CH34 high-impedance POE12F add bit</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b8</td><td>CMADDMT67ZE</td><td>MTU CH67 high-impedance CFLAG add bit</td></tr> <tr><td>b9</td><td>IC1ADDMT67ZE</td><td>MTU CH67 high-impedance POE0F add bit</td></tr> <tr><td>b10</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b11</td><td>IC3ADDMT67ZE</td><td>MTU CH67 high-impedance POE8F add bit</td></tr> <tr><td>b12</td><td>IC4ADDMT67ZE</td><td>MTU CH67 high-impedance POE10F add bit</td></tr> <tr><td>b13</td><td>IC5ADDMT67ZE</td><td>MTU CH67 high-impedance POE11F add bit</td></tr> <tr><td>b14</td><td>IC6ADDMT67ZE</td><td>MTU CH67 high-impedance POE12F add bit</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bit)</td></tr> </table> 			b0	CMADDMT34ZE	MTU CH34 high-impedance CFLAG add bit	b1	—	(Reserved bit)	b2	IC2ADDMT34ZE	MTU CH34 high-impedance POE4F add bit	b3	IC3ADDMT34ZE	MTU CH34 high-impedance POE8F add bit	b4	IC4ADDMT34ZE	MTU CH34 high-impedance POE10F add bit	b5	IC5ADDMT34ZE	MTU CH34 high-impedance POE11F add bit	b6	IC6ADDMT34ZE	MTU CH34 high-impedance POE12F add bit	b7	—	(Reserved bit)	b8	CMADDMT67ZE	MTU CH67 high-impedance CFLAG add bit	b9	IC1ADDMT67ZE	MTU CH67 high-impedance POE0F add bit	b10	—	(Reserved bit)	b11	IC3ADDMT67ZE	MTU CH67 high-impedance POE8F add bit	b12	IC4ADDMT67ZE	MTU CH67 high-impedance POE10F add bit	b13	IC5ADDMT67ZE	MTU CH67 high-impedance POE11F add bit	b14	IC6ADDMT67ZE	MTU CH67 high-impedance POE12F add bit	b15	—	(Reserved bit)
		b0	CMADDMT34ZE	MTU CH34 high-impedance CFLAG add bit																																																																																																			
		b1	—	(Reserved bit)																																																																																																			
		b2	IC2ADDMT34ZE	MTU CH34 high-impedance POE4F add bit																																																																																																			
		b3	IC3ADDMT34ZE	MTU CH34 high-impedance POE8F add bit																																																																																																			
		b4	IC4ADDMT34ZE	MTU CH34 high-impedance POE10F add bit																																																																																																			
		b5	IC5ADDMT34ZE	MTU CH34 high-impedance POE11F add bit																																																																																																			
		b6	—	(Reserved bit)																																																																																																			
		b7	—	(Reserved bit)																																																																																																			
		b8	CMADDMT67ZE	MTU CH67 high-impedance CFLAG add bit																																																																																																			
b9	IC1ADDMT67ZE	MTU CH67 high-impedance POE0F add bit																																																																																																					
b10	—	(Reserved bit)																																																																																																					
b11	IC3ADDMT67ZE	MTU CH67 high-impedance POE8F add bit																																																																																																					
b12	IC4ADDMT67ZE	MTU CH67 high-impedance POE10F add bit																																																																																																					
b13	IC5ADDMT67ZE	MTU CH67 high-impedance POE11F add bit																																																																																																					
b14	—	(Reserved bit)																																																																																																					
b15	—	(Reserved bit)																																																																																																					
b0	CMADDMT34ZE	MTU CH34 high-impedance CFLAG add bit																																																																																																					
b1	—	(Reserved bit)																																																																																																					
b2	IC2ADDMT34ZE	MTU CH34 high-impedance POE4F add bit																																																																																																					
b3	IC3ADDMT34ZE	MTU CH34 high-impedance POE8F add bit																																																																																																					
b4	IC4ADDMT34ZE	MTU CH34 high-impedance POE10F add bit																																																																																																					
b5	IC5ADDMT34ZE	MTU CH34 high-impedance POE11F add bit																																																																																																					
b6	IC6ADDMT34ZE	MTU CH34 high-impedance POE12F add bit																																																																																																					
b7	—	(Reserved bit)																																																																																																					
b8	CMADDMT67ZE	MTU CH67 high-impedance CFLAG add bit																																																																																																					
b9	IC1ADDMT67ZE	MTU CH67 high-impedance POE0F add bit																																																																																																					
b10	—	(Reserved bit)																																																																																																					
b11	IC3ADDMT67ZE	MTU CH67 high-impedance POE8F add bit																																																																																																					
b12	IC4ADDMT67ZE	MTU CH67 high-impedance POE10F add bit																																																																																																					
b13	IC5ADDMT67ZE	MTU CH67 high-impedance POE11F add bit																																																																																																					
b14	IC6ADDMT67ZE	MTU CH67 high-impedance POE12F add bit																																																																																																					
b15	—	(Reserved bit)																																																																																																					

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.18 Differences in Functions and Specifications (18)

Item		RX62T Group			RX63T Group		
Port output enable 3	Registers/ bits	<ul style="list-style-type: none"> Port output enable control register 5 (POECR5) 			<ul style="list-style-type: none"> Port output enable control register 5 (POECR5) 		
		b0	CMADDMT0ZE	MTU CH0 high-impedance CFLAG add bit	b0	CMADDMT0ZE	MTU CH0 high-impedance CFLAG add bit
		b1	IC1ADDMT0ZE	MTU CH0 high-impedance POE0F add bit	b1	IC1ADDMT0ZE	MTU CH0 high-impedance POE0F add bit
		b2	IC2ADDMT0ZE	MTU CH0 high-impedance POE4F add bit	b2	IC2ADDMT0ZE	MTU CH0 high-impedance POE4F add bit (Reserved bit)
		b3	—	(Reserved bit)	b3	—	(Reserved bit)
		b4	IC4ADDMT0ZE	MTU CH0 high-impedance POE10F add bit	b4	IC4ADDMT0ZE	MTU CH0 high-impedance POE10F add bit
		b5	IC5ADDMT0ZE	MTU CH0 high-impedance POE11F add bit	b5	IC5ADDMT0ZE	MTU CH0 high-impedance POE11F add bit
		b6	—	(Reserved bit)	b6	IC6ADDMT0ZE	MTU CH0 high-impedance POE12F add bit
		b7	—	(Reserved bit)	b7	—	(Reserved bit)
		b15	—	(Reserved bit)	b15	—	(Reserved bit)
		<ul style="list-style-type: none"> Port output enable control register 6 (POECR6) 			<ul style="list-style-type: none"> Port output enable control register 6 (POECR6) 		
		b0	CMADDGPT01ZE	GPT CH01 high-impedance CFLAG add bit	b0	CMADDGPT01ZE	GPT CH01 high-impedance CFLAG add bit
		b1	IC1ADDGPT01ZE	GPT CH01 high-impedance POE0F add bit	b1	IC1ADDGPT01ZE	GPT CH01 high-impedance POE0F add bit
		b2	IC2ADDGPT01ZE	GPT CH01 high-impedance POE4F add bit	b2	IC2ADDGPT01ZE	GPT CH01 high-impedance POE4F add bit
		b3	IC3ADDGPT01ZE	GPT CH01 high-impedance POE8F add bit	b3	IC3ADDGPT01ZE	GPT CH01 high-impedance POE8F add bit
		b4	—	(Reserved bit)	b4	—	(Reserved bit)
		b5	IC5ADDGPT01ZE	GPT CH01 high-impedance POE11F add bit	b5	IC5ADDGPT01ZE	GPT CH01 high-impedance POE11F add bit
		b6	—	(Reserved bit)	b6	IC6ADDGPT01ZE	GPT CH01 high-impedance POE12F add bit
		b7	—	(Reserved bit)	b7	—	(Reserved bit)
		b8	CMADDGPT23ZE	GPT CH23 high-impedance CFLAG add bit	b8	CMADDGPT23ZE	GPT CH23 high-impedance CFLAG add bit
		b9	IC1ADDGPT23ZE	GPT CH23 high-impedance POE0F add bit	b9	IC1ADDGPT23ZE	GPT CH23 high-impedance POE0F add bit
		b10	IC2ADDGPT23ZE	GPT CH23 high-impedance POE4F add bit	b10	IC2ADDGPT23ZE	GPT CH23 high-impedance POE4F add bit
		b11	IC3ADDGPT23ZE	GPT CH23 high-impedance POE8F add bit	b11	IC3ADDGPT23ZE	GPT CH23 high-impedance POE8F add bit
		b12	IC4ADDGPT23ZE	GPT CH23 high-impedance POE10F add bit	b12	IC4ADDGPT23ZE	GPT CH23 high-impedance POE10F add bit
b13	—	(Reserved bit)	b13	—	(Reserved bit)		
b14	—	(Reserved bit)	b14	IC6ADDGPT23ZE	GPT CH23 high-impedance POE12F add bit		
b15	—	(Reserved bit)	b15	—	(Reserved bit)		
<ul style="list-style-type: none"> Port output enable control register 7 (POECR7) 			<ul style="list-style-type: none"> Port output enable control register 7 (POECR7) 				
<ul style="list-style-type: none"> Port output enable control register 8 (POECR8) 			<ul style="list-style-type: none"> Port output enable control register 8 (POECR8) 				
<ul style="list-style-type: none"> Input level control/status register 6 (ICSR6) 			<ul style="list-style-type: none"> Input level control/status register 6 (ICSR6) 				

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.19 Differences in Functions and Specifications (19)

Item	RX62T Group	RX63T Group																																																																								
General PWM timer	<p>Functions</p> <ul style="list-style-type: none"> • Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Oscillation anomaly detection function</td> <td>It is possible to use the count clock obtained by frequency dividing the system clock (ICLK) to measure the frequency-divided IWDTC dedicated low-speed on-chip oscillator clock edges.</td> </tr> </table> 	Oscillation anomaly detection function	It is possible to use the count clock obtained by frequency dividing the system clock (ICLK) to measure the frequency-divided IWDTC dedicated low-speed on-chip oscillator clock edges.	<p>• Specification overview</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Oscillation anomaly detection function</td> <td>It is possible to use the count clock obtained by frequency dividing the timer module clock (PCLKA) to measure the frequency-divided IWDTC dedicated low-speed clock (IWDTCCLK) edges.</td> </tr> </table>	Oscillation anomaly detection function	It is possible to use the count clock obtained by frequency dividing the timer module clock (PCLKA) to measure the frequency-divided IWDTC dedicated low-speed clock (IWDTCCLK) edges.																																																																				
	Oscillation anomaly detection function	It is possible to use the count clock obtained by frequency dividing the system clock (ICLK) to measure the frequency-divided IWDTC dedicated low-speed on-chip oscillator clock edges.																																																																								
Oscillation anomaly detection function	It is possible to use the count clock obtained by frequency dividing the timer module clock (PCLKA) to measure the frequency-divided IWDTC dedicated low-speed clock (IWDTCCLK) edges.																																																																									
Registers/bits	<ul style="list-style-type: none"> • General PWM timer hardware start source select register (GTHSSR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">CSHSL0[3:0]</td> <td>GPT0.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>CSHSL1[3:0]</td> <td>GPT1.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>CSHSL2[3:0]</td> <td>GPT2.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CSHSL3[3:0]</td> <td>GPT3.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • GTHSSR.CSHSL0[3:0], CSHSL1[3:0], CSHSL2[3:0], CSHSL3[3:0] <ul style="list-style-type: none"> 0000b: AN000 comparator detection 0001b: AN001 comparator detection 0010b: AN002 comparator detection 0011b: Do not use this setting 0100b: AN100 comparator detection 0101b: AN101 comparator detection 0110b: AN102 comparator detection 0111b: Do not use this setting 1000b: GTIOC3A pin input 1001b: GTIOC3B pin input 1010b: GTIOC3A internal output (output compare) 1011b: GTIOC3B internal output (output compare) 1100b: GTETRG pin input 	b0	CSHSL0[3:0]	GPT0.GTCNT hardware counter start source select bits	b3			b4	CSHSL1[3:0]	GPT1.GTCNT hardware counter start source select bits	b7			b8	CSHSL2[3:0]	GPT2.GTCNT hardware counter start source select bits	b11			b12	CSHSL3[3:0]	GPT3.GTCNT hardware counter start source select bits	b15			<ul style="list-style-type: none"> • General PWM timer hardware start source select register (GTHSSR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">CSHSL0[3:0]</td> <td>GPT0.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>CSHSL1[3:0]</td> <td>GPT1.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>CSHSL2[3:0]</td> <td>GPT2.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CSHSL3[3:0]</td> <td>GPT3.GTCNT hardware counter start source select bits</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • GPT.GTHSSR.CSHSL0[3:0], CSHSL1[3:0], CSHSL2[3:0], CSHSL3[3:0] <ul style="list-style-type: none"> 0000b: AN000 comparator detection 0001b: AN001 comparator detection 0010b: AN002 comparator detection 0011b: Do not use this setting 0100b: AN100 comparator detection 0101b: AN101 comparator detection 0110b: AN102 comparator detection 0111b: Do not use this setting 1000b: GTIOC3A pin input 1001b: GTIOC3B pin input 1010b: GTIOC3A internal output (output compare)* 1011b: GTIOC3B internal output (output compare)* 1100b: GTETRG0 pin input <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">CSHSL4[3:0]</td> <td>GPT4.GTCNT hardware counter start source select bit</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>CSHSL5[3:0]</td> <td>GPT5.GTCNT hardware counter start source select bit</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>CSHSL6[3:0]</td> <td>GPT6.GTCNT hardware counter start source select bit</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CSHSL7[3:0]</td> <td>GPT7.GTCNT hardware counter start source select bit</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • GPTB.GTHSSR.CSHSL4[3:0], CSHSL5[3:0], CSHSL6[3:0], CSHSL7[3:0] <ul style="list-style-type: none"> 0000b: AN000 comparator detection 0001b: AN001 comparator detection 0010b: AN002 comparator detection 0011b: Do not use this setting 0100b: AN100 comparator detection 0101b: AN101 comparator detection 0110b: AN102 comparator detection 0111b: Do not use this setting 1000b: GTIOC7A pin input 1001b: GTIOC7B pin input 1010b: GTIOC7A internal output (output compare)* 1011b: GTIOC7B internal output (output compare)* 1100b: GTETRG1 pin input <p>Note: * "Do not use this setting" is indicated for CSHSL3[3:0] and CSHSL7[3:0].</p> 	b0	CSHSL0[3:0]	GPT0.GTCNT hardware counter start source select bits	b3			b4	CSHSL1[3:0]	GPT1.GTCNT hardware counter start source select bits	b7			b8	CSHSL2[3:0]	GPT2.GTCNT hardware counter start source select bits	b11			b12	CSHSL3[3:0]	GPT3.GTCNT hardware counter start source select bits	b15			b0	CSHSL4[3:0]	GPT4.GTCNT hardware counter start source select bit	b3			b4	CSHSL5[3:0]	GPT5.GTCNT hardware counter start source select bit	b7			b8	CSHSL6[3:0]	GPT6.GTCNT hardware counter start source select bit	b11			b12	CSHSL7[3:0]	GPT7.GTCNT hardware counter start source select bit	b15		
b0	CSHSL0[3:0]	GPT0.GTCNT hardware counter start source select bits																																																																								
b3																																																																										
b4	CSHSL1[3:0]	GPT1.GTCNT hardware counter start source select bits																																																																								
b7																																																																										
b8	CSHSL2[3:0]	GPT2.GTCNT hardware counter start source select bits																																																																								
b11																																																																										
b12	CSHSL3[3:0]	GPT3.GTCNT hardware counter start source select bits																																																																								
b15																																																																										
b0	CSHSL0[3:0]	GPT0.GTCNT hardware counter start source select bits																																																																								
b3																																																																										
b4	CSHSL1[3:0]	GPT1.GTCNT hardware counter start source select bits																																																																								
b7																																																																										
b8	CSHSL2[3:0]	GPT2.GTCNT hardware counter start source select bits																																																																								
b11																																																																										
b12	CSHSL3[3:0]	GPT3.GTCNT hardware counter start source select bits																																																																								
b15																																																																										
b0	CSHSL4[3:0]	GPT4.GTCNT hardware counter start source select bit																																																																								
b3																																																																										
b4	CSHSL5[3:0]	GPT5.GTCNT hardware counter start source select bit																																																																								
b7																																																																										
b8	CSHSL6[3:0]	GPT6.GTCNT hardware counter start source select bit																																																																								
b11																																																																										
b12	CSHSL7[3:0]	GPT7.GTCNT hardware counter start source select bit																																																																								
b15																																																																										

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.20 Differences in Functions and Specifications (20)

Item		RX62T Group	RX63T Group																																																																								
General PWM timer	Registers/ bits	<ul style="list-style-type: none"> • General PWM timer hardware stop/clear source select register (GTHPSR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">CSHPL0[3:0]</td> <td style="width: 70%;">GPT0.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>CSHPL1[3:0]</td> <td>GPT1.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>CSHPL2[3:0]</td> <td>GPT2.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CSHPL3[3:0]</td> <td>GPT3.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> • GTHPSR.CSHPL0[3:0], CSHPL1[3:0], CSHPL2[3:0], CSHPL3[3:0] <ul style="list-style-type: none"> 0000b: AN000 comparator detection 0001b: AN001 comparator detection 0010b: AN002 comparator detection 0011b: Do not use this setting 0100b: AN100 comparator detection 0101b: AN101 comparator detection 0110b: AN102 comparator detection 0111b: Do not use this setting 1000b: GTIOC3A pin input 1001b: GTIOC3B pin input 1010b: GTIOC3A internal output (output compare) 1011b: GTIOC3B internal output (output compare) 1100b: GTETRG pin input 	b0	CSHPL0[3:0]	GPT0.GTCNT hardware counter stop/clear source select bits	b3			b4	CSHPL1[3:0]	GPT1.GTCNT hardware counter stop/clear source select bits	b7			b8	CSHPL2[3:0]	GPT2.GTCNT hardware counter stop/clear source select bits	b11			b12	CSHPL3[3:0]	GPT3.GTCNT hardware counter stop/clear source select bits	b15			<ul style="list-style-type: none"> • General PWM timer hardware stop/clear source select register (GTHPSR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">CSHPL0[3:0]</td> <td style="width: 70%;">GPT0.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>CSHPL1[3:0]</td> <td>GPT1.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>CSHPL2[3:0]</td> <td>GPT2.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CSHPL3[3:0]</td> <td>GPT3.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> • GPT.GTHPSR.CSHPL0[3:0], CSHPL1[3:0], CSHPL2[3:0], CSHPL3[3:0] <ul style="list-style-type: none"> 0000b: AN000 comparator detection 0001b: AN001 comparator detection 0010b: AN002 comparator detection 0011b: Do not use this setting 0100b: AN100 comparator detection 0101b: AN101 comparator detection 0110b: AN102 comparator detection 0111b: Do not use this setting 1000b: GTIOC3A pin input 1001b: GTIOC3B pin input 1010b: GTIOC3A internal output (output compare)* 1011b: GTIOC3B internal output (output compare)* 1100b: GTETRG0 pin input <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">CSHPL4[3:0]</td> <td style="width: 70%;">GPT4.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td>CSHPL5[3:0]</td> <td>GPT5.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>CSHPL6[3:0]</td> <td>GPT6.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CSHPL7[3:0]</td> <td>GPT7.GTCNT hardware counter stop/clear source select bits</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> <ul style="list-style-type: none"> • GPTB.GTHPSR.CSHPL4[3:0], CSHPL5[3:0], CSHPL6[3:0], CSHPL7[3:0] <ul style="list-style-type: none"> 0000b: AN000 comparator detection 0001b: AN001 comparator detection 0010b: AN002 comparator detection 0011b: Do not use this setting 0100b: AN100 comparator detection 0101b: AN101 comparator detection 0110b: AN102 comparator detection 0111b: Do not use this setting 1000b: GTIOC7A pin input 1001b: GTIOC7B pin input 1010b: GTIOC7A internal output (output compare)* 1011b: GTIOC7B internal output (output compare)* 1100b: GTETRG1 pin input <p style="margin-top: 10px;">Note: * "Do not use this setting" is indicated for CSHSL3[3:0] and CSHSL7[3:0].</p>	b0	CSHPL0[3:0]	GPT0.GTCNT hardware counter stop/clear source select bits	b3			b4	CSHPL1[3:0]	GPT1.GTCNT hardware counter stop/clear source select bits	b7			b8	CSHPL2[3:0]	GPT2.GTCNT hardware counter stop/clear source select bits	b11			b12	CSHPL3[3:0]	GPT3.GTCNT hardware counter stop/clear source select bits	b15			b0	CSHPL4[3:0]	GPT4.GTCNT hardware counter stop/clear source select bits	b3			b4	CSHPL5[3:0]	GPT5.GTCNT hardware counter stop/clear source select bits	b7			b8	CSHPL6[3:0]	GPT6.GTCNT hardware counter stop/clear source select bits	b11			b12	CSHPL7[3:0]	GPT7.GTCNT hardware counter stop/clear source select bits	b15		
b0	CSHPL0[3:0]	GPT0.GTCNT hardware counter stop/clear source select bits																																																																									
b3																																																																											
b4	CSHPL1[3:0]	GPT1.GTCNT hardware counter stop/clear source select bits																																																																									
b7																																																																											
b8	CSHPL2[3:0]	GPT2.GTCNT hardware counter stop/clear source select bits																																																																									
b11																																																																											
b12	CSHPL3[3:0]	GPT3.GTCNT hardware counter stop/clear source select bits																																																																									
b15																																																																											
b0	CSHPL0[3:0]	GPT0.GTCNT hardware counter stop/clear source select bits																																																																									
b3																																																																											
b4	CSHPL1[3:0]	GPT1.GTCNT hardware counter stop/clear source select bits																																																																									
b7																																																																											
b8	CSHPL2[3:0]	GPT2.GTCNT hardware counter stop/clear source select bits																																																																									
b11																																																																											
b12	CSHPL3[3:0]	GPT3.GTCNT hardware counter stop/clear source select bits																																																																									
b15																																																																											
b0	CSHPL4[3:0]	GPT4.GTCNT hardware counter stop/clear source select bits																																																																									
b3																																																																											
b4	CSHPL5[3:0]	GPT5.GTCNT hardware counter stop/clear source select bits																																																																									
b7																																																																											
b8	CSHPL6[3:0]	GPT6.GTCNT hardware counter stop/clear source select bits																																																																									
b11																																																																											
b12	CSHPL7[3:0]	GPT7.GTCNT hardware counter stop/clear source select bits																																																																									
b15																																																																											

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.21 Differences in Functions and Specifications (21)

Item		RX62T Group	RX63T Group																																																																																																																																														
General PWM timer	Registers/ bits	<ul style="list-style-type: none"> General PWM timer write-protection register (GTWP) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>WP0</td><td>GPT0 register write enable bit</td></tr> <tr><td>b1</td><td>WP1</td><td>GPT1 register write enable bit</td></tr> <tr><td>b2</td><td>WP2</td><td>GPT2 register write enable bit</td></tr> <tr><td>b3</td><td>WP3</td><td>GPT3 register write enable bit</td></tr> <tr><td>b4</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	WP0	GPT0 register write enable bit	b1	WP1	GPT1 register write enable bit	b2	WP2	GPT2 register write enable bit	b3	WP3	GPT3 register write enable bit	b4	—	(Reserved bits)	b15			<ul style="list-style-type: none"> General PWM timer write-protection register (GTWP) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>WP0</td><td>GPT0 register write enable bit</td></tr> <tr><td>b1</td><td>WP1</td><td>GPT1 register write enable bit</td></tr> <tr><td>b2</td><td>WP2</td><td>GPT2 register write enable bit</td></tr> <tr><td>b3</td><td>WP3</td><td>GPT3 register write enable bit</td></tr> <tr><td>b4</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> GPT.GTWP <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>WP4</td><td>GPT4 register write enable bit</td></tr> <tr><td>b1</td><td>WP5</td><td>GPT5 register write enable bit</td></tr> <tr><td>b2</td><td>WP6</td><td>GPT6 register write enable bit</td></tr> <tr><td>b3</td><td>WP7</td><td>GPT7 register write enable bit</td></tr> <tr><td>b4</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	WP0	GPT0 register write enable bit	b1	WP1	GPT1 register write enable bit	b2	WP2	GPT2 register write enable bit	b3	WP3	GPT3 register write enable bit	b4	—	(Reserved bits)	b15			b0	WP4	GPT4 register write enable bit	b1	WP5	GPT5 register write enable bit	b2	WP6	GPT6 register write enable bit	b3	WP7	GPT7 register write enable bit	b4	—	(Reserved bits)	b15																																																																																										
		b0	WP0	GPT0 register write enable bit																																																																																																																																													
		b1	WP1	GPT1 register write enable bit																																																																																																																																													
		b2	WP2	GPT2 register write enable bit																																																																																																																																													
b3	WP3	GPT3 register write enable bit																																																																																																																																															
b4	—	(Reserved bits)																																																																																																																																															
b15																																																																																																																																																	
b0	WP0	GPT0 register write enable bit																																																																																																																																															
b1	WP1	GPT1 register write enable bit																																																																																																																																															
b2	WP2	GPT2 register write enable bit																																																																																																																																															
b3	WP3	GPT3 register write enable bit																																																																																																																																															
b4	—	(Reserved bits)																																																																																																																																															
b15																																																																																																																																																	
b0	WP4	GPT4 register write enable bit																																																																																																																																															
b1	WP5	GPT5 register write enable bit																																																																																																																																															
b2	WP6	GPT6 register write enable bit																																																																																																																																															
b3	WP7	GPT7 register write enable bit																																																																																																																																															
b4	—	(Reserved bits)																																																																																																																																															
b15																																																																																																																																																	
<ul style="list-style-type: none"> General PWM timer sync register (GTSYNC) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SYNC0[1:0]</td><td>GPT0.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SYNC1[1:0]</td><td>GPT1.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b7</td><td></td><td></td></tr> <tr><td>b8</td><td>SYNC2[1:0]</td><td>GPT2.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b9</td><td></td><td></td></tr> <tr><td>b10</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b11</td><td></td><td></td></tr> <tr><td>b12</td><td>SYNC3[1:0]</td><td>GPT3.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b14</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	SYNC0[1:0]	GPT0.GTCNT counter synchronized-clear source select bits	b1			b2	—	(Reserved bits)	b3			b4	SYNC1[1:0]	GPT1.GTCNT counter synchronized-clear source select bits	b5			b6	—	(Reserved bits)	b7			b8	SYNC2[1:0]	GPT2.GTCNT counter synchronized-clear source select bits	b9			b10	—	(Reserved bits)	b11			b12	SYNC3[1:0]	GPT3.GTCNT counter synchronized-clear source select bits	b13			b14	—	(Reserved bits)	b15			<ul style="list-style-type: none"> General PWM timer sync register (GTSYNC) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SYNC0[1:0]</td><td>GPT0.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SYNC1[1:0]</td><td>GPT1.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b7</td><td></td><td></td></tr> <tr><td>b8</td><td>SYNC2[1:0]</td><td>GPT2.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b9</td><td></td><td></td></tr> <tr><td>b10</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b11</td><td></td><td></td></tr> <tr><td>b12</td><td>SYNC3[1:0]</td><td>GPT3.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b14</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> GPT.GTSYNC <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SYNC4[1:0]</td><td>GPT4.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SYNC5[1:0]</td><td>GPT5.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b7</td><td></td><td></td></tr> <tr><td>b8</td><td>SYNC6[1:0]</td><td>GPT6.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b9</td><td></td><td></td></tr> <tr><td>b10</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b11</td><td></td><td></td></tr> <tr><td>b12</td><td>SYNC7[1:0]</td><td>GPT7.GTCNT counter synchronized-clear source select bits</td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b14</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	SYNC0[1:0]	GPT0.GTCNT counter synchronized-clear source select bits	b1			b2	—	(Reserved bits)	b3			b4	SYNC1[1:0]	GPT1.GTCNT counter synchronized-clear source select bits	b5			b6	—	(Reserved bits)	b7			b8	SYNC2[1:0]	GPT2.GTCNT counter synchronized-clear source select bits	b9			b10	—	(Reserved bits)	b11			b12	SYNC3[1:0]	GPT3.GTCNT counter synchronized-clear source select bits	b13			b14	—	(Reserved bits)	b15			b0	SYNC4[1:0]	GPT4.GTCNT counter synchronized-clear source select bits	b1			b2	—	(Reserved bits)	b3			b4	SYNC5[1:0]	GPT5.GTCNT counter synchronized-clear source select bits	b5			b6	—	(Reserved bits)	b7			b8	SYNC6[1:0]	GPT6.GTCNT counter synchronized-clear source select bits	b9			b10	—	(Reserved bits)	b11			b12	SYNC7[1:0]	GPT7.GTCNT counter synchronized-clear source select bits	b13			b14	—	(Reserved bits)	b15		
b0	SYNC0[1:0]	GPT0.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b1																																																																																																																																																	
b2	—	(Reserved bits)																																																																																																																																															
b3																																																																																																																																																	
b4	SYNC1[1:0]	GPT1.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b5																																																																																																																																																	
b6	—	(Reserved bits)																																																																																																																																															
b7																																																																																																																																																	
b8	SYNC2[1:0]	GPT2.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b9																																																																																																																																																	
b10	—	(Reserved bits)																																																																																																																																															
b11																																																																																																																																																	
b12	SYNC3[1:0]	GPT3.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b13																																																																																																																																																	
b14	—	(Reserved bits)																																																																																																																																															
b15																																																																																																																																																	
b0	SYNC0[1:0]	GPT0.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b1																																																																																																																																																	
b2	—	(Reserved bits)																																																																																																																																															
b3																																																																																																																																																	
b4	SYNC1[1:0]	GPT1.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b5																																																																																																																																																	
b6	—	(Reserved bits)																																																																																																																																															
b7																																																																																																																																																	
b8	SYNC2[1:0]	GPT2.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b9																																																																																																																																																	
b10	—	(Reserved bits)																																																																																																																																															
b11																																																																																																																																																	
b12	SYNC3[1:0]	GPT3.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b13																																																																																																																																																	
b14	—	(Reserved bits)																																																																																																																																															
b15																																																																																																																																																	
b0	SYNC4[1:0]	GPT4.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b1																																																																																																																																																	
b2	—	(Reserved bits)																																																																																																																																															
b3																																																																																																																																																	
b4	SYNC5[1:0]	GPT5.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b5																																																																																																																																																	
b6	—	(Reserved bits)																																																																																																																																															
b7																																																																																																																																																	
b8	SYNC6[1:0]	GPT6.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b9																																																																																																																																																	
b10	—	(Reserved bits)																																																																																																																																															
b11																																																																																																																																																	
b12	SYNC7[1:0]	GPT7.GTCNT counter synchronized-clear source select bits																																																																																																																																															
b13																																																																																																																																																	
b14	—	(Reserved bits)																																																																																																																																															
b15																																																																																																																																																	

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.22 Differences in Functions and Specifications (22)

Item	Registers/ bits	RX62T Group	RX63T Group																																																																														
General PWM timer	Registers/ bits	<ul style="list-style-type: none"> General PWM timer start write-protection register (GTSWP) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SWP0</td><td>GTSTR.CST0 bit write disable bit</td></tr> <tr><td>b1</td><td>SWP1</td><td>GTSTR.CST1 bit write disable bit</td></tr> <tr><td>b2</td><td>SWP2</td><td>GTSTR.CST2 bit write disable bit</td></tr> <tr><td>b3</td><td>SWP3</td><td>GTSTR.CST3 bit write disable bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> 	b0	SWP0	GTSTR.CST0 bit write disable bit	b1	SWP1	GTSTR.CST1 bit write disable bit	b2	SWP2	GTSTR.CST2 bit write disable bit	b3	SWP3	GTSTR.CST3 bit write disable bit	b4	—	(Reserved bits)	b15	—	(Reserved bits)	<ul style="list-style-type: none"> General PWM timer start write-protection register (GTSWP) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SWP0</td><td>GTSTR.CST0 bit write disable bit</td></tr> <tr><td>b1</td><td>SWP1</td><td>GTSTR.CST1 bit write disable bit</td></tr> <tr><td>b2</td><td>SWP2</td><td>GTSTR.CST2 bit write disable bit</td></tr> <tr><td>b3</td><td>SWP3</td><td>GTSTR.CST3 bit write disable bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> GPT.GTSWP <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SWP4</td><td>GTSTR.CST4 bit write disable bit</td></tr> <tr><td>b1</td><td>SWP5</td><td>GTSTR.CST5 bit write disable bit</td></tr> <tr><td>b2</td><td>SWP6</td><td>GTSTR.CST6 bit write disable bit</td></tr> <tr><td>b3</td><td>SWP7</td><td>GTSTR.CST7 bit write disable bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> 	b0	SWP0	GTSTR.CST0 bit write disable bit	b1	SWP1	GTSTR.CST1 bit write disable bit	b2	SWP2	GTSTR.CST2 bit write disable bit	b3	SWP3	GTSTR.CST3 bit write disable bit	b4	—	(Reserved bits)	b15	—	(Reserved bits)	b0	SWP4	GTSTR.CST4 bit write disable bit	b1	SWP5	GTSTR.CST5 bit write disable bit	b2	SWP6	GTSTR.CST6 bit write disable bit	b3	SWP7	GTSTR.CST7 bit write disable bit	b4	—	(Reserved bits)	b15	—	(Reserved bits)																								
		b0	SWP0	GTSTR.CST0 bit write disable bit																																																																													
b1	SWP1	GTSTR.CST1 bit write disable bit																																																																															
b2	SWP2	GTSTR.CST2 bit write disable bit																																																																															
b3	SWP3	GTSTR.CST3 bit write disable bit																																																																															
b4	—	(Reserved bits)																																																																															
b15	—	(Reserved bits)																																																																															
b0	SWP0	GTSTR.CST0 bit write disable bit																																																																															
b1	SWP1	GTSTR.CST1 bit write disable bit																																																																															
b2	SWP2	GTSTR.CST2 bit write disable bit																																																																															
b3	SWP3	GTSTR.CST3 bit write disable bit																																																																															
b4	—	(Reserved bits)																																																																															
b15	—	(Reserved bits)																																																																															
b0	SWP4	GTSTR.CST4 bit write disable bit																																																																															
b1	SWP5	GTSTR.CST5 bit write disable bit																																																																															
b2	SWP6	GTSTR.CST6 bit write disable bit																																																																															
b3	SWP7	GTSTR.CST7 bit write disable bit																																																																															
b4	—	(Reserved bits)																																																																															
b15	—	(Reserved bits)																																																																															
		<ul style="list-style-type: none"> LOCO count control register (LCCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>LCNTE</td><td>LOCO count function enable bit</td></tr> <tr><td>b1</td><td>LCNTE</td><td>LOCO count value clear bit</td></tr> <tr><td>b2</td><td>LCNTS</td><td>LOCO count value setting bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>LCINTC</td><td>Frequency-divided LOCO clock rise interrupt enable bit</td></tr> <tr><td>b5</td><td>LCINTD</td><td>LOCO count value deviation exceedance interrupt enable bit</td></tr> <tr><td>b6</td><td>LCINTO</td><td>LCNT overflow interrupt enable bit</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b8</td><td rowspan="2">LCTO[2:0]</td><td rowspan="2">Frequency-divided LOCO clock rise interrupt skipping count setting bits</td></tr> <tr><td>b10</td></tr> <tr><td>b11</td><td>LCNTAT</td><td>LOCO count result skipping setting bit</td></tr> <tr><td>b12</td><td rowspan="2">TPSC[1:0]</td><td rowspan="2">LOCO count clock select bits</td></tr> <tr><td>b13</td></tr> <tr><td>b14</td><td rowspan="2">LPSC[1:0]</td><td rowspan="2">Frequency-divided LOCO clock select bits</td></tr> <tr><td>b15</td></tr> </table> <p>LCCR.TPSC[1:0] 00b: ICLK (system clock) 01b: ICLK/2 (system clock/2) 10b: ICLK/4 (system clock/4) 11b: ICLK/8 (system clock/8)</p> 	b0	LCNTE	LOCO count function enable bit	b1	LCNTE	LOCO count value clear bit	b2	LCNTS	LOCO count value setting bit	b3	—	(Reserved bit)	b4	LCINTC	Frequency-divided LOCO clock rise interrupt enable bit	b5	LCINTD	LOCO count value deviation exceedance interrupt enable bit	b6	LCINTO	LCNT overflow interrupt enable bit	b7	—	(Reserved bit)	b8	LCTO[2:0]	Frequency-divided LOCO clock rise interrupt skipping count setting bits	b10	b11	LCNTAT	LOCO count result skipping setting bit	b12	TPSC[1:0]	LOCO count clock select bits	b13	b14	LPSC[1:0]	Frequency-divided LOCO clock select bits	b15	<ul style="list-style-type: none"> LOCO count control register (LCCR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>LCNTE</td><td>Count function enable bit</td></tr> <tr><td>b1</td><td>LCNTE</td><td>Count value clear bit</td></tr> <tr><td>b2</td><td>LCNTS</td><td>Count value setting bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>LCINTC</td><td>Frequency-divided IWDTCCLK clock rise interrupt enable bit</td></tr> <tr><td>b5</td><td>LCINTD</td><td>Count Value deviation exceedance interrupt enable bit</td></tr> <tr><td>b6</td><td>LCINTO</td><td>LCNT overflow interrupt enable bit</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b8</td><td rowspan="2">LCTO[2:0]</td><td rowspan="2">Frequency-divided IWDTCCLK clock rise interrupt skipping count setting bits</td></tr> <tr><td>b10</td></tr> <tr><td>b11</td><td>LCNTAT</td><td>Count result skipping setting bit</td></tr> <tr><td>b12</td><td rowspan="2">TPSC[1:0]</td><td rowspan="2">Count clock select bit</td></tr> <tr><td>b13</td></tr> <tr><td>b14</td><td rowspan="2">LPSC[1:0]</td><td rowspan="2">Frequency-divided IWDTCCLK clock select bits</td></tr> <tr><td>b15</td></tr> </table> <p>LCCR.TPSC[1:0] 00b: PCLKA (timer module clock) 01b: PCLKA/2 (timer module clock/2) 10b: PCLKA/4 (timer module clock/4) 11b: PCLKA/8 (timer module clock/8)</p> 	b0	LCNTE	Count function enable bit	b1	LCNTE	Count value clear bit	b2	LCNTS	Count value setting bit	b3	—	(Reserved bit)	b4	LCINTC	Frequency-divided IWDTCCLK clock rise interrupt enable bit	b5	LCINTD	Count Value deviation exceedance interrupt enable bit	b6	LCINTO	LCNT overflow interrupt enable bit	b7	—	(Reserved bit)	b8	LCTO[2:0]	Frequency-divided IWDTCCLK clock rise interrupt skipping count setting bits	b10	b11	LCNTAT	Count result skipping setting bit	b12	TPSC[1:0]	Count clock select bit	b13	b14	LPSC[1:0]	Frequency-divided IWDTCCLK clock select bits	b15
b0	LCNTE	LOCO count function enable bit																																																																															
b1	LCNTE	LOCO count value clear bit																																																																															
b2	LCNTS	LOCO count value setting bit																																																																															
b3	—	(Reserved bit)																																																																															
b4	LCINTC	Frequency-divided LOCO clock rise interrupt enable bit																																																																															
b5	LCINTD	LOCO count value deviation exceedance interrupt enable bit																																																																															
b6	LCINTO	LCNT overflow interrupt enable bit																																																																															
b7	—	(Reserved bit)																																																																															
b8	LCTO[2:0]	Frequency-divided LOCO clock rise interrupt skipping count setting bits																																																																															
b10																																																																																	
b11	LCNTAT	LOCO count result skipping setting bit																																																																															
b12	TPSC[1:0]	LOCO count clock select bits																																																																															
b13																																																																																	
b14	LPSC[1:0]	Frequency-divided LOCO clock select bits																																																																															
b15																																																																																	
b0	LCNTE	Count function enable bit																																																																															
b1	LCNTE	Count value clear bit																																																																															
b2	LCNTS	Count value setting bit																																																																															
b3	—	(Reserved bit)																																																																															
b4	LCINTC	Frequency-divided IWDTCCLK clock rise interrupt enable bit																																																																															
b5	LCINTD	Count Value deviation exceedance interrupt enable bit																																																																															
b6	LCINTO	LCNT overflow interrupt enable bit																																																																															
b7	—	(Reserved bit)																																																																															
b8	LCTO[2:0]	Frequency-divided IWDTCCLK clock rise interrupt skipping count setting bits																																																																															
b10																																																																																	
b11	LCNTAT	Count result skipping setting bit																																																																															
b12	TPSC[1:0]	Count clock select bit																																																																															
b13																																																																																	
b14	LPSC[1:0]	Frequency-divided IWDTCCLK clock select bits																																																																															
b15																																																																																	

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.23 Differences in Functions and Specifications (23)

Item	Registers/ bits	RX62T Group	RX63T Group																																																																																														
General PWM timer		<ul style="list-style-type: none"> • LOCO count status register (LCST) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 15%;">LISC</td> <td>Frequency-divided LOCO clock rise interrupt request flag</td> </tr> <tr> <td>b1</td> <td>LISD</td> <td>LOCO count value deviation exceedance interrupt request flag</td> </tr> <tr> <td>b2</td> <td>LISO</td> <td>LCNT overflow interrupt request flag</td> </tr> </table> 	b0	LISC	Frequency-divided LOCO clock rise interrupt request flag	b1	LISD	LOCO count value deviation exceedance interrupt request flag	b2	LISO	LCNT overflow interrupt request flag	<ul style="list-style-type: none"> • LOCO count status register (LCST) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 15%;">LISC</td> <td>Frequency-divided IWDTCCLK clock rise interrupt request flag</td> </tr> <tr> <td>b1</td> <td>LISD</td> <td>IWDTCCLK count value deviation exceedance interrupt request flag</td> </tr> <tr> <td>b2</td> <td>LISO</td> <td>LCNT overflow interrupt request flag</td> </tr> </table> 	b0	LISC	Frequency-divided IWDTCCLK clock rise interrupt request flag	b1	LISD	IWDTCCLK count value deviation exceedance interrupt request flag	b2	LISO	LCNT overflow interrupt request flag																																																																												
		b0	LISC	Frequency-divided LOCO clock rise interrupt request flag																																																																																													
		b1	LISD	LOCO count value deviation exceedance interrupt request flag																																																																																													
		b2	LISO	LCNT overflow interrupt request flag																																																																																													
b0	LISC	Frequency-divided IWDTCCLK clock rise interrupt request flag																																																																																															
b1	LISD	IWDTCCLK count value deviation exceedance interrupt request flag																																																																																															
b2	LISO	LCNT overflow interrupt request flag																																																																																															
<ul style="list-style-type: none"> • General PWM timer control register (GTCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 15%;">MD[2:0]</td> <td>Mode select bits</td> </tr> <tr> <td>b2</td> <td></td> <td></td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>TPCS[1:0]</td> <td>Timer prescaler select bits</td> </tr> <tr> <td>b9</td> <td></td> <td></td> </tr> <tr> <td>b10</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CCLR[1:0]</td> <td>Counter clear source select bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> <p>GTCR.CCLR[1:0] 00b: ICLK (system clock) 01b: ICLK/2 (system clock/2) 10b: ICLK/4 (system clock/4) 11b: ICLK/8 (system clock/8)</p> 	b0	MD[2:0]	Mode select bits	b2			b3	—	(Reserved bits)	b7			b8	TPCS[1:0]	Timer prescaler select bits	b9			b10	—	(Reserved bits)	b11			b12	CCLR[1:0]	Counter clear source select bits	b13			b14	—	(Reserved bits)	b15			<ul style="list-style-type: none"> • General PWM timer control register (GTCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 15%;">MD[2:0]</td> <td>Mode select bits</td> </tr> <tr> <td>b2</td> <td></td> <td></td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>TPCS[1:0]</td> <td>Timer prescaler select bits</td> </tr> <tr> <td>b9</td> <td></td> <td></td> </tr> <tr> <td>b10</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>CCLR[1:0]</td> <td>Counter clear source select bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td>—</td> <td>(Reserved bits)</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> <p>GTCR.CCLR[1:0] 00b: PCLKA (timer module clock) 01b: PCLKA/2 (timer module clock/2) 10b: PCLKA/4 (timer module clock/4) 11b: PCLKA/8 (timer module clock/8)</p> 	b0	MD[2:0]	Mode select bits	b2			b3	—	(Reserved bits)	b7			b8	TPCS[1:0]	Timer prescaler select bits	b9			b10	—	(Reserved bits)	b11			b12	CCLR[1:0]	Counter clear source select bits	b13			b14	—	(Reserved bits)	b15																										
b0	MD[2:0]	Mode select bits																																																																																															
b2																																																																																																	
b3	—	(Reserved bits)																																																																																															
b7																																																																																																	
b8	TPCS[1:0]	Timer prescaler select bits																																																																																															
b9																																																																																																	
b10	—	(Reserved bits)																																																																																															
b11																																																																																																	
b12	CCLR[1:0]	Counter clear source select bits																																																																																															
b13																																																																																																	
b14	—	(Reserved bits)																																																																																															
b15																																																																																																	
b0	MD[2:0]	Mode select bits																																																																																															
b2																																																																																																	
b3	—	(Reserved bits)																																																																																															
b7																																																																																																	
b8	TPCS[1:0]	Timer prescaler select bits																																																																																															
b9																																																																																																	
b10	—	(Reserved bits)																																																																																															
b11																																																																																																	
b12	CCLR[1:0]	Counter clear source select bits																																																																																															
b13																																																																																																	
b14	—	(Reserved bits)																																																																																															
b15																																																																																																	
<ul style="list-style-type: none"> • General PWM timer interrupt and A/D converter start request skipping setting register (GTITC) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 15%;">ITLA</td> <td>GTCCRA compare match/input capture interrupt link bit</td> </tr> <tr> <td>b1</td> <td>ITLB</td> <td>GTCCRB compare match/input capture interrupt link bit</td> </tr> <tr> <td>b2</td> <td>ITLC</td> <td>GTCCRC compare match interrupt link bit</td> </tr> <tr> <td>b3</td> <td>ITLD</td> <td>GTCCRD compare match interrupt link bit</td> </tr> <tr> <td>b4</td> <td>ITLE</td> <td>GTCCRE compare match interrupt link bit</td> </tr> <tr> <td>b5</td> <td>ITLF</td> <td>GTCCRF compare match interrupt link bit</td> </tr> <tr> <td>b6</td> <td>IVTC[1:0]</td> <td>GTCIV interrupt skipping function select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>IVTT[2:0]</td> <td>GTCIV interrupt skipping count select bits</td> </tr> <tr> <td>b9</td> <td></td> <td></td> </tr> <tr> <td>b10</td> <td></td> <td></td> </tr> <tr> <td>b11</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b12</td> <td>ADTAL</td> <td>GTADTRA A/D converter start request link bit</td> </tr> <tr> <td>b13</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b14</td> <td>ADTBL</td> <td>GTADTRB A/D converter start request link bit</td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> <p>GTITC.IVTC[1:0] 00b: No skipping 01b: Skipping is performed by counting overflows in the case of sawtooth waves and (peaks) in the case of triangle waves. 10b: Skipping is performed by counting underflows in the case of sawtooth waves and (troughs) in the case of triangle waves. 11b: Skipping is performed by counting both overflows and underflows in the case of sawtooth waves and both (troughs and peaks) in the case of triangle waves.</p> 	b0	ITLA	GTCCRA compare match/input capture interrupt link bit	b1	ITLB	GTCCRB compare match/input capture interrupt link bit	b2	ITLC	GTCCRC compare match interrupt link bit	b3	ITLD	GTCCRD compare match interrupt link bit	b4	ITLE	GTCCRE compare match interrupt link bit	b5	ITLF	GTCCRF compare match interrupt link bit	b6	IVTC[1:0]	GTCIV interrupt skipping function select bits	b7			b8	IVTT[2:0]	GTCIV interrupt skipping count select bits	b9			b10			b11	—	(Reserved bit)	b12	ADTAL	GTADTRA A/D converter start request link bit	b13	—	(Reserved bit)	b14	ADTBL	GTADTRB A/D converter start request link bit	b15	—	(Reserved bit)	<ul style="list-style-type: none"> • General PWM timer interrupt and A/D converter start request skipping setting register (GTITC) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 15%;">ITLA</td> <td>GTCCRA compare match/input capture interrupt link bit</td> </tr> <tr> <td>b1</td> <td>ITLB</td> <td>GTCCRB compare match/input capture interrupt link bit</td> </tr> <tr> <td>b2</td> <td>ITLC</td> <td>GTCCRC compare match interrupt link bit</td> </tr> <tr> <td>b3</td> <td>ITLD</td> <td>GTCCRD compare match interrupt link bit</td> </tr> <tr> <td>b4</td> <td>ITLE</td> <td>GTCCRE compare match interrupt link bit</td> </tr> <tr> <td>b5</td> <td>ITLF</td> <td>GTCCRF compare match interrupt link bit</td> </tr> <tr> <td>b6</td> <td>IVTC[1:0]</td> <td>GTCIV interrupt skipping function select bits</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>IVTT[2:0]</td> <td>GTCIV interrupt skipping count select bits</td> </tr> <tr> <td>b9</td> <td></td> <td></td> </tr> <tr> <td>b10</td> <td></td> <td></td> </tr> <tr> <td>b11</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b12</td> <td>ADTAL</td> <td>GTADTRA A/D converter start request link bit</td> </tr> <tr> <td>b13</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b14</td> <td>ADTBL</td> <td>GTADTRB A/D converter start request link bit</td> </tr> <tr> <td>b15</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table> <p>GTITC.IVTC[1:0] 00b: No skipping 01b: Skipping is performed by counting both overflows and underflows in the case of sawtooth waves and (peaks) in the case of triangle waves. 10b: Skipping is performed by counting both overflows and underflows in the case of sawtooth waves and (troughs) in the case of triangle waves. 11b: Skipping is performed by counting both overflows and underflows in the case of sawtooth waves and both (troughs and peaks) in the case of triangle waves.</p> 	b0	ITLA	GTCCRA compare match/input capture interrupt link bit	b1	ITLB	GTCCRB compare match/input capture interrupt link bit	b2	ITLC	GTCCRC compare match interrupt link bit	b3	ITLD	GTCCRD compare match interrupt link bit	b4	ITLE	GTCCRE compare match interrupt link bit	b5	ITLF	GTCCRF compare match interrupt link bit	b6	IVTC[1:0]	GTCIV interrupt skipping function select bits	b7			b8	IVTT[2:0]	GTCIV interrupt skipping count select bits	b9			b10			b11	—	(Reserved bit)	b12	ADTAL	GTADTRA A/D converter start request link bit	b13	—	(Reserved bit)	b14	ADTBL	GTADTRB A/D converter start request link bit	b15	—	(Reserved bit)
b0	ITLA	GTCCRA compare match/input capture interrupt link bit																																																																																															
b1	ITLB	GTCCRB compare match/input capture interrupt link bit																																																																																															
b2	ITLC	GTCCRC compare match interrupt link bit																																																																																															
b3	ITLD	GTCCRD compare match interrupt link bit																																																																																															
b4	ITLE	GTCCRE compare match interrupt link bit																																																																																															
b5	ITLF	GTCCRF compare match interrupt link bit																																																																																															
b6	IVTC[1:0]	GTCIV interrupt skipping function select bits																																																																																															
b7																																																																																																	
b8	IVTT[2:0]	GTCIV interrupt skipping count select bits																																																																																															
b9																																																																																																	
b10																																																																																																	
b11	—	(Reserved bit)																																																																																															
b12	ADTAL	GTADTRA A/D converter start request link bit																																																																																															
b13	—	(Reserved bit)																																																																																															
b14	ADTBL	GTADTRB A/D converter start request link bit																																																																																															
b15	—	(Reserved bit)																																																																																															
b0	ITLA	GTCCRA compare match/input capture interrupt link bit																																																																																															
b1	ITLB	GTCCRB compare match/input capture interrupt link bit																																																																																															
b2	ITLC	GTCCRC compare match interrupt link bit																																																																																															
b3	ITLD	GTCCRD compare match interrupt link bit																																																																																															
b4	ITLE	GTCCRE compare match interrupt link bit																																																																																															
b5	ITLF	GTCCRF compare match interrupt link bit																																																																																															
b6	IVTC[1:0]	GTCIV interrupt skipping function select bits																																																																																															
b7																																																																																																	
b8	IVTT[2:0]	GTCIV interrupt skipping count select bits																																																																																															
b9																																																																																																	
b10																																																																																																	
b11	—	(Reserved bit)																																																																																															
b12	ADTAL	GTADTRA A/D converter start request link bit																																																																																															
b13	—	(Reserved bit)																																																																																															
b14	ADTBL	GTADTRB A/D converter start request link bit																																																																																															
b15	—	(Reserved bit)																																																																																															
<ul style="list-style-type: none"> • Dead time control register (GDTDCR) 	<ul style="list-style-type: none"> • General PWM timer dead time control register (GDTDCR) 																																																																																																

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.24 Differences in Functions and Specifications (24)

Item		RX62T Group	RX63T Group																						
Watchdog timer	Functions	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Clock division ratio</td> <td>Divide by 4, 64, 128, 512, 2048, 8192, 32768, or 131072</td> </tr> <tr> <td>Number of bits</td> <td>8</td> </tr> <tr> <td>Operating mode</td> <td>Watchdog timer mode Interval timer mode</td> </tr> <tr> <td>Operation start mode</td> <td>— Register start mode</td> </tr> <tr> <td>Output signals</td> <td>WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt</td> </tr> </table> 	Clock division ratio	Divide by 4, 64, 128, 512, 2048, 8192, 32768, or 131072	Number of bits	8	Operating mode	Watchdog timer mode Interval timer mode	Operation start mode	— Register start mode	Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Clock division ratio</td> <td>Divide by 4, 64, 128, 512, 2048, or 8192</td> </tr> <tr> <td>Number of bits</td> <td>14</td> </tr> <tr> <td>Operating mode</td> <td>Watchdog timer mode —</td> </tr> <tr> <td>Operation start mode</td> <td>Auto-start mode Register start mode</td> </tr> <tr> <td>Window function</td> <td>Support for setting window start and end positions</td> </tr> <tr> <td>Output signals</td> <td>— Reset signal (internal) Interrupt request signal</td> </tr> </table> 	Clock division ratio	Divide by 4, 64, 128, 512, 2048, or 8192	Number of bits	14	Operating mode	Watchdog timer mode —	Operation start mode	Auto-start mode Register start mode	Window function	Support for setting window start and end positions	Output signals	— Reset signal (internal) Interrupt request signal
	Clock division ratio	Divide by 4, 64, 128, 512, 2048, 8192, 32768, or 131072																							
Number of bits	8																								
Operating mode	Watchdog timer mode Interval timer mode																								
Operation start mode	— Register start mode																								
Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt																								
Clock division ratio	Divide by 4, 64, 128, 512, 2048, or 8192																								
Number of bits	14																								
Operating mode	Watchdog timer mode —																								
Operation start mode	Auto-start mode Register start mode																								
Window function	Support for setting window start and end positions																								
Output signals	— Reset signal (internal) Interrupt request signal																								
Registers/bits	<ul style="list-style-type: none"> Timer counter (TCNT) Timer control/status register (TCSR) Reset control/status register (RSTCSR) Write window A register (WINA) Write window B register (WINB) 	<ul style="list-style-type: none"> WDT refresh register (WDTRR) WDT control register (WDTCR) WDT status register (WDTSR) WDT reset control register (WDTRCR) 																							

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.25 Differences in Functions and Specifications (25)

Item	RX62T Group	RX63T Group																																																																																				
Independent watchdog timer	Functions <ul style="list-style-type: none"> • Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Number of bits</td><td style="text-align: center;">14</td></tr> <tr><td>Operating mode</td><td>Watchdog timer mode</td></tr> <tr><td>Operation start mode</td><td style="text-align: center;">— Register start mode</td></tr> <tr><td>Window function</td><td style="text-align: center;">—</td></tr> <tr><td>Output signals</td><td style="text-align: center;">Reset signal (internal) —</td></tr> </table> 	Number of bits	14	Operating mode	Watchdog timer mode	Operation start mode	— Register start mode	Window function	—	Output signals	Reset signal (internal) —	Functions <ul style="list-style-type: none"> • Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Number of bits</td><td style="text-align: center;">14</td></tr> <tr><td>Operating mode</td><td>Watchdog timer mode</td></tr> <tr><td>Operation start mode</td><td style="text-align: center;">Auto-start mode Register start mode</td></tr> <tr><td>Window function</td><td>Support for setting window start and end positions</td></tr> <tr><td>Output signals</td><td style="text-align: center;">Reset signal (internal) Interrupt request signal</td></tr> </table> 	Number of bits	14	Operating mode	Watchdog timer mode	Operation start mode	Auto-start mode Register start mode	Window function	Support for setting window start and end positions	Output signals	Reset signal (internal) Interrupt request signal																																																																
	Number of bits	14																																																																																				
Operating mode	Watchdog timer mode																																																																																					
Operation start mode	— Register start mode																																																																																					
Window function	—																																																																																					
Output signals	Reset signal (internal) —																																																																																					
Number of bits	14																																																																																					
Operating mode	Watchdog timer mode																																																																																					
Operation start mode	Auto-start mode Register start mode																																																																																					
Window function	Support for setting window start and end positions																																																																																					
Output signals	Reset signal (internal) Interrupt request signal																																																																																					
Registers/bits	<ul style="list-style-type: none"> • IWDT control register (IWDTCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>TOPS[1:0]</td><td>Time-out selection bits</td></tr> <tr><td>b1</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b2</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b3</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b4</td><td>CKS[3:0]</td><td>Clock selection bits</td></tr> <tr><td>b7</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b8</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b9</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b12</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b13</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> </table> <ul style="list-style-type: none"> • IWDTCR.CKS[3:0] 00--b: IWDTCLK 0100b: IWDTCLK/16 0101b: IWDTCLK /32 0110b: IWDTCLK /64 0111b: IWDTCLK/128 1---b: IWDTCLK/256 • IWDT status register (IWDTSR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>CNTVAL[13:0]</td><td>Down-counter bits</td></tr> <tr><td>b13</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bit)</td></tr> <tr><td>b14</td><td>UNDFE</td><td>Underflow flag</td></tr> <tr><td>b15</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bit)</td></tr> </table> 	b0	TOPS[1:0]	Time-out selection bits	b1	—	(Reserved bits)	b2	—	(Reserved bits)	b3	—	(Reserved bits)	b4	CKS[3:0]	Clock selection bits	b7	—	(Reserved bits)	b8	—	(Reserved bits)	b9	—	(Reserved bits)	b12	—	(Reserved bits)	b13	—	(Reserved bits)	b0	CNTVAL[13:0]	Down-counter bits	b13	—	(Reserved bit)	b14	UNDFE	Underflow flag	b15	—	(Reserved bit)	<ul style="list-style-type: none"> • IWDT control register (IWDTCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>TOPS[1:0]</td><td>Time-out period selection bits</td></tr> <tr><td>b1</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b2</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b3</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b4</td><td>CKS[3:0]</td><td>Clock division ratio selection bits</td></tr> <tr><td>b7</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b8</td><td>RPES[1:0]</td><td>Window end position selection bits</td></tr> <tr><td>b9</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> <tr><td>b12</td><td>RPSS[1:0]</td><td>Window start position selection bits</td></tr> <tr><td>b13</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bits)</td></tr> </table> <ul style="list-style-type: none"> • IWDTCR.CKS[3:0] 0000b: IWDTCLK 0010b: IWDTCLK/16 0011b: IWDTCLK /32 0100b: IWDTCLK /64 1111b: IWDTCLK/128 0101b: IWDTCLK/256 Setting prohibited other than above • IWDT status register (IWDTSR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>CNTVAL[13:0]</td><td>Down-counter value bits</td></tr> <tr><td>b13</td><td style="text-align: center;">—</td><td style="text-align: center;">(Reserved bit)</td></tr> <tr><td>b14</td><td>UNDFE</td><td>Underflow flag</td></tr> <tr><td>b15</td><td>REFEF</td><td>Refresh error flag</td></tr> </table> • IWDT reset control register (IWDTSCR) • IWDT count stop control register (IWDTSTPR) 	b0	TOPS[1:0]	Time-out period selection bits	b1	—	(Reserved bits)	b2	—	(Reserved bits)	b3	—	(Reserved bits)	b4	CKS[3:0]	Clock division ratio selection bits	b7	—	(Reserved bits)	b8	RPES[1:0]	Window end position selection bits	b9	—	(Reserved bits)	b12	RPSS[1:0]	Window start position selection bits	b13	—	(Reserved bits)	b0	CNTVAL[13:0]	Down-counter value bits	b13	—	(Reserved bit)	b14	UNDFE	Underflow flag	b15	REFEF	Refresh error flag
b0	TOPS[1:0]	Time-out selection bits																																																																																				
b1	—	(Reserved bits)																																																																																				
b2	—	(Reserved bits)																																																																																				
b3	—	(Reserved bits)																																																																																				
b4	CKS[3:0]	Clock selection bits																																																																																				
b7	—	(Reserved bits)																																																																																				
b8	—	(Reserved bits)																																																																																				
b9	—	(Reserved bits)																																																																																				
b12	—	(Reserved bits)																																																																																				
b13	—	(Reserved bits)																																																																																				
b0	CNTVAL[13:0]	Down-counter bits																																																																																				
b13	—	(Reserved bit)																																																																																				
b14	UNDFE	Underflow flag																																																																																				
b15	—	(Reserved bit)																																																																																				
b0	TOPS[1:0]	Time-out period selection bits																																																																																				
b1	—	(Reserved bits)																																																																																				
b2	—	(Reserved bits)																																																																																				
b3	—	(Reserved bits)																																																																																				
b4	CKS[3:0]	Clock division ratio selection bits																																																																																				
b7	—	(Reserved bits)																																																																																				
b8	RPES[1:0]	Window end position selection bits																																																																																				
b9	—	(Reserved bits)																																																																																				
b12	RPSS[1:0]	Window start position selection bits																																																																																				
b13	—	(Reserved bits)																																																																																				
b0	CNTVAL[13:0]	Down-counter value bits																																																																																				
b13	—	(Reserved bit)																																																																																				
b14	UNDFE	Underflow flag																																																																																				
b15	REFEF	Refresh error flag																																																																																				
USB 2.0 Host/function module	—	<ul style="list-style-type: none"> • System configuration control register (SYSCFG) • System configuration status register 0 (SYSSTS0) • Device state control register 0 (DVSTCTR0) • CFIFO port register (CFIFO) • D0FIFO port register (D0FIFO) • D1FIFO port register (D1FIFO) • CFIFO port select register (CFIFOSEL) • D0FIFO port select register (D0FIFOSEL) • D1FIFO port select register (D1FIFOSEL) • CFIFO port control register (CFIFOCTR) • D0FIFO port control register (D0FIFOCTR) • D1FIFO port control register (D1FIFOCTR) • Interrupt enable register 0 (INTENB0) • Interrupt enable register 1 (INTENB1) • BRDY interrupt enable register (BRDYENB) • NRDY interrupt enable register (NRDYENB) • BEMP interrupt enable register (BEMPENB) 																																																																																				

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.26 Differences in Functions and Specifications (26)

Item		RX62T Group	RX63T Group																							
USB 2.0 Host/function module	Registers/bits	—	<ul style="list-style-type: none"> • SOF output configuration register (SOFCFG) • Interrupt status register 0 (INTSTS0) • Interrupt status register 1 (INTSTS1) • BRDY interrupt status register (BRDYSTS) • NRDY interrupt status register (NRDYSTS) • BEMP interrupt status register (BEMPSTS) • Frame number register (FRMNUM) • Device state change register (DVCHGR) • USB address register (USBADDR) • USB request type register (USBREQ) • USB request value register (USBVAL) • USB request index register (USBINDX) • USB request length register (USBLENG) • DCP configuration register (DCPCFG) • DCP maximum packet size register (DCPMAXP) • DCP control register (DCPCTR) • Pipe window select register (PIPESEL) • Pipe configuration register (PIPECFG) • Pipe maximum packet size register (PIPEMAXP) • Pipe cycle control register (PIPEPERI) • PIPEn control registers (PIPEnCTR) • PIPEn transaction counter enable registers (PIPEnTRE) • PIPEn transaction counter registers (PIPEnTRN) • Device address n configuration registers (DEVADDn) 																							
	Serial communications interface	<p>Functions</p> <table border="1"> <tr> <td rowspan="5">Serial communication modes</td> <td>Asynchronous</td> </tr> <tr> <td>Clock synchronous</td> </tr> <tr> <td>Smart card interface</td> </tr> <tr> <td>—</td> </tr> <tr> <td>—</td> </tr> </table> <p>Registers/bits</p> <ul style="list-style-type: none"> • Serial mode register (SMR) The channel name is SMCI when the SMIF bit in SCMR is set to 1. 	Serial communication modes	Asynchronous	Clock synchronous	Smart card interface	—	—	<ul style="list-style-type: none"> • Specification overview (SC1c) <table border="1"> <tr> <td rowspan="4">Serial communication modes</td> <td>Asynchronous</td> </tr> <tr> <td>Clock synchronous</td> </tr> <tr> <td>Smart card interface</td> </tr> <tr> <td>Simple I²C bus (MSB-first only)</td> </tr> <tr> <td rowspan="2">Hardware flow control</td> <td>Asynchronous</td> </tr> <tr> <td>Clock synchronous</td> </tr> </table> <ul style="list-style-type: none"> • Specification overview (SC1d) <table border="1"> <tr> <td rowspan="4">Serial communication modes</td> <td>Asynchronous</td> </tr> <tr> <td>Clock synchronous</td> </tr> <tr> <td>Smart card interface</td> </tr> <tr> <td>Simple I²C bus (MSB-first only)</td> </tr> <tr> <td rowspan="2">Hardware flow control</td> <td>Asynchronous</td> </tr> <tr> <td>Clock synchronous</td> </tr> <tr> <td>Extended serial mode</td> <td>Start frame transmission/reception, timer function</td> </tr> </table> <p style="text-align: center;">—</p>	Serial communication modes	Asynchronous	Clock synchronous	Smart card interface	Simple I ² C bus (MSB-first only)	Hardware flow control	Asynchronous	Clock synchronous	Serial communication modes	Asynchronous	Clock synchronous	Smart card interface	Simple I ² C bus (MSB-first only)	Hardware flow control	Asynchronous	Clock synchronous	Extended serial mode
Serial communication modes	Asynchronous																									
	Clock synchronous																									
	Smart card interface																									
	—																									
	—																									
Serial communication modes	Asynchronous																									
	Clock synchronous																									
	Smart card interface																									
	Simple I ² C bus (MSB-first only)																									
Hardware flow control	Asynchronous																									
	Clock synchronous																									
Serial communication modes	Asynchronous																									
	Clock synchronous																									
	Smart card interface																									
	Simple I ² C bus (MSB-first only)																									
Hardware flow control	Asynchronous																									
	Clock synchronous																									
Extended serial mode	Start frame transmission/reception, timer function																									

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.27 Differences in Functions and Specifications (27)

Item		RX62T Group	RX63T Group																																																
Serial communication interface	Registers/bits	<ul style="list-style-type: none"> Serial status register (SSR) SCMR.SMIF bit = 0, 1 <table border="1"> <tr><td>b0</td><td>MPBT</td><td>Multi-processor bit transfer bit</td></tr> <tr><td>b1</td><td>MPB</td><td>Multi-processor bit</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>RDRF</td><td>Receive data full flag</td></tr> <tr><td>b7</td><td>TDRE</td><td>Transmit data empty flag</td></tr> </table>	b0	MPBT	Multi-processor bit transfer bit	b1	MPB	Multi-processor bit	b2	TEND	Transmit end flag	b3	PER	Parity error flag	b4	FER	Framing error flag	b5	ORER	Overrun error flag	b6	RDRF	Receive data full flag	b7	TDRE	Transmit data empty flag	<ul style="list-style-type: none"> Serial status register (SSR) SCMR.SMIF bit = 0, 1 <table border="1"> <tr><td>b0</td><td>MPBT</td><td>Multi-processor bit transfer bit</td></tr> <tr><td>b1</td><td>MPB</td><td>Multi-processor bit</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table>	b0	MPBT	Multi-processor bit transfer bit	b1	MPB	Multi-processor bit	b2	TEND	Transmit end flag	b3	PER	Parity error flag	b4	FER	Framing error flag	b5	ORER	Overrun error flag	b6	—	(Reserved bit)	b7	—	(Reserved bit)
		b0	MPBT	Multi-processor bit transfer bit																																															
		b1	MPB	Multi-processor bit																																															
		b2	TEND	Transmit end flag																																															
		b3	PER	Parity error flag																																															
		b4	FER	Framing error flag																																															
		b5	ORER	Overrun error flag																																															
		b6	RDRF	Receive data full flag																																															
		b7	TDRE	Transmit data empty flag																																															
		b0	MPBT	Multi-processor bit transfer bit																																															
b1	MPB	Multi-processor bit																																																	
b2	TEND	Transmit end flag																																																	
b3	PER	Parity error flag																																																	
b4	FER	Framing error flag																																																	
b5	ORER	Overrun error flag																																																	
b6	—	(Reserved bit)																																																	
b7	—	(Reserved bit)																																																	
		<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b5</td><td>NFEN</td><td>Noise Cancelling Function Select bit</td></tr> </table>	b0	—	(Reserved bit)	b4	ABCS	Asynchronous mode clock source select bit	b5	NFEN	Noise Cancelling Function Select bit	<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>ACS0</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr><td>b5</td><td>NFEN</td><td>Digital noise filter function enable bit</td></tr> </table>	b0	ACS0	Asynchronous mode clock source select bit	b4	ABCS	Asynchronous mode base clock select bit	b5	NFEN	Digital noise filter function enable bit																														
b0	—	(Reserved bit)																																																	
b4	ABCS	Asynchronous mode clock source select bit																																																	
b5	NFEN	Noise Cancelling Function Select bit																																																	
b0	ACS0	Asynchronous mode clock source select bit																																																	
b4	ABCS	Asynchronous mode base clock select bit																																																	
b5	NFEN	Digital noise filter function enable bit																																																	
			<ul style="list-style-type: none"> Noise filter setting register (SNFR) I²C mode register 1 (SIMR1) I²C mode register 2 (SIMR2) I²C mode register 3 (SIMR3) I²C status register (SISR) SPI mode register (SPMR) Extended serial module enable register (ESMER) Control register 0 (CR0) Control register 1 (CR1) Control register 2 (CR2) Control register 3 (CR3) Port control register (PCR) Interrupt control register (ICR) Status register (STR) Status clear register (STCR) Control field 0 data register (CF0DR) Control field 0 compare enable register (CF0CR) Control field 0 receive data register (CF0RR) Primary control field 1 data register (PCF1DR) 																																																

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.28 Differences in Functions and Specifications (28)

Item		RX62T Group	RX63T Group																																																						
Serial communications interface	Registers/bits	—	<ul style="list-style-type: none"> • Secondary control field 1 data register (SCF1DR) • Control field 1 compare enable register (CF1CR) • Control field 1 receive data register (CF1RR) • Timer control register (TCR) • Timer mode register (TMR) • Timer prescaler register (TPRE) • Timer count register (TCNT) 																																																						
			<ul style="list-style-type: none"> • Bit configuration register (BCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 10%;">—</td> <td style="width: 80%;">(Reserved bit)</td> </tr> <tr> <td>b8</td> <td>TSEG2[2:0]</td> <td>Time segment 2 control bits</td> </tr> <tr> <td>b10</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>SJW[1:0]</td> <td>Resynchronization jump width control bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b16</td> <td>BRP[9:0]</td> <td>Prescaler division ratio select bits</td> </tr> <tr> <td>b25</td> <td></td> <td></td> </tr> <tr> <td>b28</td> <td>TSEG1[3:0]</td> <td>Time segment 1 control bits</td> </tr> <tr> <td>b31</td> <td></td> <td></td> </tr> </table> 	b0	—	(Reserved bit)	b8	TSEG2[2:0]	Time segment 2 control bits	b10			b12	SJW[1:0]	Resynchronization jump width control bits	b13			b16	BRP[9:0]	Prescaler division ratio select bits	b25			b28	TSEG1[3:0]	Time segment 1 control bits	b31																													
b0	—	(Reserved bit)																																																							
b8	TSEG2[2:0]	Time segment 2 control bits																																																							
b10																																																									
b12	SJW[1:0]	Resynchronization jump width control bits																																																							
b13																																																									
b16	BRP[9:0]	Prescaler division ratio select bits																																																							
b25																																																									
b28	TSEG1[3:0]	Time segment 1 control bits																																																							
b31																																																									
CAN module	Registers/bits	<ul style="list-style-type: none"> • Bit configuration register (BCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 10%;">—</td> <td style="width: 80%;">(Reserved bit)</td> </tr> <tr> <td>b8</td> <td>TSEG2[2:0]</td> <td>Time segment 2 control bits</td> </tr> <tr> <td>b10</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>SJW[1:0]</td> <td>Resynchronization jump width control bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b16</td> <td>BRP[9:0]</td> <td>Prescaler division ratio select bits</td> </tr> <tr> <td>b25</td> <td></td> <td></td> </tr> <tr> <td>b28</td> <td>TSEG1[3:0]</td> <td>Time segment 1 control bits</td> </tr> <tr> <td>b31</td> <td></td> <td></td> </tr> </table> 	b0	—	(Reserved bit)	b8	TSEG2[2:0]	Time segment 2 control bits	b10			b12	SJW[1:0]	Resynchronization jump width control bits	b13			b16	BRP[9:0]	Prescaler division ratio select bits	b25			b28	TSEG1[3:0]	Time segment 1 control bits	b31			<ul style="list-style-type: none"> • Bit configuration register (BCR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 10%;">CCLKS</td> <td style="width: 80%;">CAN clock source selection bit</td> </tr> <tr> <td>b8</td> <td>TSEG2[2:0]</td> <td>Time segment 2 control bits</td> </tr> <tr> <td>b10</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>SJW[1:0]</td> <td>Resynchronization jump width control bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b16</td> <td>BRP[9:0]</td> <td>Prescaler division ratio select bits</td> </tr> <tr> <td>b25</td> <td></td> <td></td> </tr> <tr> <td>b28</td> <td>TSEG1[3:0]</td> <td>Time segment 1 control bits</td> </tr> <tr> <td>b31</td> <td></td> <td></td> </tr> </table> 	b0	CCLKS	CAN clock source selection bit	b8	TSEG2[2:0]	Time segment 2 control bits	b10			b12	SJW[1:0]	Resynchronization jump width control bits	b13			b16	BRP[9:0]	Prescaler division ratio select bits	b25			b28	TSEG1[3:0]	Time segment 1 control bits	b31		
b0	—	(Reserved bit)																																																							
b8	TSEG2[2:0]	Time segment 2 control bits																																																							
b10																																																									
b12	SJW[1:0]	Resynchronization jump width control bits																																																							
b13																																																									
b16	BRP[9:0]	Prescaler division ratio select bits																																																							
b25																																																									
b28	TSEG1[3:0]	Time segment 1 control bits																																																							
b31																																																									
b0	CCLKS	CAN clock source selection bit																																																							
b8	TSEG2[2:0]	Time segment 2 control bits																																																							
b10																																																									
b12	SJW[1:0]	Resynchronization jump width control bits																																																							
b13																																																									
b16	BRP[9:0]	Prescaler division ratio select bits																																																							
b25																																																									
b28	TSEG1[3:0]	Time segment 1 control bits																																																							
b31																																																									

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.29 Differences in Functions and Specifications (29)

Item		RX62T Group	RX63T Group																																																																																																																	
Serial peripheral interface	Functions	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%;"> <tr> <td>Number of channels</td> <td>One channel</td> </tr> </table> 	Number of channels	One channel	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%;"> <tr> <td>Number of channels</td> <td>Two channels</td> </tr> </table> 	Number of channels	Two channels																																																																																																													
	Number of channels	One channel																																																																																																																		
	Number of channels	Two channels																																																																																																																		
	Registers/ bits	<ul style="list-style-type: none"> RSPI status register (SPSR) <table border="1" style="width: 100%;"> <tr><td>b0</td><td>OVRF</td><td>Overrun error flag</td></tr> <tr><td>b1</td><td>IDLNF</td><td>RSPI idle flag</td></tr> <tr><td>b2</td><td>MODF</td><td>Mode fault error flag</td></tr> <tr><td>b3</td><td>PERF</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>SPTEF</td><td>Transmit buffer empty flag</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>SPRF</td><td>Receive buffer full flag</td></tr> </table> RSPI data register (SPDR) <table border="1" style="width: 100%;"> <tr><td>b0</td><td>L[15:0]</td><td>—</td></tr> <tr><td>b15</td><td></td><td></td></tr> <tr><td>b16</td><td>H[15:0]</td><td>—</td></tr> <tr><td>b31</td><td></td><td></td></tr> </table> RSPI data control register (SPDCR) <table border="1" style="width: 100%;"> <tr><td>b0</td><td>SPFC[1:0]</td><td>Number of frames specification bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td>SLSEL[1:0]</td><td>SSL pin output selection bits</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SPRDTD</td><td>RSPI receive/transmit data selection bit</td></tr> <tr><td>b5</td><td>SPLW</td><td>RSPI longword access/word access specification bit</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td></td><td></td></tr> </table> 	b0	OVRF	Overrun error flag	b1	IDLNF	RSPI idle flag	b2	MODF	Mode fault error flag	b3	PERF	Parity error flag	b4	—	(Reserved bit)	b5	SPTEF	Transmit buffer empty flag	b6	—	(Reserved bit)	b7	SPRF	Receive buffer full flag	b0	L[15:0]	—	b15			b16	H[15:0]	—	b31			b0	SPFC[1:0]	Number of frames specification bits	b1			b2	SLSEL[1:0]	SSL pin output selection bits	b3			b4	SPRDTD	RSPI receive/transmit data selection bit	b5	SPLW	RSPI longword access/word access specification bit	b6	—	(Reserved bits)	b7			<ul style="list-style-type: none"> RSPI status register (SPSR) <table border="1" style="width: 100%;"> <tr><td>b0</td><td>OVRF</td><td>Overrun error flag</td></tr> <tr><td>b1</td><td>IDLNF</td><td>RSPI idle flag</td></tr> <tr><td>b2</td><td>MODF</td><td>Mode fault error flag</td></tr> <tr><td>b3</td><td>PERF</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table> RSPI data register (SPDR) <table border="1" style="width: 100%;"> <tr><td>b0</td><td>SPD0</td><td>—</td></tr> <tr><td>b31</td><td>SPD31</td><td>—</td></tr> </table> RSPI data control register (SPDCR) <table border="1" style="width: 100%;"> <tr><td>b0</td><td>SPFC[1:0]</td><td>Number of frames specification bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td>SPRDTD</td><td>RSPI receive/transmit data selection bit</td></tr> <tr><td>b5</td><td>SPLW</td><td>RSPI longword access/word access specification bit</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td></td><td></td></tr> </table> 	b0	OVRF	Overrun error flag	b1	IDLNF	RSPI idle flag	b2	MODF	Mode fault error flag	b3	PERF	Parity error flag	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	—	(Reserved bit)	b0	SPD0	—	b31	SPD31	—	b0	SPFC[1:0]	Number of frames specification bits	b1			b2	—	(Reserved bits)	b3			b4	SPRDTD	RSPI receive/transmit data selection bit	b5	SPLW	RSPI longword access/word access specification bit	b6	—	(Reserved bits)	b7	
b0		OVRF	Overrun error flag																																																																																																																	
b1		IDLNF	RSPI idle flag																																																																																																																	
b2	MODF	Mode fault error flag																																																																																																																		
b3	PERF	Parity error flag																																																																																																																		
b4	—	(Reserved bit)																																																																																																																		
b5	SPTEF	Transmit buffer empty flag																																																																																																																		
b6	—	(Reserved bit)																																																																																																																		
b7	SPRF	Receive buffer full flag																																																																																																																		
b0	L[15:0]	—																																																																																																																		
b15																																																																																																																				
b16	H[15:0]	—																																																																																																																		
b31																																																																																																																				
b0	SPFC[1:0]	Number of frames specification bits																																																																																																																		
b1																																																																																																																				
b2	SLSEL[1:0]	SSL pin output selection bits																																																																																																																		
b3																																																																																																																				
b4	SPRDTD	RSPI receive/transmit data selection bit																																																																																																																		
b5	SPLW	RSPI longword access/word access specification bit																																																																																																																		
b6	—	(Reserved bits)																																																																																																																		
b7																																																																																																																				
b0	OVRF	Overrun error flag																																																																																																																		
b1	IDLNF	RSPI idle flag																																																																																																																		
b2	MODF	Mode fault error flag																																																																																																																		
b3	PERF	Parity error flag																																																																																																																		
b4	—	(Reserved bit)																																																																																																																		
b5	—	(Reserved bit)																																																																																																																		
b6	—	(Reserved bit)																																																																																																																		
b7	—	(Reserved bit)																																																																																																																		
b0	SPD0	—																																																																																																																		
b31	SPD31	—																																																																																																																		
b0	SPFC[1:0]	Number of frames specification bits																																																																																																																		
b1																																																																																																																				
b2	—	(Reserved bits)																																																																																																																		
b3																																																																																																																				
b4	SPRDTD	RSPI receive/transmit data selection bit																																																																																																																		
b5	SPLW	RSPI longword access/word access specification bit																																																																																																																		
b6	—	(Reserved bits)																																																																																																																		
b7																																																																																																																				
LIN module	Registers/ bits	<ul style="list-style-type: none"> LIN wake-up baud rate select register (LWBR) LIN baud rate prescaler 0 register (LBRP0) LIN baud rate prescaler 1 register (LBRP1) LIN self-test control register (LSTC) Mode register (LOMD) Break field setting register (LOBRK) Space setting register (LOSPC) Wake-up setting register (LOWUP) Interrupt enable register (LOIE) Error detection enable register (LOEDE) Control register (LOC) Transmission control register (LOTTC) Mode status register (LOMST) Status register (LOST) Error status register (LOEST) Response field set register (LORFC) ID buffer register (LOIDB) Check sum buffer register (LOCBR) Data n buffer register (LODBn) (n = 1 to 8) 	—																																																																																																																	

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.30 Differences in Functions and Specifications (30)

Item	RX62T Group	RX63T Group																																																																														
12-bit A/D converter	<p>Functions</p> <ul style="list-style-type: none"> • Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Input channels</td> <td>(1 unit x 4 channels) x 2</td> </tr> <tr> <td>Conversion time</td> <td>1.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 50 MHz and AVCC = 4.0 to 5.5V) 2.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 25 MHz and AVCC = 3.0 to 3.6V)</td> </tr> <tr> <td>A/D conversion clock</td> <td>PCLK, PCLK/2, PCLK/4, PCLK/8</td> </tr> <tr> <td>Data registers</td> <td>10 registers (S12AD0.ADDR0A, ADDR0B, S12AD0ADDR1 to S12AD0ADDR3) 8-, 10-, or 12-bit precision output of A/D conversion results</td> </tr> <tr> <td rowspan="4">Operating mode</td> <td>Single mode</td> </tr> <tr> <td>Single-cycle scan mode</td> </tr> <tr> <td>Continuous scan mode</td> </tr> <tr> <td>2-channel scan mode</td> </tr> <tr> <td rowspan="4">Start trigger</td> <td>Software trigger</td> </tr> <tr> <td>MTU3</td> </tr> <tr> <td>GPT</td> </tr> <tr> <td>External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)</td> </tr> <tr> <td rowspan="9">Function</td> <td>Sample and hold function</td> </tr> <tr> <td>A/D converter self-diagnostic function</td> </tr> <tr> <td>Input signal amplification function using programmable gain amplifier (3 channels/1 unit)</td> </tr> <tr> <td>Window comparator function (3 channels/1 unit)</td> </tr> <tr> <td>Variable sampling state (unit)</td> </tr> <tr> <td style="text-align: center;">—</td> </tr> <tr> <td style="text-align: center;">—</td> </tr> <tr> <td style="text-align: center;">—</td> </tr> <tr> <td>Double data register function</td> </tr> </table>	Input channels	(1 unit x 4 channels) x 2	Conversion time	1.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 50 MHz and AVCC = 4.0 to 5.5V) 2.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 25 MHz and AVCC = 3.0 to 3.6V)	A/D conversion clock	PCLK, PCLK/2, PCLK/4, PCLK/8	Data registers	10 registers (S12AD0.ADDR0A, ADDR0B, S12AD0ADDR1 to S12AD0ADDR3) 8-, 10-, or 12-bit precision output of A/D conversion results	Operating mode	Single mode	Single-cycle scan mode	Continuous scan mode	2-channel scan mode	Start trigger	Software trigger	MTU3	GPT	External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)	Function	Sample and hold function	A/D converter self-diagnostic function	Input signal amplification function using programmable gain amplifier (3 channels/1 unit)	Window comparator function (3 channels/1 unit)	Variable sampling state (unit)	—	—	—	Double data register function	<ul style="list-style-type: none"> • Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Input channels</td> <td>(1 unit x 4 channels) x 2</td> </tr> <tr> <td>Conversion time</td> <td>1.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 50 MHz)</td> </tr> <tr> <td>A/D conversion clock</td> <td>The following frequency ratios may be specified for PCLKB and ADCLK: PCLKB:ADCLK = 1:1, 1:2, 1:4, or 1:8.</td> </tr> <tr> <td>Data registers</td> <td>14 registers (ADDR0 to ADDR3, ADDBLDR, ADDBLDRA, ADDBLDRB) 8-, 10-, or 12-bit precision output of A/D conversion results</td> </tr> <tr> <td rowspan="4">Operating mode</td> <td style="text-align: center;">—</td> </tr> <tr> <td>Single-cycle scan mode</td> </tr> <tr> <td>Continuous scan mode</td> </tr> <tr> <td>Group scan mode</td> </tr> <tr> <td rowspan="4">Start trigger</td> <td>Software trigger</td> </tr> <tr> <td>MTU3</td> </tr> <tr> <td>GPT</td> </tr> <tr> <td>External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)</td> </tr> <tr> <td rowspan="9">Function</td> <td>Channel (dedicated) sample and hold function</td> </tr> <tr> <td>A/D converter self-diagnostic function</td> </tr> <tr> <td>Input signal amplification function using programmable gain amplifier (3 channels/1 unit)</td> </tr> <tr> <td>Window comparator function (3 channels/unit)</td> </tr> <tr> <td>Variable sampling state (channel)</td> </tr> <tr> <td>A/D conversion value addition</td> </tr> <tr> <td>Discharge function</td> </tr> <tr> <td>Double trigger mode (A/D conversion data redundancy function)</td> </tr> <tr> <td>Double trigger mode extension</td> </tr> </table>	Input channels	(1 unit x 4 channels) x 2	Conversion time	1.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 50 MHz)	A/D conversion clock	The following frequency ratios may be specified for PCLKB and ADCLK: PCLKB:ADCLK = 1:1, 1:2, 1:4, or 1:8.	Data registers	14 registers (ADDR0 to ADDR3, ADDBLDR, ADDBLDRA, ADDBLDRB) 8-, 10-, or 12-bit precision output of A/D conversion results	Operating mode	—	Single-cycle scan mode	Continuous scan mode	Group scan mode	Start trigger	Software trigger	MTU3	GPT	External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)	Function	Channel (dedicated) sample and hold function	A/D converter self-diagnostic function	Input signal amplification function using programmable gain amplifier (3 channels/1 unit)	Window comparator function (3 channels/unit)	Variable sampling state (channel)	A/D conversion value addition	Discharge function	Double trigger mode (A/D conversion data redundancy function)	Double trigger mode extension																						
	Input channels	(1 unit x 4 channels) x 2																																																																														
Conversion time	1.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 50 MHz and AVCC = 4.0 to 5.5V) 2.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 25 MHz and AVCC = 3.0 to 3.6V)																																																																															
A/D conversion clock	PCLK, PCLK/2, PCLK/4, PCLK/8																																																																															
Data registers	10 registers (S12AD0.ADDR0A, ADDR0B, S12AD0ADDR1 to S12AD0ADDR3) 8-, 10-, or 12-bit precision output of A/D conversion results																																																																															
Operating mode	Single mode																																																																															
	Single-cycle scan mode																																																																															
	Continuous scan mode																																																																															
	2-channel scan mode																																																																															
Start trigger	Software trigger																																																																															
	MTU3																																																																															
	GPT																																																																															
	External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)																																																																															
Function	Sample and hold function																																																																															
	A/D converter self-diagnostic function																																																																															
	Input signal amplification function using programmable gain amplifier (3 channels/1 unit)																																																																															
	Window comparator function (3 channels/1 unit)																																																																															
	Variable sampling state (unit)																																																																															
	—																																																																															
	—																																																																															
	—																																																																															
	Double data register function																																																																															
Input channels	(1 unit x 4 channels) x 2																																																																															
Conversion time	1.0 μs per 1 channel (when operating with A/D conversion clock ADCLK = 50 MHz)																																																																															
A/D conversion clock	The following frequency ratios may be specified for PCLKB and ADCLK: PCLKB:ADCLK = 1:1, 1:2, 1:4, or 1:8.																																																																															
Data registers	14 registers (ADDR0 to ADDR3, ADDBLDR, ADDBLDRA, ADDBLDRB) 8-, 10-, or 12-bit precision output of A/D conversion results																																																																															
Operating mode	—																																																																															
	Single-cycle scan mode																																																																															
	Continuous scan mode																																																																															
	Group scan mode																																																																															
Start trigger	Software trigger																																																																															
	MTU3																																																																															
	GPT																																																																															
	External trigger (ADTRG0# pin) External trigger (ADTRG1# pin)																																																																															
Function	Channel (dedicated) sample and hold function																																																																															
	A/D converter self-diagnostic function																																																																															
	Input signal amplification function using programmable gain amplifier (3 channels/1 unit)																																																																															
	Window comparator function (3 channels/unit)																																																																															
	Variable sampling state (channel)																																																																															
	A/D conversion value addition																																																																															
	Discharge function																																																																															
	Double trigger mode (A/D conversion data redundancy function)																																																																															
	Double trigger mode extension																																																																															
Registers/ bits	<ul style="list-style-type: none"> • A/D data registers n (ADDRn) (n = 0A, 0B, and 1 to 3) <li style="text-align: center;">— • A/D data register diag (ADRD) • A/D control register (ADCSR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="width: 10%;">—</td><td style="width: 10%;">—</td><td style="width: 10%;">—</td></tr> <tr><td style="width: 10%;">b0</td><td style="width: 10%;">EXTRG</td><td style="width: 10%;">Trigger select bit</td></tr> <tr><td style="width: 10%;">b1</td><td style="width: 10%;">TRGE</td><td style="width: 10%;">Trigger enable bit</td></tr> <tr><td style="width: 10%;">b2</td><td style="width: 10%;">CKS[1:0]</td><td style="width: 10%;">Clock select bits</td></tr> <tr><td style="width: 10%;">b3</td><td style="width: 10%;">—</td><td style="width: 10%;">—</td></tr> <tr><td style="width: 10%;">b4</td><td style="width: 10%;">ADIE</td><td style="width: 10%;">A/D conversion end interrupt enable bit</td></tr> <tr><td style="width: 10%;">b5</td><td style="width: 10%;">ADCS[1:0]</td><td style="width: 10%;">A/D conversion mode select bits</td></tr> <tr><td style="width: 10%;">b6</td><td style="width: 10%;">—</td><td style="width: 10%;">—</td></tr> <tr><td style="width: 10%;">b7</td><td style="width: 10%;">ADST</td><td style="width: 10%;">A/D start bit</td></tr> </table> <p>ADCSR.ADCS[1:0] 00b: Single mode 01b: Single-cycle scan mode 10b: Continuous scan mode 11b: 2-channel scan mode</p> 	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	b0	EXTRG	Trigger select bit	b1	TRGE	Trigger enable bit	b2	CKS[1:0]	Clock select bits	b3	—	—	b4	ADIE	A/D conversion end interrupt enable bit	b5	ADCS[1:0]	A/D conversion mode select bits	b6	—	—	b7	ADST	A/D start bit	<ul style="list-style-type: none"> • A/D data registers y (ADDRy) • A/D data-doubling register (ADDBLDR) • A/D data-doubling register A (ADDBLDRA) • A/D data-doubling register B (ADDBLDRB) • A/D self-diagnosis data register (ADRD) • A/D control register (ADCSR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="width: 10%;">b0</td><td style="width: 10%;">DBLANS[4:0]</td><td style="width: 10%;">Double-trigger channel select bits</td></tr> <tr><td style="width: 10%;">b4</td><td style="width: 10%;">—</td><td style="width: 10%;">—</td></tr> <tr><td style="width: 10%;">b5</td><td style="width: 10%;">—</td><td style="width: 10%;">(Reserved bit)</td></tr> <tr><td style="width: 10%;">b6</td><td style="width: 10%;">GBADIE</td><td style="width: 10%;">Group B scan end interrupt enable bit</td></tr> <tr><td style="width: 10%;">b7</td><td style="width: 10%;">DBLE</td><td style="width: 10%;">Double Trigger mode select bit</td></tr> <tr><td style="width: 10%;">b8</td><td style="width: 10%;">EXTRG</td><td style="width: 10%;">Trigger select bit</td></tr> <tr><td style="width: 10%;">b9</td><td style="width: 10%;">TRGE</td><td style="width: 10%;">Trigger start enable bit</td></tr> <tr><td style="width: 10%;">b10</td><td style="width: 10%;">—</td><td style="width: 10%;">(Reserved bits)</td></tr> <tr><td style="width: 10%;">b11</td><td style="width: 10%;">—</td><td style="width: 10%;">—</td></tr> <tr><td style="width: 10%;">b12</td><td style="width: 10%;">ADIE</td><td style="width: 10%;">Scan end interrupt enable bit</td></tr> <tr><td style="width: 10%;">b13</td><td style="width: 10%;">ADCS[1:0]</td><td style="width: 10%;">Scan mode select bits</td></tr> <tr><td style="width: 10%;">b14</td><td style="width: 10%;">—</td><td style="width: 10%;">—</td></tr> <tr><td style="width: 10%;">b15</td><td style="width: 10%;">ADST</td><td style="width: 10%;">A/D conversion start bit</td></tr> </table> <p>ADCSR.ADCS[1:0] 00b: Single-cycle scan mode 01b: Group scan mode 10b: Continuous scan mode 11b: Setting prohibited</p> 	b0	DBLANS[4:0]	Double-trigger channel select bits	b4	—	—	b5	—	(Reserved bit)	b6	GBADIE	Group B scan end interrupt enable bit	b7	DBLE	Double Trigger mode select bit	b8	EXTRG	Trigger select bit	b9	TRGE	Trigger start enable bit	b10	—	(Reserved bits)	b11	—	—	b12	ADIE	Scan end interrupt enable bit	b13	ADCS[1:0]	Scan mode select bits	b14	—	—	b15	ADST	A/D conversion start bit
—	—	—																																																																														
—	—	—																																																																														
—	—	—																																																																														
—	—	—																																																																														
—	—	—																																																																														
b0	EXTRG	Trigger select bit																																																																														
b1	TRGE	Trigger enable bit																																																																														
b2	CKS[1:0]	Clock select bits																																																																														
b3	—	—																																																																														
b4	ADIE	A/D conversion end interrupt enable bit																																																																														
b5	ADCS[1:0]	A/D conversion mode select bits																																																																														
b6	—	—																																																																														
b7	ADST	A/D start bit																																																																														
b0	DBLANS[4:0]	Double-trigger channel select bits																																																																														
b4	—	—																																																																														
b5	—	(Reserved bit)																																																																														
b6	GBADIE	Group B scan end interrupt enable bit																																																																														
b7	DBLE	Double Trigger mode select bit																																																																														
b8	EXTRG	Trigger select bit																																																																														
b9	TRGE	Trigger start enable bit																																																																														
b10	—	(Reserved bits)																																																																														
b11	—	—																																																																														
b12	ADIE	Scan end interrupt enable bit																																																																														
b13	ADCS[1:0]	Scan mode select bits																																																																														
b14	—	—																																																																														
b15	ADST	A/D conversion start bit																																																																														

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.31 Differences in Functions and Specifications (31)

Item	Registers/ bits	RX62T Group	RX63T Group																																																																																																																														
12-bit A/D converter	Registers/ bits	<ul style="list-style-type: none"> A/D channel select register (ADANS) unit 0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>PG000EN</td><td>AN000 programmable gain amplifier enable bit</td></tr> <tr><td>b1</td><td>PG001EN</td><td>AN001 programmable gain amplifier enable bit</td></tr> <tr><td>b2</td><td>PG002EN</td><td>AN002 programmable gain amplifier enable bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>PG000SEL</td><td>AN000 programmable gain amplifier select bit</td></tr> <tr><td>b9</td><td>PG001SEL</td><td>AN001 programmable gain amplifier select bit</td></tr> <tr><td>b10</td><td>PG002SEL</td><td>AN002 programmable gain amplifier select bit</td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b12</td><td>CH[1:0]</td><td>Channel set bits</td></tr> <tr><td>b13</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b14</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bit)</td></tr> </table> A/D channel select register (ADANS) unit 1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>PG100EN</td><td>AN100 programmable gain amplifier enable bit</td></tr> <tr><td>b1</td><td>PG101EN</td><td>AN101 programmable gain amplifier enable bit</td></tr> <tr><td>b2</td><td>PG102EN</td><td>AN102 programmable gain amplifier enable bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>PG100SEL</td><td>AN100 programmable gain amplifier select bit</td></tr> <tr><td>b9</td><td>PG101SEL</td><td>AN101 programmable gain amplifier select bit</td></tr> <tr><td>b10</td><td>PG102SEL</td><td>AN102 programmable gain amplifier select bit</td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b12</td><td>CH[1:0]</td><td>Channel set bits</td></tr> <tr><td>b13</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b14</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> 	b0	PG000EN	AN000 programmable gain amplifier enable bit	b1	PG001EN	AN001 programmable gain amplifier enable bit	b2	PG002EN	AN002 programmable gain amplifier enable bit	b3	—	(Reserved bits)	b7	—	(Reserved bits)	b8	PG000SEL	AN000 programmable gain amplifier select bit	b9	PG001SEL	AN001 programmable gain amplifier select bit	b10	PG002SEL	AN002 programmable gain amplifier select bit	b11	—	(Reserved bit)	b12	CH[1:0]	Channel set bits	b13	—	(Reserved bit)	b14	—	(Reserved bit)	b15	—	(Reserved bit)	b0	PG100EN	AN100 programmable gain amplifier enable bit	b1	PG101EN	AN101 programmable gain amplifier enable bit	b2	PG102EN	AN102 programmable gain amplifier enable bit	b3	—	(Reserved bits)	b7	—	(Reserved bits)	b8	PG100SEL	AN100 programmable gain amplifier select bit	b9	PG101SEL	AN101 programmable gain amplifier select bit	b10	PG102SEL	AN102 programmable gain amplifier select bit	b11	—	(Reserved bit)	b12	CH[1:0]	Channel set bits	b13	—	(Reserved bits)	b14	—	(Reserved bits)	b15	—	(Reserved bits)	<ul style="list-style-type: none"> A/D channel select register A (ADANSA) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>ANSA[3:0]</td><td>A/D conversion channels select bits</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b8</td><td>PG000EN</td><td>Programmable gain amplifier for AN000 enable bit</td></tr> <tr><td>b9</td><td>PG001EN</td><td>Programmable gain amplifier for AN001 enable bit</td></tr> <tr><td>b10</td><td>PG002EN</td><td>Programmable gain amplifier for AN002 enable bit</td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b12</td><td>PG000SEL</td><td>Programmable gain amplifier for AN000 select bit</td></tr> <tr><td>b13</td><td>PG001SEL</td><td>Programmable gain amplifier for AN001 select bit</td></tr> <tr><td>b14</td><td>PG002SEL</td><td>Programmable gain amplifier for AN002 select bit</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bit)</td></tr> </table> A/D channel select register B (ADANSB) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>ANSB[3:0]</td><td>A/D conversion channels select bits</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bits)</td></tr> </table> 	b0	ANSA[3:0]	A/D conversion channels select bits	b3	—	(Reserved bits)	b4	—	(Reserved bits)	b7	—	(Reserved bits)	b8	PG000EN	Programmable gain amplifier for AN000 enable bit	b9	PG001EN	Programmable gain amplifier for AN001 enable bit	b10	PG002EN	Programmable gain amplifier for AN002 enable bit	b11	—	(Reserved bit)	b12	PG000SEL	Programmable gain amplifier for AN000 select bit	b13	PG001SEL	Programmable gain amplifier for AN001 select bit	b14	PG002SEL	Programmable gain amplifier for AN002 select bit	b15	—	(Reserved bit)	b0	ANSB[3:0]	A/D conversion channels select bits	b3	—	(Reserved bits)	b4	—	(Reserved bits)	b15	—	(Reserved bits)
		b0	PG000EN	AN000 programmable gain amplifier enable bit																																																																																																																													
		b1	PG001EN	AN001 programmable gain amplifier enable bit																																																																																																																													
		b2	PG002EN	AN002 programmable gain amplifier enable bit																																																																																																																													
		b3	—	(Reserved bits)																																																																																																																													
		b7	—	(Reserved bits)																																																																																																																													
		b8	PG000SEL	AN000 programmable gain amplifier select bit																																																																																																																													
		b9	PG001SEL	AN001 programmable gain amplifier select bit																																																																																																																													
		b10	PG002SEL	AN002 programmable gain amplifier select bit																																																																																																																													
		b11	—	(Reserved bit)																																																																																																																													
		b12	CH[1:0]	Channel set bits																																																																																																																													
		b13	—	(Reserved bit)																																																																																																																													
		b14	—	(Reserved bit)																																																																																																																													
		b15	—	(Reserved bit)																																																																																																																													
		b0	PG100EN	AN100 programmable gain amplifier enable bit																																																																																																																													
		b1	PG101EN	AN101 programmable gain amplifier enable bit																																																																																																																													
		b2	PG102EN	AN102 programmable gain amplifier enable bit																																																																																																																													
		b3	—	(Reserved bits)																																																																																																																													
		b7	—	(Reserved bits)																																																																																																																													
		b8	PG100SEL	AN100 programmable gain amplifier select bit																																																																																																																													
b9	PG101SEL	AN101 programmable gain amplifier select bit																																																																																																																															
b10	PG102SEL	AN102 programmable gain amplifier select bit																																																																																																																															
b11	—	(Reserved bit)																																																																																																																															
b12	CH[1:0]	Channel set bits																																																																																																																															
b13	—	(Reserved bits)																																																																																																																															
b14	—	(Reserved bits)																																																																																																																															
b15	—	(Reserved bits)																																																																																																																															
b0	ANSA[3:0]	A/D conversion channels select bits																																																																																																																															
b3	—	(Reserved bits)																																																																																																																															
b4	—	(Reserved bits)																																																																																																																															
b7	—	(Reserved bits)																																																																																																																															
b8	PG000EN	Programmable gain amplifier for AN000 enable bit																																																																																																																															
b9	PG001EN	Programmable gain amplifier for AN001 enable bit																																																																																																																															
b10	PG002EN	Programmable gain amplifier for AN002 enable bit																																																																																																																															
b11	—	(Reserved bit)																																																																																																																															
b12	PG000SEL	Programmable gain amplifier for AN000 select bit																																																																																																																															
b13	PG001SEL	Programmable gain amplifier for AN001 select bit																																																																																																																															
b14	PG002SEL	Programmable gain amplifier for AN002 select bit																																																																																																																															
b15	—	(Reserved bit)																																																																																																																															
b0	ANSB[3:0]	A/D conversion channels select bits																																																																																																																															
b3	—	(Reserved bits)																																																																																																																															
b4	—	(Reserved bits)																																																																																																																															
b15	—	(Reserved bits)																																																																																																																															
		—	<ul style="list-style-type: none"> A/D-converted value addition mode select register (ADADS) A/D-converted value addition count select register (ADADC) 																																																																																																																														
		<ul style="list-style-type: none"> A/D control extended register (ADCER) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>SHBYP</td><td>Dedicated sample-and hold circuit select bit</td></tr> <tr><td>b1</td><td>ADPRC[1:0]</td><td>A/D Data register bit precision set bits</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>ACE</td><td>Automatic clearing enable bit</td></tr> <tr><td>b8</td><td>DIAGVAL[1:0]</td><td>Self diagnostic voltage select bits</td></tr> <tr><td>b9</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b10</td><td>DIAGLD</td><td>Self diagnostic mode select bit</td></tr> <tr><td>b11</td><td>DIAGM</td><td>Self diagnostic enable bit</td></tr> <tr><td>b12</td><td>ADIE2</td><td>2-channel scan interrupt select bit</td></tr> <tr><td>b13</td><td>ADIEW</td><td>Double trigger interrupt select bit</td></tr> <tr><td>b14</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b15</td><td>ADRFMT</td><td>A/D data register format select bit</td></tr> </table> 	b0	SHBYP	Dedicated sample-and hold circuit select bit	b1	ADPRC[1:0]	A/D Data register bit precision set bits	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	ACE	Automatic clearing enable bit	b8	DIAGVAL[1:0]	Self diagnostic voltage select bits	b9	—	(Reserved bit)	b10	DIAGLD	Self diagnostic mode select bit	b11	DIAGM	Self diagnostic enable bit	b12	ADIE2	2-channel scan interrupt select bit	b13	ADIEW	Double trigger interrupt select bit	b14	—	(Reserved bit)	b15	ADRFMT	A/D data register format select bit	<ul style="list-style-type: none"> A/D control extended register (ADCER) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>ADPRC[1:0]</td><td>A/D data-register bit-precision specification bit</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>DCE</td><td>Discharge enable bit</td></tr> <tr><td>b5</td><td>ACE</td><td>Automatic clearing enable bit</td></tr> <tr><td>b8</td><td>DIAGVAL[1:0]</td><td>Conversion voltage select for self diagnosis bits</td></tr> <tr><td>b9</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b10</td><td>DIAGLD</td><td>Self-diagnosis mode select bit</td></tr> <tr><td>b11</td><td>DIAGM</td><td>Self-diagnosis enable bit</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b14</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b15</td><td>ADRFMT</td><td>A/D data register format select bit</td></tr> </table> 	b0	—	(Reserved bit)	b1	ADPRC[1:0]	A/D data-register bit-precision specification bit	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	DCE	Discharge enable bit	b5	ACE	Automatic clearing enable bit	b8	DIAGVAL[1:0]	Conversion voltage select for self diagnosis bits	b9	—	(Reserved bit)	b10	DIAGLD	Self-diagnosis mode select bit	b11	DIAGM	Self-diagnosis enable bit	b12	—	(Reserved bits)	b14	—	(Reserved bits)	b15	ADRFMT	A/D data register format select bit																																													
b0	SHBYP	Dedicated sample-and hold circuit select bit																																																																																																																															
b1	ADPRC[1:0]	A/D Data register bit precision set bits																																																																																																																															
b2	—	(Reserved bit)																																																																																																																															
b3	—	(Reserved bit)																																																																																																																															
b4	—	(Reserved bit)																																																																																																																															
b5	ACE	Automatic clearing enable bit																																																																																																																															
b8	DIAGVAL[1:0]	Self diagnostic voltage select bits																																																																																																																															
b9	—	(Reserved bit)																																																																																																																															
b10	DIAGLD	Self diagnostic mode select bit																																																																																																																															
b11	DIAGM	Self diagnostic enable bit																																																																																																																															
b12	ADIE2	2-channel scan interrupt select bit																																																																																																																															
b13	ADIEW	Double trigger interrupt select bit																																																																																																																															
b14	—	(Reserved bit)																																																																																																																															
b15	ADRFMT	A/D data register format select bit																																																																																																																															
b0	—	(Reserved bit)																																																																																																																															
b1	ADPRC[1:0]	A/D data-register bit-precision specification bit																																																																																																																															
b2	—	(Reserved bit)																																																																																																																															
b3	—	(Reserved bit)																																																																																																																															
b4	DCE	Discharge enable bit																																																																																																																															
b5	ACE	Automatic clearing enable bit																																																																																																																															
b8	DIAGVAL[1:0]	Conversion voltage select for self diagnosis bits																																																																																																																															
b9	—	(Reserved bit)																																																																																																																															
b10	DIAGLD	Self-diagnosis mode select bit																																																																																																																															
b11	DIAGM	Self-diagnosis enable bit																																																																																																																															
b12	—	(Reserved bits)																																																																																																																															
b14	—	(Reserved bits)																																																																																																																															
b15	ADRFMT	A/D data register format select bit																																																																																																																															

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.32 Differences in Functions and Specifications (32)

Item	RX62T Group	RX63T Group																																																																																																																																																									
12-bit A/D converter	Registers/ bits																																																																																																																																																										
	<ul style="list-style-type: none"> A/D start trigger select register (ADSTRGR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b4</td> <td style="width: 20%;">ADSTRS0[4:0]</td> <td style="width: 70%;">A/D start trigger group 0 select bits</td> </tr> <tr> <td>b5</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b8 b12</td> <td>ADSTRS1[4:0]</td> <td>A/D start trigger group 1 select bits</td> </tr> <tr> <td>b13</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> </table> A/D programmable gain amplifier register (ADPG) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b3</td> <td style="width: 20%;">PG000GAIN [3:0]</td> <td style="width: 70%;">Gain select for AN000 programmable gain amplifier bits</td> </tr> <tr> <td>b4 b7</td> <td>PG001GAIN [3:0]</td> <td>Gain select for AN001 programmable gain amplifier bits</td> </tr> <tr> <td>b8 b11</td> <td>PG002GAIN [3:0]</td> <td>Gain select for AN002 programmable gain amplifier bits</td> </tr> </table> Comparator operating mode selection register 0 (ADCMPMD0) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b1</td> <td style="width: 20%;">CEN000[1:0]</td> <td style="width: 70%;">AN000 comparator select bits</td> </tr> <tr> <td>b2 b3</td> <td>CEN001[1:0]</td> <td>AN001 comparator select bits</td> </tr> <tr> <td>b4 b5</td> <td>CEN002[1:0]</td> <td>AN002 comparator select bits</td> </tr> <tr> <td>b8 b9</td> <td>CEN100[1:0]</td> <td>AN100 comparator select bits</td> </tr> <tr> <td>b10 b11</td> <td>CEN101[1:0]</td> <td>AN101 comparator select bits</td> </tr> <tr> <td>b12 b13</td> <td>CEN102[1:0]</td> <td>AN102 comparator select bits</td> </tr> </table> Comparator operating mode selection register 1 (ADCMPMD1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b2</td> <td style="width: 20%;">REFL[2:0]</td> <td style="width: 70%;">Internal voltage select for comparator low reference voltage bits</td> </tr> <tr> <td>b4 b6</td> <td>REFH[2:0]</td> <td>Internal voltage select for comparator high reference voltage bits</td> </tr> <tr> <td>b8</td> <td>CSEL0</td> <td>AN000 to AN002 comparator input select bit</td> </tr> <tr> <td>b9</td> <td>VSELH0</td> <td>AN000 to AN002 comparator high reference voltage select bit</td> </tr> <tr> <td>b10</td> <td>VSELL0</td> <td>AN000 to AN002 comparator low reference voltage select bit</td> </tr> <tr> <td>b11</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b12</td> <td>CSEL1</td> <td>AN100 to AN102 comparator input select bit</td> </tr> <tr> <td>b13</td> <td>VSELH1</td> <td>AN100 to AN102 comparator high reference voltage select bit</td> </tr> <tr> <td>b14</td> <td>VSELL1</td> <td>AN100 to AN102 comparator low reference voltage select bit</td> </tr> <tr> <td>b15</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> </table> Comparator filter mode register 0 (ADCMPNR0) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b3</td> <td style="width: 20%;">C000NR[3:0]</td> <td style="width: 70%;">AN000 comparator noise cancellation filter mode select bits</td> </tr> <tr> <td>b4 b7</td> <td>C001NR[3:0]</td> <td>AN001 comparator noise cancellation filter mode select bits</td> </tr> <tr> <td>b8 b11</td> <td>C002NR[3:0]</td> <td>AN002 comparator noise cancellation filter mode select bits</td> </tr> </table> Comparator filter mode register 1 (ADCMPNR1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b3</td> <td style="width: 20%;">C000NR[3:0]</td> <td style="width: 70%;">AN000 comparator noise cancellation filter mode select bits for AN000/AN100</td> </tr> <tr> <td>b4 b7</td> <td>C001NR[3:0]</td> <td>Comparator noise-cancelling filter mode selection bits for AN001/AN101</td> </tr> <tr> <td>b8 b11</td> <td>C002NR[3:0]</td> <td>Comparator noise-cancelling filter mode selection bits for AN002/AN102</td> </tr> </table> 	b0 b4	ADSTRS0[4:0]	A/D start trigger group 0 select bits	b5	—	(Reserved bit)	b8 b12	ADSTRS1[4:0]	A/D start trigger group 1 select bits	b13	—	(Reserved bit)	b0 b3	PG000GAIN [3:0]	Gain select for AN000 programmable gain amplifier bits	b4 b7	PG001GAIN [3:0]	Gain select for AN001 programmable gain amplifier bits	b8 b11	PG002GAIN [3:0]	Gain select for AN002 programmable gain amplifier bits	b0 b1	CEN000[1:0]	AN000 comparator select bits	b2 b3	CEN001[1:0]	AN001 comparator select bits	b4 b5	CEN002[1:0]	AN002 comparator select bits	b8 b9	CEN100[1:0]	AN100 comparator select bits	b10 b11	CEN101[1:0]	AN101 comparator select bits	b12 b13	CEN102[1:0]	AN102 comparator select bits	b0 b2	REFL[2:0]	Internal voltage select for comparator low reference voltage bits	b4 b6	REFH[2:0]	Internal voltage select for comparator high reference voltage bits	b8	CSEL0	AN000 to AN002 comparator input select bit	b9	VSELH0	AN000 to AN002 comparator high reference voltage select bit	b10	VSELL0	AN000 to AN002 comparator low reference voltage select bit	b11	—	(Reserved bit)	b12	CSEL1	AN100 to AN102 comparator input select bit	b13	VSELH1	AN100 to AN102 comparator high reference voltage select bit	b14	VSELL1	AN100 to AN102 comparator low reference voltage select bit	b15	—	(Reserved bit)	b0 b3	C000NR[3:0]	AN000 comparator noise cancellation filter mode select bits	b4 b7	C001NR[3:0]	AN001 comparator noise cancellation filter mode select bits	b8 b11	C002NR[3:0]	AN002 comparator noise cancellation filter mode select bits	b0 b3	C000NR[3:0]	AN000 comparator noise cancellation filter mode select bits for AN000/AN100	b4 b7	C001NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN001/AN101	b8 b11	C002NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN002/AN102	<ul style="list-style-type: none"> A/D start trigger select register (ADSTRGR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0</td> <td style="width: 20%;">TRSB[5:0]</td> <td style="width: 70%;">A/D conversion start trigger select for group B bits</td> </tr> <tr> <td>b5</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>TRSA[5:0]</td> <td>A/D conversion start trigger select bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> </table> A/D programmable gain amplifier register (ADPG) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b3</td> <td style="width: 20%;">PG0GAIN</td> <td style="width: 70%;">Programmable gain amplifier 0 gain select bits</td> </tr> <tr> <td>b4 b7</td> <td>PG1GAIN</td> <td>Programmable gain amplifier 1 gain select bits</td> </tr> <tr> <td>b8 b11</td> <td>PG2GAIN</td> <td>Programmable gain amplifier 2 gain select bits</td> </tr> </table> Comparator operating mode selection register 0 (ADCMPMD0) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b1</td> <td style="width: 20%;">CEN000[1:0]</td> <td style="width: 70%;">Comparator selection bits for AN000/AN100</td> </tr> <tr> <td>b2 b3</td> <td>CEN001[1:0]</td> <td>Comparator selection bits for AN001/AN101</td> </tr> <tr> <td>b4 b5</td> <td>CEN002[1:0]</td> <td>Comparator selection bits for AN002/AN102</td> </tr> <tr> <td>b8 b9</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> </table> Comparator operating mode selection register 1 (ADCMPMD1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b2</td> <td style="width: 20%;">REFL[2:0]</td> <td style="width: 70%;">Comparator low-side reference-voltage internal-voltage selection bits</td> </tr> <tr> <td>b4 b6</td> <td>REFH[2:0]</td> <td>Comparator high-side reference-voltage internal-voltage selection bits</td> </tr> <tr> <td>b8</td> <td>CSEL0</td> <td>Comparator input selection bit</td> </tr> <tr> <td>b9</td> <td>VSELH0</td> <td>Comparator high-side reference-voltage selection bit</td> </tr> <tr> <td>b10</td> <td>VSELL0</td> <td>Comparator low-side reference-voltage selection bit</td> </tr> <tr> <td>b11</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table> Comparator filter mode register 0 (ADCMPNR0) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">b0 b3</td> <td style="width: 20%;">C000NR[3:0]</td> <td style="width: 70%;">Comparator noise-cancelling filter mode selection bits for AN000/AN100</td> </tr> <tr> <td>b4 b7</td> <td>C001NR[3:0]</td> <td>Comparator noise-cancelling filter mode selection bits for AN001/AN101</td> </tr> <tr> <td>b8 b11</td> <td>C002NR[3:0]</td> <td>Comparator noise-cancelling filter mode selection bits for AN002/AN102</td> </tr> </table> 	b0	TRSB[5:0]	A/D conversion start trigger select for group B bits	b5			b8	TRSA[5:0]	A/D conversion start trigger select bits	b13			b0 b3	PG0GAIN	Programmable gain amplifier 0 gain select bits	b4 b7	PG1GAIN	Programmable gain amplifier 1 gain select bits	b8 b11	PG2GAIN	Programmable gain amplifier 2 gain select bits	b0 b1	CEN000[1:0]	Comparator selection bits for AN000/AN100	b2 b3	CEN001[1:0]	Comparator selection bits for AN001/AN101	b4 b5	CEN002[1:0]	Comparator selection bits for AN002/AN102	b8 b9	—	(Reserved bits)	b13			b0 b2	REFL[2:0]	Comparator low-side reference-voltage internal-voltage selection bits	b4 b6	REFH[2:0]	Comparator high-side reference-voltage internal-voltage selection bits	b8	CSEL0	Comparator input selection bit	b9	VSELH0	Comparator high-side reference-voltage selection bit	b10	VSELL0	Comparator low-side reference-voltage selection bit	b11	—	(Reserved bits)	b15			b0 b3	C000NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN000/AN100	b4 b7	C001NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN001/AN101	b8 b11	C002NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN002/AN102
b0 b4	ADSTRS0[4:0]	A/D start trigger group 0 select bits																																																																																																																																																									
b5	—	(Reserved bit)																																																																																																																																																									
b8 b12	ADSTRS1[4:0]	A/D start trigger group 1 select bits																																																																																																																																																									
b13	—	(Reserved bit)																																																																																																																																																									
b0 b3	PG000GAIN [3:0]	Gain select for AN000 programmable gain amplifier bits																																																																																																																																																									
b4 b7	PG001GAIN [3:0]	Gain select for AN001 programmable gain amplifier bits																																																																																																																																																									
b8 b11	PG002GAIN [3:0]	Gain select for AN002 programmable gain amplifier bits																																																																																																																																																									
b0 b1	CEN000[1:0]	AN000 comparator select bits																																																																																																																																																									
b2 b3	CEN001[1:0]	AN001 comparator select bits																																																																																																																																																									
b4 b5	CEN002[1:0]	AN002 comparator select bits																																																																																																																																																									
b8 b9	CEN100[1:0]	AN100 comparator select bits																																																																																																																																																									
b10 b11	CEN101[1:0]	AN101 comparator select bits																																																																																																																																																									
b12 b13	CEN102[1:0]	AN102 comparator select bits																																																																																																																																																									
b0 b2	REFL[2:0]	Internal voltage select for comparator low reference voltage bits																																																																																																																																																									
b4 b6	REFH[2:0]	Internal voltage select for comparator high reference voltage bits																																																																																																																																																									
b8	CSEL0	AN000 to AN002 comparator input select bit																																																																																																																																																									
b9	VSELH0	AN000 to AN002 comparator high reference voltage select bit																																																																																																																																																									
b10	VSELL0	AN000 to AN002 comparator low reference voltage select bit																																																																																																																																																									
b11	—	(Reserved bit)																																																																																																																																																									
b12	CSEL1	AN100 to AN102 comparator input select bit																																																																																																																																																									
b13	VSELH1	AN100 to AN102 comparator high reference voltage select bit																																																																																																																																																									
b14	VSELL1	AN100 to AN102 comparator low reference voltage select bit																																																																																																																																																									
b15	—	(Reserved bit)																																																																																																																																																									
b0 b3	C000NR[3:0]	AN000 comparator noise cancellation filter mode select bits																																																																																																																																																									
b4 b7	C001NR[3:0]	AN001 comparator noise cancellation filter mode select bits																																																																																																																																																									
b8 b11	C002NR[3:0]	AN002 comparator noise cancellation filter mode select bits																																																																																																																																																									
b0 b3	C000NR[3:0]	AN000 comparator noise cancellation filter mode select bits for AN000/AN100																																																																																																																																																									
b4 b7	C001NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN001/AN101																																																																																																																																																									
b8 b11	C002NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN002/AN102																																																																																																																																																									
b0	TRSB[5:0]	A/D conversion start trigger select for group B bits																																																																																																																																																									
b5																																																																																																																																																											
b8	TRSA[5:0]	A/D conversion start trigger select bits																																																																																																																																																									
b13																																																																																																																																																											
b0 b3	PG0GAIN	Programmable gain amplifier 0 gain select bits																																																																																																																																																									
b4 b7	PG1GAIN	Programmable gain amplifier 1 gain select bits																																																																																																																																																									
b8 b11	PG2GAIN	Programmable gain amplifier 2 gain select bits																																																																																																																																																									
b0 b1	CEN000[1:0]	Comparator selection bits for AN000/AN100																																																																																																																																																									
b2 b3	CEN001[1:0]	Comparator selection bits for AN001/AN101																																																																																																																																																									
b4 b5	CEN002[1:0]	Comparator selection bits for AN002/AN102																																																																																																																																																									
b8 b9	—	(Reserved bits)																																																																																																																																																									
b13																																																																																																																																																											
b0 b2	REFL[2:0]	Comparator low-side reference-voltage internal-voltage selection bits																																																																																																																																																									
b4 b6	REFH[2:0]	Comparator high-side reference-voltage internal-voltage selection bits																																																																																																																																																									
b8	CSEL0	Comparator input selection bit																																																																																																																																																									
b9	VSELH0	Comparator high-side reference-voltage selection bit																																																																																																																																																									
b10	VSELL0	Comparator low-side reference-voltage selection bit																																																																																																																																																									
b11	—	(Reserved bits)																																																																																																																																																									
b15																																																																																																																																																											
b0 b3	C000NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN000/AN100																																																																																																																																																									
b4 b7	C001NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN001/AN101																																																																																																																																																									
b8 b11	C002NR[3:0]	Comparator noise-cancelling filter mode selection bits for AN002/AN102																																																																																																																																																									

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.33 Differences in Functions and Specifications (33)

Item	RX62T Group	RX63T Group																																																																																										
12-bit A/D converter	Registers/ bits	Registers/ bits																																																																																										
	<ul style="list-style-type: none"> Comparator detection flag register (ADCMPFR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>C000FLAG</td><td>AN000 comparator detection flag</td></tr> <tr><td>b1</td><td>C001FLAG</td><td>AN001 comparator detection flag</td></tr> <tr><td>b2</td><td>C002FLAG</td><td>AN002 comparator detection flag</td></tr> <tr><td>b3</td><td>C100FLAG</td><td>AN100 comparator detection flag</td></tr> <tr><td>b4</td><td>C101FLAG</td><td>AN101 comparator detection flag</td></tr> <tr><td>b5</td><td>C102FLAG</td><td>AN102 comparator detection flag</td></tr> </table> Comparator interrupt select register (ADCMPSEL) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>SEL000</td><td>AN000 comparator detection select bit</td></tr> <tr><td>b1</td><td>SEL001</td><td>AN001 comparator detection select bit</td></tr> <tr><td>b2</td><td>SEL002</td><td>AN002 comparator detection select bit</td></tr> <tr><td>b3</td><td>SEL100</td><td>AN100 comparator detection select bit</td></tr> <tr><td>b4</td><td>SEL101</td><td>AN101 comparator detection select bit</td></tr> <tr><td>b5</td><td>SEL102</td><td>AN102 comparator detection select bit</td></tr> <tr><td>b8</td><td>IE</td><td>Interrupt enable bit</td></tr> <tr><td>b9</td><td>POERQ</td><td>POE request set bit</td></tr> <tr><td>b10</td><td>—</td><td>(Reserved bit)</td></tr> </table> 	b0	C000FLAG	AN000 comparator detection flag	b1	C001FLAG	AN001 comparator detection flag	b2	C002FLAG	AN002 comparator detection flag	b3	C100FLAG	AN100 comparator detection flag	b4	C101FLAG	AN101 comparator detection flag	b5	C102FLAG	AN102 comparator detection flag	b0	SEL000	AN000 comparator detection select bit	b1	SEL001	AN001 comparator detection select bit	b2	SEL002	AN002 comparator detection select bit	b3	SEL100	AN100 comparator detection select bit	b4	SEL101	AN101 comparator detection select bit	b5	SEL102	AN102 comparator detection select bit	b8	IE	Interrupt enable bit	b9	POERQ	POE request set bit	b10	—	(Reserved bit)	<ul style="list-style-type: none"> Comparator detection flag register (ADCMPFR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>C000FLAG</td><td>Comparator detection flag for AN000/AN100</td></tr> <tr><td>b1</td><td>C001FLAG</td><td>Comparator detection flag for AN001/AN101</td></tr> <tr><td>b2</td><td>C002FLAG</td><td>Comparator detection flag for AN002/AN102</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>B5</td><td>—</td><td>(Reserved bit)</td></tr> </table> Comparator interrupt select register (ADCMPSEL) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>IE000</td><td>Comparator detection-interrupt (CMP0/CMP4) enable bit for AN000/AN100</td></tr> <tr><td>b1</td><td>IE001</td><td>Comparator detection-interrupt (CMP1/CMP5) enable bit for AN001/AN101</td></tr> <tr><td>b2</td><td>IE002</td><td>Comparator detection-interrupt (CMP2/CMP6) enable bit for AN002/AN102</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b8</td><td>POERQ000</td><td>POE request generation on comparator detection setting bit for AN000/AN100</td></tr> <tr><td>b9</td><td>POERQ001</td><td>POE request generation on comparator detection setting bit for AN001/AN101</td></tr> <tr><td>b10</td><td>POERQ002</td><td>POE request generation on comparator detection setting bit for AN002/AN102</td></tr> </table> 	b0	C000FLAG	Comparator detection flag for AN000/AN100	b1	C001FLAG	Comparator detection flag for AN001/AN101	b2	C002FLAG	Comparator detection flag for AN002/AN102	b3	—	(Reserved bit)	b4	—	(Reserved bit)	B5	—	(Reserved bit)	b0	IE000	Comparator detection-interrupt (CMP0/CMP4) enable bit for AN000/AN100	b1	IE001	Comparator detection-interrupt (CMP1/CMP5) enable bit for AN001/AN101	b2	IE002	Comparator detection-interrupt (CMP2/CMP6) enable bit for AN002/AN102	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b8	POERQ000	POE request generation on comparator detection setting bit for AN000/AN100	b9	POERQ001	POE request generation on comparator detection setting bit for AN001/AN101	b10	POERQ002	POE request generation on comparator detection setting bit for AN002/AN102
b0	C000FLAG	AN000 comparator detection flag																																																																																										
b1	C001FLAG	AN001 comparator detection flag																																																																																										
b2	C002FLAG	AN002 comparator detection flag																																																																																										
b3	C100FLAG	AN100 comparator detection flag																																																																																										
b4	C101FLAG	AN101 comparator detection flag																																																																																										
b5	C102FLAG	AN102 comparator detection flag																																																																																										
b0	SEL000	AN000 comparator detection select bit																																																																																										
b1	SEL001	AN001 comparator detection select bit																																																																																										
b2	SEL002	AN002 comparator detection select bit																																																																																										
b3	SEL100	AN100 comparator detection select bit																																																																																										
b4	SEL101	AN101 comparator detection select bit																																																																																										
b5	SEL102	AN102 comparator detection select bit																																																																																										
b8	IE	Interrupt enable bit																																																																																										
b9	POERQ	POE request set bit																																																																																										
b10	—	(Reserved bit)																																																																																										
b0	C000FLAG	Comparator detection flag for AN000/AN100																																																																																										
b1	C001FLAG	Comparator detection flag for AN001/AN101																																																																																										
b2	C002FLAG	Comparator detection flag for AN002/AN102																																																																																										
b3	—	(Reserved bit)																																																																																										
b4	—	(Reserved bit)																																																																																										
B5	—	(Reserved bit)																																																																																										
b0	IE000	Comparator detection-interrupt (CMP0/CMP4) enable bit for AN000/AN100																																																																																										
b1	IE001	Comparator detection-interrupt (CMP1/CMP5) enable bit for AN001/AN101																																																																																										
b2	IE002	Comparator detection-interrupt (CMP2/CMP6) enable bit for AN002/AN102																																																																																										
b3	—	(Reserved bit)																																																																																										
b4	—	(Reserved bit)																																																																																										
b5	—	(Reserved bit)																																																																																										
b8	POERQ000	POE request generation on comparator detection setting bit for AN000/AN100																																																																																										
b9	POERQ001	POE request generation on comparator detection setting bit for AN001/AN101																																																																																										
b10	POERQ002	POE request generation on comparator detection setting bit for AN002/AN102																																																																																										
	—	<ul style="list-style-type: none"> A/D sample and hold circuit control register (ADSHCR) A/D group scan priority control register (ADGSPCR) 																																																																																										
10-bit A/D converter	Functions	Functions																																																																																										
	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>Input channel</td><td>12</td></tr> <tr><td>Conversion time</td><td>Per channel 1.0 μs (ADCLK = 50 MHz, AVCC0 = 4.0 V to 5.5 V) Per channel 2.0 μs (ADCLK = 25 MHz, AVCC0 = 3.0 V to 3.6 V)</td></tr> <tr><td>A/D conversion clock</td><td>PCLK, PCLK/2, PCLK/4, PCLK/8</td></tr> <tr><td>Data register</td><td>10 registers (ADDRA to ADDRL)</td></tr> <tr><td>Operating mode</td><td>Single mode Single-cycle scan mode Continuous scan mode</td></tr> <tr><td>Function</td><td>Sample and hold function Variable sampling state (unit) A/D converter self-diagnostic function</td></tr> </table> 	Input channel	12	Conversion time	Per channel 1.0 μs (ADCLK = 50 MHz, AVCC0 = 4.0 V to 5.5 V) Per channel 2.0 μs (ADCLK = 25 MHz, AVCC0 = 3.0 V to 3.6 V)	A/D conversion clock	PCLK, PCLK/2, PCLK/4, PCLK/8	Data register	10 registers (ADDRA to ADDRL)	Operating mode	Single mode Single-cycle scan mode Continuous scan mode	Function	Sample and hold function Variable sampling state (unit) A/D converter self-diagnostic function	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>Input channel</td><td>20</td></tr> <tr><td>Conversion time</td><td>AN0 to AN7: Per channel 0.5 μs (ADCLK = 100 MHz) AN8 to AN19: Per channel 1.0 μs (ADCLK = 50 MHz)</td></tr> <tr><td>A/D conversion clock</td><td>The following frequency ratios may be specified for the peripheral module clock and A/D conversion clock: PCLK:ADCLK frequency ratio = 1:1, 1:2, 1:4, 1:8, 2:1, or 4:1</td></tr> <tr><td>Data register</td><td>21 registers (ADDRA to ADDRT, ADRD)</td></tr> <tr><td>Operating mode</td><td>— Single-cycle scan mode Continuous scan mode</td></tr> <tr><td>Function</td><td>Sample and hold function Variable sampling state (channel) A/D converter self-diagnostic function A/D-converted value addition mode</td></tr> </table> 	Input channel	20	Conversion time	AN0 to AN7: Per channel 0.5 μs (ADCLK = 100 MHz) AN8 to AN19: Per channel 1.0 μs (ADCLK = 50 MHz)	A/D conversion clock	The following frequency ratios may be specified for the peripheral module clock and A/D conversion clock: PCLK:ADCLK frequency ratio = 1:1, 1:2, 1:4, 1:8, 2:1, or 4:1	Data register	21 registers (ADDRA to ADDRT, ADRD)	Operating mode	— Single-cycle scan mode Continuous scan mode	Function	Sample and hold function Variable sampling state (channel) A/D converter self-diagnostic function A/D-converted value addition mode																																																																		
Input channel	12																																																																																											
Conversion time	Per channel 1.0 μs (ADCLK = 50 MHz, AVCC0 = 4.0 V to 5.5 V) Per channel 2.0 μs (ADCLK = 25 MHz, AVCC0 = 3.0 V to 3.6 V)																																																																																											
A/D conversion clock	PCLK, PCLK/2, PCLK/4, PCLK/8																																																																																											
Data register	10 registers (ADDRA to ADDRL)																																																																																											
Operating mode	Single mode Single-cycle scan mode Continuous scan mode																																																																																											
Function	Sample and hold function Variable sampling state (unit) A/D converter self-diagnostic function																																																																																											
Input channel	20																																																																																											
Conversion time	AN0 to AN7: Per channel 0.5 μs (ADCLK = 100 MHz) AN8 to AN19: Per channel 1.0 μs (ADCLK = 50 MHz)																																																																																											
A/D conversion clock	The following frequency ratios may be specified for the peripheral module clock and A/D conversion clock: PCLK:ADCLK frequency ratio = 1:1, 1:2, 1:4, 1:8, 2:1, or 4:1																																																																																											
Data register	21 registers (ADDRA to ADDRT, ADRD)																																																																																											
Operating mode	— Single-cycle scan mode Continuous scan mode																																																																																											
Function	Sample and hold function Variable sampling state (channel) A/D converter self-diagnostic function A/D-converted value addition mode																																																																																											

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.34 Differences in Functions and Specifications (34)

Item	Registers/ bits	RX62T Group	RX63T Group																																																									
10-bit A/D converter	Registers/ bits	<ul style="list-style-type: none"> A/D data register n (ADDRn) (n = A to L) A/D self-diagnostic register (ADDIAGR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">DIAG[1:0]</td> <td style="width: 70%;">Self-diagnostic designation bits</td> </tr> <tr> <td>b1</td> <td></td> <td></td> </tr> <tr> <td>b2</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> </table>	b0	DIAG[1:0]	Self-diagnostic designation bits	b1			b2	—	(Reserved bits)	b7			<ul style="list-style-type: none"> A/D data register y (ADDRy) (y = A to T) A/D self-diagnostic register (ADRDR) <p>ADCER.ADPRC = 0, ADCER.ADRFMT = 0 (set to 10-bit right-aligned format)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">AD[9:0]</td> <td style="width: 70%;">Converted value[9:0]</td> </tr> <tr> <td>b9</td> <td></td> <td></td> </tr> <tr> <td>b10</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td>DIAGST[1:0]</td> <td>Self-diagnostic status bits</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table>	b0	AD[9:0]	Converted value[9:0]	b9			b10	—	(Reserved bits)	b13			b14	DIAGST[1:0]	Self-diagnostic status bits	b15																													
		b0	DIAG[1:0]	Self-diagnostic designation bits																																																								
		b1																																																										
		b2	—	(Reserved bits)																																																								
		b7																																																										
		b0	AD[9:0]	Converted value[9:0]																																																								
b9																																																												
b10	—	(Reserved bits)																																																										
b13																																																												
b14	DIAGST[1:0]	Self-diagnostic status bits																																																										
b15																																																												
		<ul style="list-style-type: none"> A/D control / status register (ADCSR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">CH[3:0]</td> <td style="width: 70%;">Channel select bits</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b5</td> <td>ADST</td> <td>A/D start bit</td> </tr> <tr> <td>b6</td> <td>ADIE</td> <td>A/D interrupt enable bit</td> </tr> <tr> <td>b7</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> </table>	b0	CH[3:0]	Channel select bits	b3			b4	—	(Reserved bit)	b5	ADST	A/D start bit	b6	ADIE	A/D interrupt enable bit	b7	—	(Reserved bit)	<ul style="list-style-type: none"> A/D control / status register (ADCSR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">—</td> <td style="width: 70%;">(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>EXTRG</td> <td>Trigger select bit</td> </tr> <tr> <td>b9</td> <td>TRGE</td> <td>Trigger start select enable bit</td> </tr> <tr> <td>b10</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b11</td> <td></td> <td></td> </tr> <tr> <td>b12</td> <td>ADIE</td> <td>Scan finished interrupt enable bit</td> </tr> <tr> <td>b13</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bit)</td> </tr> <tr> <td>b14</td> <td>ADCS</td> <td>Scan mode select bit</td> </tr> <tr> <td>b15</td> <td>ADST</td> <td>A/D conversion start bit</td> </tr> </table>	b0	—	(Reserved bits)	b7			b8	EXTRG	Trigger select bit	b9	TRGE	Trigger start select enable bit	b10	—	(Reserved bits)	b11			b12	ADIE	Scan finished interrupt enable bit	b13	—	(Reserved bit)	b14	ADCS	Scan mode select bit	b15	ADST	A/D conversion start bit									
b0	CH[3:0]	Channel select bits																																																										
b3																																																												
b4	—	(Reserved bit)																																																										
b5	ADST	A/D start bit																																																										
b6	ADIE	A/D interrupt enable bit																																																										
b7	—	(Reserved bit)																																																										
b0	—	(Reserved bits)																																																										
b7																																																												
b8	EXTRG	Trigger select bit																																																										
b9	TRGE	Trigger start select enable bit																																																										
b10	—	(Reserved bits)																																																										
b11																																																												
b12	ADIE	Scan finished interrupt enable bit																																																										
b13	—	(Reserved bit)																																																										
b14	ADCS	Scan mode select bit																																																										
b15	ADST	A/D conversion start bit																																																										
		<ul style="list-style-type: none"> A/D control register (ADCR) <p style="text-align: center; margin-top: 10px;">—</p>	<ul style="list-style-type: none"> A/D channel select register 0 (ADANSA0) A/D channel select register 1 (ADANSA1) A/D-converted value addition mode select register 0 (ADADS0) A/D A/D-converted value addition mode select register 1 (ADADS1) A/D-converted value addition count select register (ADADC) 																																																									
		<ul style="list-style-type: none"> A/D start trigger select register (ADSTRGR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">ADSTRS[4:0]</td> <td style="width: 70%;">A/D start trigger select bits</td> </tr> <tr> <td>b4</td> <td></td> <td></td> </tr> <tr> <td>b5</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> </table>	b0	ADSTRS[4:0]	A/D start trigger select bits	b4			b5	—	(Reserved bits)	b7			<ul style="list-style-type: none"> A/D start trigger select register (ADSTRGR) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">—</td> <td style="width: 70%;">(Reserved bits)</td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>TRSA[5:0]</td> <td>A/D conversion start trigger select bits</td> </tr> <tr> <td>b13</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b15</td> <td></td> <td></td> </tr> </table>	b0	—	(Reserved bits)	b7			b8	TRSA[5:0]	A/D conversion start trigger select bits	b13			b14	—	(Reserved bits)	b15																													
b0	ADSTRS[4:0]	A/D start trigger select bits																																																										
b4																																																												
b5	—	(Reserved bits)																																																										
b7																																																												
b0	—	(Reserved bits)																																																										
b7																																																												
b8	TRSA[5:0]	A/D conversion start trigger select bits																																																										
b13																																																												
b14	—	(Reserved bits)																																																										
b15																																																												
		<ul style="list-style-type: none"> ADDRn format select register (ADDPR) (n = A to L) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">DPPRC</td> <td style="width: 70%;">Bit precision specification bit</td> </tr> <tr> <td>b1</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b6</td> <td></td> <td></td> </tr> <tr> <td>b7</td> <td>DPSEL</td> <td>ADDRn format select bit</td> </tr> </table>	b0	DPPRC	Bit precision specification bit	b1	—	(Reserved bits)	b6			b7	DPSEL	ADDRn format select bit	<ul style="list-style-type: none"> A/D control extended register (ADCER) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 25%;">—</td> <td style="width: 70%;">(Reserved bits)</td> </tr> <tr> <td>b1</td> <td></td> <td></td> </tr> <tr> <td>b2</td> <td>ADPRC</td> <td>A/D data register bit precision specification bit</td> </tr> <tr> <td>b3</td> <td></td> <td></td> </tr> <tr> <td>b4</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b5</td> <td>ACE</td> <td>Auto-clear enable bit</td> </tr> <tr> <td>b6</td> <td></td> <td></td> </tr> <tr> <td>b7</td> <td></td> <td></td> </tr> <tr> <td>b8</td> <td>DIAGVAL</td> <td>Self-diagnostic conversion voltage select bits</td> </tr> <tr> <td>b9</td> <td>[1:0]</td> <td></td> </tr> <tr> <td>b10</td> <td>DIAGLD</td> <td>Self-diagnostic mode select bit</td> </tr> <tr> <td>b11</td> <td>DIAGM</td> <td>Self-diagnostic enable bit</td> </tr> <tr> <td>b12</td> <td></td> <td></td> </tr> <tr> <td>b14</td> <td style="text-align: center;">—</td> <td style="text-align: center;">(Reserved bits)</td> </tr> <tr> <td>b15</td> <td>ADRFMT</td> <td>A/D data register format select bit</td> </tr> </table>	b0	—	(Reserved bits)	b1			b2	ADPRC	A/D data register bit precision specification bit	b3			b4	—	(Reserved bits)	b5	ACE	Auto-clear enable bit	b6			b7			b8	DIAGVAL	Self-diagnostic conversion voltage select bits	b9	[1:0]		b10	DIAGLD	Self-diagnostic mode select bit	b11	DIAGM	Self-diagnostic enable bit	b12			b14	—	(Reserved bits)	b15	ADRFMT	A/D data register format select bit
b0	DPPRC	Bit precision specification bit																																																										
b1	—	(Reserved bits)																																																										
b6																																																												
b7	DPSEL	ADDRn format select bit																																																										
b0	—	(Reserved bits)																																																										
b1																																																												
b2	ADPRC	A/D data register bit precision specification bit																																																										
b3																																																												
b4	—	(Reserved bits)																																																										
b5	ACE	Auto-clear enable bit																																																										
b6																																																												
b7																																																												
b8	DIAGVAL	Self-diagnostic conversion voltage select bits																																																										
b9	[1:0]																																																											
b10	DIAGLD	Self-diagnostic mode select bit																																																										
b11	DIAGM	Self-diagnostic enable bit																																																										
b12																																																												
b14	—	(Reserved bits)																																																										
b15	ADRFMT	A/D data register format select bit																																																										

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.35 Differences in Functions and Specifications (35)

Item		RX62T Group	RX63T Group						
10-bit A/D converter	Registers/ bits	<ul style="list-style-type: none"> A/D sampling state register (ADSSTR) 	<ul style="list-style-type: none"> A/D sampling state register n (ADSSTRn) (n = 0 to 7) A/D sampling state register L (ADSSTRL) 						
D/A converter	Registers/ bits	—	<ul style="list-style-type: none"> D/A data register m (DADRm) D/A control register (DACR) DADRm format select register (DADPR) D/A A/D synchronous start control register (DAADSCR) 						
Data operation circuit	Registers/ bits	—	<ul style="list-style-type: none"> DOC control register (DOCR) DOC data input register (DODIR) DOC data setting register (DODSR) 						
RAM	Functions	<ul style="list-style-type: none"> Specification overview 	<ul style="list-style-type: none"> Specification overview 						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">RAM capacity</td> <td>16 KB/8 KB</td> </tr> <tr> <td>Address</td> <td>0000 0000h to 0000 3FFFh (16 KB) 0000 0000h to 0000 1FFFh (8 KB)</td> </tr> </table>	RAM capacity	16 KB/8 KB	Address	0000 0000h to 0000 3FFFh (16 KB) 0000 0000h to 0000 1FFFh (8 KB)	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">RAM capacity</td> <td>48 KB/32 KB/24 KB</td> </tr> <tr> <td>Address</td> <td>0000 0000h to 0000 BFFFh (48 KB) 0000 0000h to 0000 7FFFh (32 KB) 0000 0000h to 0000 5FFFh (24 KB)</td> </tr> </table>	RAM capacity	48 KB/32 KB/24 KB
RAM capacity	16 KB/8 KB								
Address	0000 0000h to 0000 3FFFh (16 KB) 0000 0000h to 0000 1FFFh (8 KB)								
RAM capacity	48 KB/32 KB/24 KB								
Address	0000 0000h to 0000 BFFFh (48 KB) 0000 0000h to 0000 7FFFh (32 KB) 0000 0000h to 0000 5FFFh (24 KB)								
Flash memory for code storage	Functions	<ul style="list-style-type: none"> Specification overview 	<ul style="list-style-type: none"> Specification overview 						
		Memory space	User area: Maximum 256 KB (256 K, 128 K, 64 K)	Memory space	User area: Maximum 512 KB (512 K, 384 K, 256 K) User boot area: 16 KB				
		Write unit	256-byte units	Write unit	128-byte units				
		Block structure (reassure unit)	4 KB × 8 blocks (256 K, 128 K, 64 K)	Block structure (reassure unit)	4 KB × 8 blocks (512 K, 384 K, 256 K)				
			—		16 KB × 30 blocks (512 K)				
			16 KB × 14 blocks (256 K)		16 KB × 22 blocks (384 K)				
			16 KB × 6 blocks (128 K)		16 KB × 14 blocks (256 K)				
		On-board programming	Boot mode	On-board programming	Boot program USB boot mode User boot mode User program mode				
		Off-board programming	The user MAT can be rewritten by using a PROM writer.	Off-board programming	The user area and user boot area can be rewritten by using a flash writer.				
		Protection functions	Software protection functions Error protection functions	Protection functions	Software protection functions FCU command lock function				
Registers/ bits	Registers/ bits	<ul style="list-style-type: none"> Flash write erase protection register (FWEPROR) 	<ul style="list-style-type: none"> Flash P/E protect register (FWEPROR) 						
		b0	FLWE[1:0]	Flash programming/erasure bits	b0	FLWE[1:0]	Flash P/E bits		
		b1			b1				
		<ul style="list-style-type: none"> Flash access status register (FASTAT) 		<ul style="list-style-type: none"> Flash access status register (FASTAT) 					
		b0	DFLWPE	Data flash protect/erase protect violation bit	b0	DFLWPE	E2 data flash P/E protect violation flag		
		b1	DFLRPE	Data flash read protect violation bit	b1	DFLRPE	E2 data flash read protect violation flag		
		b3	DFLAE	Data flash access violation bit	b3	DFLAE	E2 data flash access violation flag		
		b4	CMDLK	FCU command lock bit	b4	CMDLK	FCU command lock flag		
		b7	ROMAE	ROM access violation bit	b7	ROMAE	ROM access violation flag		

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.36 Differences in Functions and Specifications (36)

Item		RX62T Group	RX63T Group																																																												
Flash memory for code storage	Registers/ bits	<ul style="list-style-type: none"> Flash Access error interrupt enable register (FAEINT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">DFLWPEIE</td> <td>Data flash protect/erase protect violation interrupt enable bit</td> </tr> <tr> <td>b1</td> <td>DFLRPEIE</td> <td>Data flash read protect violation interrupt enable bit</td> </tr> <tr> <td>b3</td> <td>DFLAEIE</td> <td>Data flash access violation interrupt enable bit</td> </tr> <tr> <td>b4</td> <td>CMDLKIE</td> <td>FCU command lock interrupt enable bit</td> </tr> <tr> <td>b7</td> <td>ROMAEIE</td> <td>ROM access violation interrupt enable bit</td> </tr> </table> 	b0	DFLWPEIE	Data flash protect/erase protect violation interrupt enable bit	b1	DFLRPEIE	Data flash read protect violation interrupt enable bit	b3	DFLAEIE	Data flash access violation interrupt enable bit	b4	CMDLKIE	FCU command lock interrupt enable bit	b7	ROMAEIE	ROM access violation interrupt enable bit	<ul style="list-style-type: none"> Flash access error interrupt enable register (FAEINT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">DFLWPEIE</td> <td>E2 data flash P/E protect violation interrupt enable bit</td> </tr> <tr> <td>b1</td> <td>DFLRPEIE</td> <td>E2 data flash read protect violation interrupt enable bit</td> </tr> <tr> <td>b3</td> <td>DFLAEIE</td> <td>E2 data flash access violation interrupt enable bit</td> </tr> <tr> <td>b4</td> <td>CMDLKIE</td> <td>FCU command lock interrupt enable bit</td> </tr> <tr> <td>b7</td> <td>ROMAEIE</td> <td>E2 data flash P/E protect violation interrupt enable bit</td> </tr> </table> 	b0	DFLWPEIE	E2 data flash P/E protect violation interrupt enable bit	b1	DFLRPEIE	E2 data flash read protect violation interrupt enable bit	b3	DFLAEIE	E2 data flash access violation interrupt enable bit	b4	CMDLKIE	FCU command lock interrupt enable bit	b7	ROMAEIE	E2 data flash P/E protect violation interrupt enable bit																														
		b0	DFLWPEIE	Data flash protect/erase protect violation interrupt enable bit																																																											
		b1	DFLRPEIE	Data flash read protect violation interrupt enable bit																																																											
		b3	DFLAEIE	Data flash access violation interrupt enable bit																																																											
b4	CMDLKIE	FCU command lock interrupt enable bit																																																													
b7	ROMAEIE	ROM access violation interrupt enable bit																																																													
b0	DFLWPEIE	E2 data flash P/E protect violation interrupt enable bit																																																													
b1	DFLRPEIE	E2 data flash read protect violation interrupt enable bit																																																													
b3	DFLAEIE	E2 data flash access violation interrupt enable bit																																																													
b4	CMDLKIE	FCU command lock interrupt enable bit																																																													
b7	ROMAEIE	E2 data flash P/E protect violation interrupt enable bit																																																													
<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b1</td> <td>—</td> <td>Note: The value when read is undetermined.</td> </tr> <tr> <td>b4</td> <td>FLOCKST</td> <td>Lock bit status bit</td> </tr> <tr> <td>b7</td> <td>FCUERR</td> <td>FCU error flag</td> </tr> </table> 	b0	—	(Reserved bit)	b1	—	Note: The value when read is undetermined.	b4	FLOCKST	Lock bit status bit	b7	FCUERR	FCU error flag	<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b1</td> <td>—</td> <td>Note: Value is 0 when read.</td> </tr> <tr> <td>b4</td> <td>FLOCKST</td> <td>Lock bit status bit</td> </tr> <tr> <td>b7</td> <td>FCUERR</td> <td>FCU error flag</td> </tr> </table> 	b0	—	(Reserved bit)	b1	—	Note: Value is 0 when read.	b4	FLOCKST	Lock bit status bit	b7	FCUERR	FCU error flag																																						
b0	—	(Reserved bit)																																																													
b1	—	Note: The value when read is undetermined.																																																													
b4	FLOCKST	Lock bit status bit																																																													
b7	FCUERR	FCU error flag																																																													
b0	—	(Reserved bit)																																																													
b1	—	Note: Value is 0 when read.																																																													
b4	FLOCKST	Lock bit status bit																																																													
b7	FCUERR	FCU error flag																																																													
<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b7</td> <td style="width: 15%;">FENTRYD</td> <td>Data flash P/E mode entry bit</td> </tr> </table> 	b7	FENTRYD	Data flash P/E mode entry bit	<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b7</td> <td style="width: 15%;">FENTRYD</td> <td>E2 data flash P/E mode entry bit</td> </tr> </table> 	b7	FENTRYD	E2 data flash P/E mode entry bit																																																								
b7	FENTRYD	Data flash P/E mode entry bit																																																													
b7	FENTRYD	E2 data flash P/E mode entry bit																																																													
<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) <p>These bits are used to set the peripheral clock (PCLK) at the programming/erasure of on-chip ROM/data flash.</p> FCU RAM enable register (FCURAME) <p>—</p> 	<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) <p>These bits are used to set the FlashIF clock (FCLK) at the programming/erasure of the on-chip ROM/E2 data flash.</p> 																																																														
Flash memory for data storage	Functions	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Memory space</td> <td>32 KB /8 KB</td> </tr> <tr> <td>Read via peripheral</td> <td>Reading in a PCLK3 cycle using word or byte access</td> </tr> <tr> <td>Write unit</td> <td>8-byte or 128-byte units</td> </tr> <tr> <td>Block structure (erase unit)</td> <td>2 KB x 16 blocks (32 K) 2 KB x 4 blocks (8 K)</td> </tr> <tr> <td>Programming command</td> <td>2nd cycle data: 04h (8 bytes) : 40h (128 bytes)</td> </tr> <tr> <td>Blank check unit</td> <td>8-byte or 2-KB units</td> </tr> <tr> <td>On-board programming</td> <td>Boot program — — User program mode</td> </tr> <tr> <td>Rewrite count</td> <td>30,000 times</td> </tr> </table> 	Memory space	32 KB /8 KB	Read via peripheral	Reading in a PCLK3 cycle using word or byte access	Write unit	8-byte or 128-byte units	Block structure (erase unit)	2 KB x 16 blocks (32 K) 2 KB x 4 blocks (8 K)	Programming command	2nd cycle data: 04h (8 bytes) : 40h (128 bytes)	Blank check unit	8-byte or 2-KB units	On-board programming	Boot program — — User program mode	Rewrite count	30,000 times	<ul style="list-style-type: none"> Specification overview <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Memory space</td> <td>32 KB</td> </tr> <tr> <td>Read via peripheral</td> <td>Reading in a PCLK6 cycle using word or byte access</td> </tr> <tr> <td>Write unit</td> <td>2-byte units</td> </tr> <tr> <td>Block structure (erase unit)</td> <td>32 bytes x 1024 blocks</td> </tr> <tr> <td>Programming command</td> <td>2nd cycle data: 01h (2 bytes)</td> </tr> <tr> <td>Blank check unit</td> <td>2-byte or 2-KB units</td> </tr> <tr> <td>On-board programming</td> <td>Boot program USB boot mode User boot mode User program mode</td> </tr> <tr> <td>Rewrite count</td> <td>100,000 times</td> </tr> </table> 	Memory space	32 KB	Read via peripheral	Reading in a PCLK6 cycle using word or byte access	Write unit	2-byte units	Block structure (erase unit)	32 bytes x 1024 blocks	Programming command	2nd cycle data: 01h (2 bytes)	Blank check unit	2-byte or 2-KB units	On-board programming	Boot program USB boot mode User boot mode User program mode	Rewrite count	100,000 times																												
	Memory space	32 KB /8 KB																																																													
Read via peripheral	Reading in a PCLK3 cycle using word or byte access																																																														
Write unit	8-byte or 128-byte units																																																														
Block structure (erase unit)	2 KB x 16 blocks (32 K) 2 KB x 4 blocks (8 K)																																																														
Programming command	2nd cycle data: 04h (8 bytes) : 40h (128 bytes)																																																														
Blank check unit	8-byte or 2-KB units																																																														
On-board programming	Boot program — — User program mode																																																														
Rewrite count	30,000 times																																																														
Memory space	32 KB																																																														
Read via peripheral	Reading in a PCLK6 cycle using word or byte access																																																														
Write unit	2-byte units																																																														
Block structure (erase unit)	32 bytes x 1024 blocks																																																														
Programming command	2nd cycle data: 01h (2 bytes)																																																														
Blank check unit	2-byte or 2-KB units																																																														
On-board programming	Boot program USB boot mode User boot mode User program mode																																																														
Rewrite count	100,000 times																																																														
	Registers/ bits	<ul style="list-style-type: none"> Flash access status register (FASTAT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">DFLWPE</td> <td>Data flash protect/erase protect violation bit</td> </tr> <tr> <td>b1</td> <td>DFLRPE</td> <td>Data flash read protect violation bit</td> </tr> <tr> <td>b3</td> <td>DFLAE</td> <td>Data flash access violation bit</td> </tr> <tr> <td>b4</td> <td>CMDLK</td> <td>FCU command lock bit</td> </tr> <tr> <td>b7</td> <td>ROMAE</td> <td>ROM access violation bit</td> </tr> </table> Flash access error interrupt enable register (FAEINT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">DFLWPEIE</td> <td>Data flash protect/erase protect violation interrupt enable bit</td> </tr> <tr> <td>b1</td> <td>DFLRPEIE</td> <td>Data flash read protect violation interrupt enable bit</td> </tr> <tr> <td>b3</td> <td>DFLAEIE</td> <td>Data flash access violation interrupt enable bit</td> </tr> <tr> <td>b4</td> <td>CMDLKIE</td> <td>FCU command lock interrupt enable bit</td> </tr> <tr> <td>b7</td> <td>ROMAEIE</td> <td>ROM access violation interrupt enable bit</td> </tr> </table> 	b0	DFLWPE	Data flash protect/erase protect violation bit	b1	DFLRPE	Data flash read protect violation bit	b3	DFLAE	Data flash access violation bit	b4	CMDLK	FCU command lock bit	b7	ROMAE	ROM access violation bit	b0	DFLWPEIE	Data flash protect/erase protect violation interrupt enable bit	b1	DFLRPEIE	Data flash read protect violation interrupt enable bit	b3	DFLAEIE	Data flash access violation interrupt enable bit	b4	CMDLKIE	FCU command lock interrupt enable bit	b7	ROMAEIE	ROM access violation interrupt enable bit	<ul style="list-style-type: none"> Flash access status register (FASTAT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">DFLWPE</td> <td>Data flash protect/erase protect violation bit</td> </tr> <tr> <td>b1</td> <td>DFLRPE</td> <td>Data flash read protect violation bit</td> </tr> <tr> <td>b3</td> <td>DFLAE</td> <td>Data flash access violation bit</td> </tr> <tr> <td>b4</td> <td>CMDLK</td> <td>FCU command lock bit</td> </tr> <tr> <td>b7</td> <td>ROMAE</td> <td>ROM access violation bit</td> </tr> </table> Flash access error interrupt enable register (FAEINT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">b0</td> <td style="width: 15%;">DFLWPEIE</td> <td>E2 data flash program/erase protect violation interrupt enable bit</td> </tr> <tr> <td>b1</td> <td>DFLRPEIE</td> <td>E2 data flash read protect violation interrupt enable bit</td> </tr> <tr> <td>b3</td> <td>DFLAEIE</td> <td>E2 data flash access violation interrupt enable bit</td> </tr> <tr> <td>b4</td> <td>CMDLKIE</td> <td>FCU command lock interrupt enable bit</td> </tr> <tr> <td>b7</td> <td>ROMAEIE</td> <td>E2 data flash P/E protect violation interrupt enable bit</td> </tr> </table> 	b0	DFLWPE	Data flash protect/erase protect violation bit	b1	DFLRPE	Data flash read protect violation bit	b3	DFLAE	Data flash access violation bit	b4	CMDLK	FCU command lock bit	b7	ROMAE	ROM access violation bit	b0	DFLWPEIE	E2 data flash program/erase protect violation interrupt enable bit	b1	DFLRPEIE	E2 data flash read protect violation interrupt enable bit	b3	DFLAEIE	E2 data flash access violation interrupt enable bit	b4	CMDLKIE	FCU command lock interrupt enable bit	b7	ROMAEIE	E2 data flash P/E protect violation interrupt enable bit
b0	DFLWPE	Data flash protect/erase protect violation bit																																																													
b1	DFLRPE	Data flash read protect violation bit																																																													
b3	DFLAE	Data flash access violation bit																																																													
b4	CMDLK	FCU command lock bit																																																													
b7	ROMAE	ROM access violation bit																																																													
b0	DFLWPEIE	Data flash protect/erase protect violation interrupt enable bit																																																													
b1	DFLRPEIE	Data flash read protect violation interrupt enable bit																																																													
b3	DFLAEIE	Data flash access violation interrupt enable bit																																																													
b4	CMDLKIE	FCU command lock interrupt enable bit																																																													
b7	ROMAEIE	ROM access violation interrupt enable bit																																																													
b0	DFLWPE	Data flash protect/erase protect violation bit																																																													
b1	DFLRPE	Data flash read protect violation bit																																																													
b3	DFLAE	Data flash access violation bit																																																													
b4	CMDLK	FCU command lock bit																																																													
b7	ROMAE	ROM access violation bit																																																													
b0	DFLWPEIE	E2 data flash program/erase protect violation interrupt enable bit																																																													
b1	DFLRPEIE	E2 data flash read protect violation interrupt enable bit																																																													
b3	DFLAEIE	E2 data flash access violation interrupt enable bit																																																													
b4	CMDLKIE	FCU command lock interrupt enable bit																																																													
b7	ROMAEIE	E2 data flash P/E protect violation interrupt enable bit																																																													

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.37 Differences in Functions and Specifications (37)

Item	RX62T Group	RX63T Group																																																												
Flash memory for data storage	Registers/bits • Data flash read enable register 0 (DFLRE0) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DBRE00</td><td>DB00 block read enable bit</td></tr> <tr><td>b1</td><td>DBRE01</td><td>DB01 block read enable bit</td></tr> <tr><td>b2</td><td>DBRE02</td><td>DB02 block read enable bit</td></tr> <tr><td>b3</td><td>DBRE03</td><td>DB03 block read enable bit</td></tr> <tr><td>b4</td><td>DBRE04*¹</td><td>DB04 block read enable bit</td></tr> <tr><td>b5</td><td>DBRE05*¹</td><td>DB05 block read enable bit</td></tr> <tr><td>b6</td><td>DBRE06*¹</td><td>DB06 block read enable bit</td></tr> <tr><td>b7</td><td>DBRE07*¹</td><td>DB07 block read enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <p style="font-size: small; margin-top: 5px;">Note: 1. These bits are reserved on the R5F562T7xxxx and R5F562T6xxxx.</p>	b0	DBRE00	DB00 block read enable bit	b1	DBRE01	DB01 block read enable bit	b2	DBRE02	DB02 block read enable bit	b3	DBRE03	DB03 block read enable bit	b4	DBRE04* ¹	DB04 block read enable bit	b5	DBRE05* ¹	DB05 block read enable bit	b6	DBRE06* ¹	DB06 block read enable bit	b7	DBRE07* ¹	DB07 block read enable bit	b8	KEY[7:0]	Key code	b15			• E2 data flash read enable register 0 (DFLRE0) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DBRE00</td><td>0000-0063 block read enable bit</td></tr> <tr><td>b1</td><td>DBRE01</td><td>0064-0127 block read enable bit</td></tr> <tr><td>b2</td><td>DBRE02</td><td>0128-0191 block read enable bit</td></tr> <tr><td>b3</td><td>DBRE03</td><td>0192-0255 block read enable bit</td></tr> <tr><td>b4</td><td>DBRE04</td><td>0256-0319 block read enable bit</td></tr> <tr><td>b5</td><td>DBRE05</td><td>0320-0383 block read enable bit</td></tr> <tr><td>b6</td><td>DBRE06</td><td>0384-0447 block read enable bit</td></tr> <tr><td>b7</td><td>DBRE07</td><td>0448-0511 block read enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table>	b0	DBRE00	0000-0063 block read enable bit	b1	DBRE01	0064-0127 block read enable bit	b2	DBRE02	0128-0191 block read enable bit	b3	DBRE03	0192-0255 block read enable bit	b4	DBRE04	0256-0319 block read enable bit	b5	DBRE05	0320-0383 block read enable bit	b6	DBRE06	0384-0447 block read enable bit	b7	DBRE07	0448-0511 block read enable bit	b8	KEY[7:0]	Key code	b15		
	b0	DBRE00	DB00 block read enable bit																																																											
	b1	DBRE01	DB01 block read enable bit																																																											
b2	DBRE02	DB02 block read enable bit																																																												
b3	DBRE03	DB03 block read enable bit																																																												
b4	DBRE04* ¹	DB04 block read enable bit																																																												
b5	DBRE05* ¹	DB05 block read enable bit																																																												
b6	DBRE06* ¹	DB06 block read enable bit																																																												
b7	DBRE07* ¹	DB07 block read enable bit																																																												
b8	KEY[7:0]	Key code																																																												
b15																																																														
b0	DBRE00	0000-0063 block read enable bit																																																												
b1	DBRE01	0064-0127 block read enable bit																																																												
b2	DBRE02	0128-0191 block read enable bit																																																												
b3	DBRE03	0192-0255 block read enable bit																																																												
b4	DBRE04	0256-0319 block read enable bit																																																												
b5	DBRE05	0320-0383 block read enable bit																																																												
b6	DBRE06	0384-0447 block read enable bit																																																												
b7	DBRE07	0448-0511 block read enable bit																																																												
b8	KEY[7:0]	Key code																																																												
b15																																																														
	• Data flash read enable register 1 (DFLRE1) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DBRE08</td><td>DB08 block read enable bit</td></tr> <tr><td>b1</td><td>DBRE09</td><td>DB09 block read enable bit</td></tr> <tr><td>b2</td><td>DBRE10</td><td>DB10 block read enable bit</td></tr> <tr><td>b3</td><td>DBRE11</td><td>DB11 block read enable bit</td></tr> <tr><td>b4</td><td>DBRE12*¹</td><td>DB12 block read enable bit</td></tr> <tr><td>b5</td><td>DBRE13*¹</td><td>DB13 block read enable bit</td></tr> <tr><td>b6</td><td>DBRE14*¹</td><td>DB14 block read enable bit</td></tr> <tr><td>b7</td><td>DBRE15*¹</td><td>DB15 block read enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <p style="font-size: small; margin-top: 5px;">Note: 1. These bits are reserved on the R5F562T7xxxx and R5F562T6xxxx.</p>	b0	DBRE08	DB08 block read enable bit	b1	DBRE09	DB09 block read enable bit	b2	DBRE10	DB10 block read enable bit	b3	DBRE11	DB11 block read enable bit	b4	DBRE12* ¹	DB12 block read enable bit	b5	DBRE13* ¹	DB13 block read enable bit	b6	DBRE14* ¹	DB14 block read enable bit	b7	DBRE15* ¹	DB15 block read enable bit	b8	KEY[7:0]	Key code	b15			• E2 data flash read enable register 1 (DFLRE1) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DBRE08</td><td>0512-0575 block read enable bit</td></tr> <tr><td>b1</td><td>DBRE09</td><td>0576-0639 block read enable bit</td></tr> <tr><td>b2</td><td>DBRE10</td><td>0640-0703 block read enable bit</td></tr> <tr><td>b3</td><td>DBRE11</td><td>0704-0767 block read enable bit</td></tr> <tr><td>b4</td><td>DBRE12</td><td>0768-0831 block read enable bit</td></tr> <tr><td>b5</td><td>DBRE13</td><td>0832-0895 block read enable bit</td></tr> <tr><td>b6</td><td>DBRE14</td><td>0896-0959 block read enable bit</td></tr> <tr><td>b7</td><td>DBRE15</td><td>0960-1023 block read enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table>	b0	DBRE08	0512-0575 block read enable bit	b1	DBRE09	0576-0639 block read enable bit	b2	DBRE10	0640-0703 block read enable bit	b3	DBRE11	0704-0767 block read enable bit	b4	DBRE12	0768-0831 block read enable bit	b5	DBRE13	0832-0895 block read enable bit	b6	DBRE14	0896-0959 block read enable bit	b7	DBRE15	0960-1023 block read enable bit	b8	KEY[7:0]	Key code	b15		
b0	DBRE08	DB08 block read enable bit																																																												
b1	DBRE09	DB09 block read enable bit																																																												
b2	DBRE10	DB10 block read enable bit																																																												
b3	DBRE11	DB11 block read enable bit																																																												
b4	DBRE12* ¹	DB12 block read enable bit																																																												
b5	DBRE13* ¹	DB13 block read enable bit																																																												
b6	DBRE14* ¹	DB14 block read enable bit																																																												
b7	DBRE15* ¹	DB15 block read enable bit																																																												
b8	KEY[7:0]	Key code																																																												
b15																																																														
b0	DBRE08	0512-0575 block read enable bit																																																												
b1	DBRE09	0576-0639 block read enable bit																																																												
b2	DBRE10	0640-0703 block read enable bit																																																												
b3	DBRE11	0704-0767 block read enable bit																																																												
b4	DBRE12	0768-0831 block read enable bit																																																												
b5	DBRE13	0832-0895 block read enable bit																																																												
b6	DBRE14	0896-0959 block read enable bit																																																												
b7	DBRE15	0960-1023 block read enable bit																																																												
b8	KEY[7:0]	Key code																																																												
b15																																																														
	• Data flash programming/erasure enable register 0 (DFLWE0) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DBWE00</td><td>DB00 block programming/erasure enable bit</td></tr> <tr><td>b1</td><td>DBWE01</td><td>DB01 block programming/erasure enable bit</td></tr> <tr><td>b2</td><td>DBWE02</td><td>DB02 block programming/erasure enable bit</td></tr> <tr><td>b3</td><td>DBWE03</td><td>DB03 block programming/erasure enable bit</td></tr> <tr><td>b4</td><td>DBWE04*¹</td><td>DB04 block programming/erasure enable bit</td></tr> <tr><td>b5</td><td>DBWE05*¹</td><td>DB05 block programming/erasure enable bit</td></tr> <tr><td>b6</td><td>DBWE06*¹</td><td>DB06 block programming/erasure enable bit</td></tr> <tr><td>b7</td><td>DBWE07*¹</td><td>DB07 block programming/erasure enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> <p style="font-size: small; margin-top: 5px;">Note: 1. These bits are reserved on the R5F562T7xxxx and R5F562T6xxxx.</p>	b0	DBWE00	DB00 block programming/erasure enable bit	b1	DBWE01	DB01 block programming/erasure enable bit	b2	DBWE02	DB02 block programming/erasure enable bit	b3	DBWE03	DB03 block programming/erasure enable bit	b4	DBWE04* ¹	DB04 block programming/erasure enable bit	b5	DBWE05* ¹	DB05 block programming/erasure enable bit	b6	DBWE06* ¹	DB06 block programming/erasure enable bit	b7	DBWE07* ¹	DB07 block programming/erasure enable bit	b8	KEY[7:0]	Key code	b15			• E2 data flash programming/erasure enable register 0 (DFLWE0) <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr><td>b0</td><td>DBWE00</td><td>0000-0063 block P/E enable bit</td></tr> <tr><td>b1</td><td>DBWE01</td><td>0064-0127 block P/E enable bit</td></tr> <tr><td>b2</td><td>DBWE02</td><td>0128-0191 block P/E enable bit</td></tr> <tr><td>b3</td><td>DBWE03</td><td>0192-0255 block P/E enable bit</td></tr> <tr><td>b4</td><td>DBWE04</td><td>0256-0319 block P/E enable bit</td></tr> <tr><td>b5</td><td>DBWE05</td><td>0320-0383 block P/E enable bit</td></tr> <tr><td>b6</td><td>DBWE06</td><td>0384-0447 block P/E enable bit</td></tr> <tr><td>b7</td><td>DBWE07</td><td>0448-0511 block P/E enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table>	b0	DBWE00	0000-0063 block P/E enable bit	b1	DBWE01	0064-0127 block P/E enable bit	b2	DBWE02	0128-0191 block P/E enable bit	b3	DBWE03	0192-0255 block P/E enable bit	b4	DBWE04	0256-0319 block P/E enable bit	b5	DBWE05	0320-0383 block P/E enable bit	b6	DBWE06	0384-0447 block P/E enable bit	b7	DBWE07	0448-0511 block P/E enable bit	b8	KEY[7:0]	Key code	b15		
b0	DBWE00	DB00 block programming/erasure enable bit																																																												
b1	DBWE01	DB01 block programming/erasure enable bit																																																												
b2	DBWE02	DB02 block programming/erasure enable bit																																																												
b3	DBWE03	DB03 block programming/erasure enable bit																																																												
b4	DBWE04* ¹	DB04 block programming/erasure enable bit																																																												
b5	DBWE05* ¹	DB05 block programming/erasure enable bit																																																												
b6	DBWE06* ¹	DB06 block programming/erasure enable bit																																																												
b7	DBWE07* ¹	DB07 block programming/erasure enable bit																																																												
b8	KEY[7:0]	Key code																																																												
b15																																																														
b0	DBWE00	0000-0063 block P/E enable bit																																																												
b1	DBWE01	0064-0127 block P/E enable bit																																																												
b2	DBWE02	0128-0191 block P/E enable bit																																																												
b3	DBWE03	0192-0255 block P/E enable bit																																																												
b4	DBWE04	0256-0319 block P/E enable bit																																																												
b5	DBWE05	0320-0383 block P/E enable bit																																																												
b6	DBWE06	0384-0447 block P/E enable bit																																																												
b7	DBWE07	0448-0511 block P/E enable bit																																																												
b8	KEY[7:0]	Key code																																																												
b15																																																														

RX62T Group, RX63T Group Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)

Table 2.38 Differences in Functions and Specifications (38)

Item	Registers/ bits	RX62T Group	RX63T Group																																																																																																
Flash memory for data storage	Registers/ bits	<ul style="list-style-type: none"> Data flash programming/erasure enable register 1 (DFLWE1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>DBWE08</td><td>DB08 block programming/erasure enable bit</td></tr> <tr><td>b1</td><td>DBWE09</td><td>DB09 block programming/erasure enable bit</td></tr> <tr><td>b2</td><td>DBWE10</td><td>DB10 block programming/erasure enable bit</td></tr> <tr><td>b3</td><td>DBWE11</td><td>DB11 block programming/erasure enable bit</td></tr> <tr><td>b4</td><td>DBWE12*¹</td><td>DB12 block programming/erasure enable bit</td></tr> <tr><td>b5</td><td>DBWE13*¹</td><td>DB13 block programming/erasure enable bit</td></tr> <tr><td>b6</td><td>DBWE14*¹</td><td>DB14 block programming/erasure enable bit</td></tr> <tr><td>b7</td><td>DBWE15*¹</td><td>DB15 block programming/erasure enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	DBWE08	DB08 block programming/erasure enable bit	b1	DBWE09	DB09 block programming/erasure enable bit	b2	DBWE10	DB10 block programming/erasure enable bit	b3	DBWE11	DB11 block programming/erasure enable bit	b4	DBWE12* ¹	DB12 block programming/erasure enable bit	b5	DBWE13* ¹	DB13 block programming/erasure enable bit	b6	DBWE14* ¹	DB14 block programming/erasure enable bit	b7	DBWE15* ¹	DB15 block programming/erasure enable bit	b8	KEY[7:0]	Key code	b15			<ul style="list-style-type: none"> E2 data flash programming/erasure enable register 1 (DFLWE1) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>DBWE08</td><td>0512-0575 block P/E enable bit</td></tr> <tr><td>b1</td><td>DBWE09</td><td>0576-0639 block P/E enable bit</td></tr> <tr><td>b2</td><td>DBWE10</td><td>0640-0703 block P/E enable bit</td></tr> <tr><td>b3</td><td>DBWE11</td><td>0704-0767 block P/E enable bit</td></tr> <tr><td>b4</td><td>DBWE12</td><td>0768-0831 block P/E enable bit</td></tr> <tr><td>b5</td><td>DBWE13</td><td>0832-0895 block P/E enable bit</td></tr> <tr><td>b6</td><td>DBWE14</td><td>0896-0959 block P/E enable bit</td></tr> <tr><td>b7</td><td>DBWE15</td><td>0960-1023 block P/E enable bit</td></tr> <tr><td>b8</td><td>KEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	DBWE08	0512-0575 block P/E enable bit	b1	DBWE09	0576-0639 block P/E enable bit	b2	DBWE10	0640-0703 block P/E enable bit	b3	DBWE11	0704-0767 block P/E enable bit	b4	DBWE12	0768-0831 block P/E enable bit	b5	DBWE13	0832-0895 block P/E enable bit	b6	DBWE14	0896-0959 block P/E enable bit	b7	DBWE15	0960-1023 block P/E enable bit	b8	KEY[7:0]	Key code	b15																																						
		b0	DBWE08	DB08 block programming/erasure enable bit																																																																																															
		b1	DBWE09	DB09 block programming/erasure enable bit																																																																																															
		b2	DBWE10	DB10 block programming/erasure enable bit																																																																																															
		b3	DBWE11	DB11 block programming/erasure enable bit																																																																																															
		b4	DBWE12* ¹	DB12 block programming/erasure enable bit																																																																																															
		b5	DBWE13* ¹	DB13 block programming/erasure enable bit																																																																																															
		b6	DBWE14* ¹	DB14 block programming/erasure enable bit																																																																																															
		b7	DBWE15* ¹	DB15 block programming/erasure enable bit																																																																																															
		b8	KEY[7:0]	Key code																																																																																															
b15																																																																																																			
b0	DBWE08	0512-0575 block P/E enable bit																																																																																																	
b1	DBWE09	0576-0639 block P/E enable bit																																																																																																	
b2	DBWE10	0640-0703 block P/E enable bit																																																																																																	
b3	DBWE11	0704-0767 block P/E enable bit																																																																																																	
b4	DBWE12	0768-0831 block P/E enable bit																																																																																																	
b5	DBWE13	0832-0895 block P/E enable bit																																																																																																	
b6	DBWE14	0896-0959 block P/E enable bit																																																																																																	
b7	DBWE15	0960-1023 block P/E enable bit																																																																																																	
b8	KEY[7:0]	Key code																																																																																																	
b15																																																																																																			
<p>Note: 1. These bits are reserved on the R5F562T7xxxx and R5F562T6xxxx.</p>																																																																																																			
		<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>Data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	FENTRY0	ROM P/E mode entry bit 0	b7	FENTRYD	Data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15			<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>E2 data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	FENTRY0	ROM P/E mode entry bit 0	b7	FENTRYD	E2 data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15																																																																										
b0	FENTRY0	ROM P/E mode entry bit 0																																																																																																	
b7	FENTRYD	Data flash P/E mode entry bit																																																																																																	
b8	FEKEY[7:0]	Key code																																																																																																	
b15																																																																																																			
b0	FENTRY0	ROM P/E mode entry bit 0																																																																																																	
b7	FENTRYD	E2 data flash P/E mode entry bit																																																																																																	
b8	FEKEY[7:0]	Key code																																																																																																	
b15																																																																																																			
		<ul style="list-style-type: none"> Data flash blank check control register (DFLBCCNT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>BCSIZE</td><td>Blank check size setting bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>BCADR[7:0]</td><td>Blank check address setting bits</td></tr> <tr><td>b10</td><td></td><td></td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b14</td><td></td><td></td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bit)</td></tr> </table> 	b0	BCSIZE	Blank check size setting bit	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	BCADR[7:0]	Blank check address setting bits	b10			b11	—	(Reserved bits)	b14			b15	—	(Reserved bit)	<ul style="list-style-type: none"> E2 flash blank check control register (DFLBCCNT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td>BCADR [10:0]</td><td>Blank check size setting bits</td></tr> <tr><td>b10</td><td></td><td></td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b14</td><td></td><td></td></tr> <tr><td>b15</td><td>BCSIZE</td><td>Blank check size setting bit</td></tr> </table> 	b0	BCADR [10:0]	Blank check size setting bits	b10			b11	—	(Reserved bits)	b14			b15	BCSIZE	Blank check size setting bit																																																									
b0	BCSIZE	Blank check size setting bit																																																																																																	
b1	—	(Reserved bit)																																																																																																	
b2	—	(Reserved bit)																																																																																																	
b3	BCADR[7:0]	Blank check address setting bits																																																																																																	
b10																																																																																																			
b11	—	(Reserved bits)																																																																																																	
b14																																																																																																			
b15	—	(Reserved bit)																																																																																																	
b0	BCADR [10:0]	Blank check size setting bits																																																																																																	
b10																																																																																																			
b11	—	(Reserved bits)																																																																																																	
b14																																																																																																			
b15	BCSIZE	Blank check size setting bit																																																																																																	
		<ul style="list-style-type: none"> Data flash blank check status register (DFLBCSTAT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td></td><td></td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td></td><td></td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td></td><td></td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td></td><td></td></tr> <tr><td>b7</td><td></td><td></td></tr> <tr><td>b8</td><td></td><td></td></tr> <tr><td>b9</td><td></td><td></td></tr> <tr><td>b10</td><td></td><td></td></tr> <tr><td>b11</td><td></td><td></td></tr> <tr><td>b12</td><td></td><td></td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b14</td><td></td><td></td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0			b1			b2			b3			b4			b5			b6			b7			b8			b9			b10			b11			b12			b13			b14			b15			<ul style="list-style-type: none"> E2 data flash blank check status register (DFLBCSTAT) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>b0</td><td></td><td></td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td></td><td></td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b4</td><td></td><td></td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td></td><td></td></tr> <tr><td>b7</td><td></td><td></td></tr> <tr><td>b8</td><td></td><td></td></tr> <tr><td>b9</td><td></td><td></td></tr> <tr><td>b10</td><td></td><td></td></tr> <tr><td>b11</td><td></td><td></td></tr> <tr><td>b12</td><td></td><td></td></tr> <tr><td>b13</td><td></td><td></td></tr> <tr><td>b14</td><td></td><td></td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0			b1			b2			b3			b4			b5			b6			b7			b8			b9			b10			b11			b12			b13			b14			b15		
b0																																																																																																			
b1																																																																																																			
b2																																																																																																			
b3																																																																																																			
b4																																																																																																			
b5																																																																																																			
b6																																																																																																			
b7																																																																																																			
b8																																																																																																			
b9																																																																																																			
b10																																																																																																			
b11																																																																																																			
b12																																																																																																			
b13																																																																																																			
b14																																																																																																			
b15																																																																																																			
b0																																																																																																			
b1																																																																																																			
b2																																																																																																			
b3																																																																																																			
b4																																																																																																			
b5																																																																																																			
b6																																																																																																			
b7																																																																																																			
b8																																																																																																			
b9																																																																																																			
b10																																																																																																			
b11																																																																																																			
b12																																																																																																			
b13																																																																																																			
b14																																																																																																			
b15																																																																																																			

3. Reference Documents

User's Manual: Hardware

RX62T Group User's Manual: Hardware Rev.1.31

RX63T Group User's Manual: Hardware Rev.2.00

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website

<http://www.renesas.com>

Inquiries

<http://www.renesas.com/contact/>

REVISION HISTORY	RX62T Group, RX63T Group Application Note Differences between RX62T Group and RX63T Group (144, 120, 112, and 100-Pin Versions)
-------------------------	--

Rev.	Date	Description	
		Page	Summary
1.00	Sep. 24, 2013	—	First edition issued
1.01	Jan. 08, 2018	19	Removed Functions column in Multi-function timer pulse unit 3.
		20	Remove “Active level register 1 (ALR1)”.
		31	Remove “Serial control register (SCR)” and “Smart card mode register (SCMR)”.
		33	Remove “RSPI control register (SPCR)” and “RSPI control register 2 (SPCR2)”.
		34	Fixed incorrect input channels in 12-bit A/D converter. Fixed from “(1 unit × 8 channels) × 1” to “(1 unit × 4 channels) × 2”.
		34	Fixed incorrect Data registers in 12-bit A/D converter. Fixed from “11 registers (ADDR0 to ADDR7, ADDBLDR, ADDBLDRA, ADDBLDRB)” to “14 registers (ADDR0 to ADDR3, ADDBLDR, ADDBLDRA, ADDBLDRB)” Add “8-, 10-, or 12-bit precision output of A/D conversion results”
		35-37	Fixed incorrect of the register name.

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.

17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338