

P9412

Ping Detect Design Guide

Abstract

This document explains the P9412 digital ping detect feature and the schematic connections needed to support Ping Detect (PDET). The Ping Detect feature enables the host Application Processor (AP) to have an interrupt driven method of determining whether the mobile device is currently placed on a valid transmitter. Many uses can be established related to knowing that a Tx is within charging distance and this information can enhance your experience. This guide explains how the feature works and the connections that are needed to implement PDET using the P9412.

Contents

1. V	WPC Digital Ping and P9412 Ping Detect		
1	.1 Ping [Detect Use Cases	2
	1.1.1.		
	1.1.2.	Ping Detect: Rx Removal and Placement with SW Active (SW_Inhibit = GND)	4
	1.1.3.	Ping Detect: Rx Removal and Placement with SW_Inhibited (SW_Inhibit = 1.8V)	5
2. S	chematic l	_evel Implementation	6
3. R	Revision History		
Figu	ıres		
_		rm of PDET (OD6) Output Remaining Low During Power Transfer and Ping Phase of SW_INHIBIT State when Rx Remains Placed on a Tx Pad	3
Figure	2. Wavefo	rm of PDET (OD6) Output Indicating Rx Removal and Placement onto a WPC Tx Charg	ging
Figure	3. Wavefo	rm of PDET (OD6) Output Indicating Rx Removal and Placement with SW_Inhibited	5

1. WPC Digital Ping and P9412 Ping Detect

The P9412 has integrated the ability to provide an output to the host AP to indicate detection of a valid WPC digital ping event. The digital ping is used by the Tx to establish a wireless connection with the Rx following the WPC protocol for establishing power transfer. The standard digital ping lasts for 80ms and the digital ping interval varies from transmitter to transmitter, but typically occurs every 2 seconds or less. The following are the key benefits of the P9412 type of ping detect:

- The open-drain (OD) output generates a falling edge interrupt by driving low and requires no AP polling.
- The Ping Detect solution uses an internal low-power clock and does not require any timing related components (such RC time constants).
- This Ping Detect can adapt to various digital ping intervals automatically.
- Ping detect is very low power (<1.8µW) when waiting for a Digital Ping detection.

The most common use of PDET is to conserve power after charging has completed. The wireless power connection to the TX can be ended using an End of Power Transfer (EPT) packet to save power while still having the option to top-off the battery periodically. The P9412 then indicates to the host Application Processor (AP) that it is still on the charging pad by using the PDETB (GPOD6 pin) and using the SW_Inhibit pin to prevent the P9412 from connecting to the Tx pad. The PDETB pin must be externally pulled up to the host 1.8V AP power supply rail and is held low if TX PING pulses are detected (or whenever a wireless power connection is active). If a time interval of about 5s passes from the previous digital ping to the next expected digital ping, the PDETB pin is released to indicate to the host AP that the wireless device has been removed from the Tx charging pad. Otherwise, the PDETB pin is held low while the Rx is detecting incoming Ping events. Proper operation of Ping Detect also requires 1.8V applied to V1P8AP and GPOD0 pulled to GND. The remainder of this document explains the P9412 digital ping detect in more detail.

1.1 Ping Detect Use Cases

- Early detection of placement onto a Tx Pad:
 - PDET provides early indication that the Rx has been placed on a pinging Tx (independent of SW_Inhibit state).
- Rx remains placed on a Tx pad:
 - Indicates Rx is currently placed on a Tx pad (independent of charging state).
- Rx removed from Tx:
 - PDET indicates Rx removed from Tx pad.
 - o 1st rising edge indicates Rx lifted, 2nd rising edge confirms full removal.

1.1.1. Ping Detect Use Case: Rx Already Placed then SW_Inhibit Toggled

- Setup: Rx already charging (PDET LOW), then SW_Inhibit toggled high. Rx Sends an EPT, then ignores the ping events until SW becomes active by the SW_Inhibit pin:
 - P9412 evaluation board placed on P9247 and actively charging
 - 1.8V applied to V1P8AP.
 - o GPOD0 (Tied to GND, ping detect function enabled).
 - o GPOD5 (SW INHIBIT, active low).
 - GPOD6 (PING DET output, active low).
 - Rx on Tx charging pad always.
- Stimulus:
- Toggle GPOD5 from low to high and then high to low (SW Inhibit toggled, CH2 (OD5)).
- · Behavior:
- o VRECT shuts down when SW_INHIBIT is high by sending EPT to Tx.
- o GPOD6 always low (with ping or power transfer).
- o Digital Ping ignored until SW_Inhibit is pulled to GND, then connection is re-established.




Figure 1. Waveform of PDET (OD6) Output Remaining Low During Power Transfer and Ping Phase Independent of SW_INHIBIT State when Rx Remains Placed on a Tx Pad.

1.1.2. Ping Detect: Rx Removal and Placement with SW Active (SW_Inhibit = GND)

- · Setup: P9412 Rx placed on Pinging Tx
 - P9412 evaluation board placed on P9247 and actively charging, then removed by user
 - 1.8V applied to V1P8AP
 - o GPOD0 (Tied to GND, ping detect function enabled)
 - o GPOD5 (SW INHIBIT = GND; SW active)
 - o GPOD6 (PING DET output, active low)
- · Stimulus:
- Rx removed and placed back on Tx pad
- SW_INHIBIT Low
- · Behavior:
- o VRECT goes low when Rx is removed from the Tx pad.
- GPOD6 goes high when Rx is removed to indicate to the AP that the Rx is no longer on the Tx pad.
- o GPOD6 goes low when Rx is approaching a WPC Tx pad (Ping Detected).
- VRECT goes high from the digital ping and a wireless connection is established.




Figure 2. Waveform of PDET (OD6) Output Indicating Rx Removal and Placement onto a WPC Tx Charging Pad.

1.1.3. Ping Detect: Rx Removal and Placement with SW_Inhibited (SW_Inhibit = 1.8V)

- · Setup:
 - _o P9412 evaluation board placed on P9247 and Inhibited, then removed by user
 - o 1.8V applied to V1P8AP
 - o GPOD0 (Tied to GND, ping detect function enabled)
 - GPOD5 (SW_INHIBITed, set to high)
 - o GPOD6 (PING DET output, active low)
- · Stimulus:
- SW INHIBIT HIGH
- Rx removed and placed back on Tx pad
- · Behavior:
 - 。 GPOD6 goes high when Rx is removed from the Tx pad
 - o GPOD6 goes low when Rx is placed on the Tx pad.





Figure 3. Waveform of PDET (OD6) Output Indicating Rx Removal and Placement with SW_Inhibited.

2. Schematic Level Implementation

The schematic level implementation is based on P9412 reference schematic.

- 1. Ping Detect Connection diagram and description:
 - a. Add a pull-down (R83) from pin GPOD0 ($10k\Omega$) to GND to enable Ping Detect.
 - b. Add a pull-up (R8) from pin GPOD6 ($100k\Omega$) to 1.8V AP supply rail to monitor Ping Detect.
 - c. Connect the 1.8V AP I/O power supply to the V1P8AP (pin F3).



3. Revision History

Revision	Date	Description
1.0	Jul.21.20	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.