To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

H8S/2200 Series

Simultaneous Serial Data Transmission/Reception in Asynchronous Mode

Introduction

Eight characters of 8-bit data are transmitted and received simultaneously by the H8S/2215 using the serial data transfer function in asynchronous mode.

Target Device

H8S/2215

Contents

1. Specifications

1. Eight characters (bytes) of data are simultaneously transmitted and received using the serial data transfer function in asynchronous mode as shown in figure 1.
2. Transmit/receive data communication format is specified for 8-bit data length, no parity and 1-bit stop bit.
3. The transfer bit rate is 38400 bps. Transfer ends when eight bytes of data have been transmitted/received.



Figure 1 Simultaneous Serial Data Transmission/Reception in Asynchronous Mode

2. Description of Functions

1. Figure 2 shows a block diagram of the serial communication interface (SCI), and the following is the description for the block diagram:
   - The receive shift register (RSR) is a shift register that is used to receive serial data input from the RxD pin and convert it into parallel data. When one frame of data has been received, the data in RSR is automatically transferred to RDR. RSR cannot be directly accessed by the CPU.
   - The receive data register (RDR) is an 8-bit register that stores receive data. When one frame of data has been received, the received data in RSR is transferred to RDR, and then RSR is ready to receive the next data. RSR and RDR have a double-buffer structure, which enables continuous reception. Note that RDR should only be read once after RDRF in SSR is confirmed to be 1. RDR cannot be written to by the CPU. The initial value of RDR is H'00.
   - The transmit data register (TDR) is an 8-bit register that stores data for transmission. When TSR is detected to be empty, the data written to TDR is transferred to TSR and transmission starts. TSR and TDR have a double-buffer structure, which enables continuous transmission. If the next transmit data has already been written to TDR when transmission of one frame of data ends, it is transferred to TSR to continue transmission. TDR can always be read from or written to by the CPU, however, for reliable transmission, transmit data should only be written to TDR once after TDRE in SSR is confirmed to be 1. The initial value of TDR is H'FF.
   - The transmit shift register (TSR) is a shift register used to transmit serial data. Transmit data written to TDR is automatically transferred to TSR, and then sent to the TxD pin to perform serial data transmission. TSR cannot directly be accessed by the CPU.
   - The serial mode register (SMR) selects the communication format and internal baud rate generator's clock source.
   - The serial control register (SCR) controls transmission/reception operations and interrupts and selects a clock source for transmission/reception. Refer to the hardware manual for description of individual interrupt requests.
   - The serial status register (SSR) consists of SCI status flags and transmission/reception multiprocessor bits. TDRE, RDRF, ORER, PER and FER can be cleared but cannot be set by the CPU.
   - The bit rate register (BRR) is an 8-bit register that adjusts the bit rate. Since a baud rate generator is provided for each channel of SCI, different bit rates can be set for individual channels.



Figure 2 Block Diagram of Simultaneous Serial Data Transmission/Reception Function in Asynchronous Mode

2. Table 1 shows the assignment of functions used in this sample task.

Table 1 Assignment of Functions

Elements	Description
TSR	Register used to transmit serial data.
TDR	Register for storing transmit data.
RSR	Register used to receive serial data.
RDR	Register for storing received data.
SMR	Sets serial data communication format and clock source for the baud rate generator.
SSR	Status flags to indicate operation statuses of SCI.
BRR	Sets transmission/reception bit rate.
SCR	Enables transmission/reception and sets up TxD and RxD pins.
TxD	SCI transmit data output pin
RxD	SCI receive data input pin

3. Principles of Operation

Figure 3 illustrates asynchronous serial transmission operation of this sample task. A single frame for asynchronous serial communication consists of a low-level start bit, transmit/receive data, a parity bit and a high-level stop bit.

1. The SCI monitors the TDRE flag in SSR, and if the flag is 0, the SCI transfers the data in TDR to TSR.
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.
3. A frame is transmitted from the TxD pin from its start bit, and the SCI checks the TDRE flag at the timing of transmitting the stop bit. If TDRE = 0, the next data is transferred from TDR to TSR to repeat transmission.
4. If TDRE = 1, the TEND flag in SSR is set to 1. After the stop bit is sent, 1 is output to enter a mark state (high level).



Figure 3 Operation of Serial Data Transmission in Asynchronous Mode

Figure 4 illustrates asynchronous serial reception operation of this sample task. A single frame for asynchronous serial communication consists of a low-level start bit, transmit/receive data, a parity bit and a high-level stop bit.

1. By detecting a start bit on the serial communication line, the SCI implements internal synchronization and starts storing receive data into RSR.
2. When reception is completed normally, the RDRF bit in SSR is set to 1 and the receive data in RSR is transferred to RDR.
3. If a framing error is detected (i.e. when the stop bit is 0), the FER bit in SSR is set to 1. If the result of logical OR of FER, PER and ORER error flags is 1, the received data and error flags are cleared and the operation ends.



Figure 4 Operation of Serial Data Reception in Asynchronous Mode

4. Description of Software

4.1 Module

Table 2 describes the module used in this sample task.

Table 2 Description of Modules

Module	Label	Function
Main routine	main	Sets the SCI up for simultaneous serial data transmission/reception in asynchronous mode. Ends when eight bytes of data have been simultaneously transmitted/received. Branches to reception error processing subroutine if a reception error occurs.
Reception error processing	er_sub	Clears ORER, FER and PER to 0 and ends.

4.2 Arguments

Table 3 describes the arguments used in this sample task.

Table 3 Description of Arguments

Argument	Function	Used in	Data Length	Input/ Output
STD[0]to STD[7]	Data for asynchronous serial transmission	Main routine	1 byte	Input
SRD[0] to SRD[7]	Data received by asynchronous serial reception	Main routine	1 byte	Output

4.3 Internal Registers

The SCI-related internal registers used in this sample task are described in table 4.

Table 4 Description of Internal Registers

Register		Function	Address	Setting
SMR_2	C/$\overline{A}$	Serial Mode Register_2 (Communication Mode) When C/$\overline{A}$ = 0, communication mode is set to asynchronous mode. When C/$\overline{A}$ = 1, communication mode is set to clocked synchronous mode.	H'FFFF88 Bit 7	0
	CHR	Serial Mode Register_2 (Character Length) When CHR = 0, data length is set to 8 bits in asynchronous mode. When CHR = 1, data length is set to 7 bits in asynchronous mode.	H'FFFF88 Bit 6	0
	PE	Serial Mode Register_2 (Parity Enable) When PE = 0, parity bit addition during transmission and parity check during reception are disabled in asynchronous mode. When PE = 1, parity bit addition during transmission and parity check during reception are enabled in asynchronous mode.	H'FFFF88 Bit 5	0

Register		Function	Address	Setting
SMR_2	O/$\overline{E}$	Serial Mode Register_2 (Parity Mode) When O/$\overline{E}$ = 0, even parity is selected. When O/$\overline{E}$ = 1, odd parity is selected.	H'FFFF88 Bit 4	0
	STOP	Serial Mode Register_2 (Stop Bit Length) When STOP = 0, the stop bit length is set to 1 bit in asynchronous mode. When STOP = 1, the stop bit length is set to 2 bits in asynchronous mode.	H'FFFF88 Bit 3	0
	MP	Serial Mode Register_2 (Multiprocessor Mode) When MP = 0, the multiprocessor communication function is disabled. When MP = 1, the multiprocessor communication function is enabled.	H'FFFF88 Bit 2	0
	CKS1 CKS0	Serial Mode Register_2 (Clock Select 1, 0) When CKS1 = 0 and CKS0 = 0, ϕ is selected as the clock source for the internal baud rate generator.	H'FFFF88 Bit 1 Bit 0	CKS1 = 0 CKS0 = 0
BRR_2		Bit Rate Register_2 When BRR = 12, the transmission bit rate is set to 38400 bps, which is set in relation to the baud rate generator's operating clock selected by CKS1 and CKS0 in SMR.	H'FFFF89	12
SCR_2	TE	Serial Control Register_2 (Transmit Enable) When TE = 0, transmission is disabled. When TE = 1, transmission is enabled.	H'FFFF8A Bit 5	0
	RE	Serial Control Register_2 (Receive Enable) When RE = 0, reception is disabled. When RE = 1, reception is enabled.	H'FFFF8A Bit 4	0
	CKE1 CKE0	Serial Control Register_2 (Clock Enable 1, 0) When CKE1 = 0 and CKE0 = 0, an internal clock is selected as the clock source in asynchronous mode and SCK2 pin functions as an I/O port.	H'FFFF8A Bit 1 Bit 0	CKS1 = 0 CKS0 = 0
TDR_2		Transmit Data Register_2 8-bit register for storing transmit data	H'FFFF8B	H'FF
SSR_2	TDRE	Serial Status Register_2 (Transmit Data Register Empty) TDRE = 0 indicates that transmit data written to TDR has not been transferred to TSR. TDRE = 1 indicates that no transmit data has been written to TDR or transmit data written to TDR has been transferred to TSR.	H'FFFF8C Bit 7	0
	RDRF	Serial Status Register_2 (Receive Data Register Full) RDRF = 0 indicates that receive data is not stored in RDR. RDRF = 1 indicates that receive data is stored in RDR.	H'FFFF8C Bit 6	0
	ORER	Serial Status Register_2 (Overrun Error) ORER = 0 indicates that reception is in progress or complete. ORER = 1 indicates that an overrun error has occurred during reception.	H'FFFF8C Bit 5	0

Register		Function	Address	Setting
SSR_2	FER	Serial Status Register_2 (Framing Error) FER = 0 indicates that reception is in progress or complete. FER = 1 indicates that a framing error has occurred during reception.	H'FFFF8C Bit 4	0
	PER	Serial Status Register_2 (Parity Error) PER = 0 indicates that reception is in progress or complete. PER = 1 indicates that a parity error has occurred during reception.	H'FFFF8C Bit 3	0
	TEND	Serial Status Register_2 (Transmit End) TEND = 0 indicates that transmission is in progress. TEND = 1 indicates that transmission has ended.	H'FFFF8C Bit 2	0
RDR_2		Receive Data Register_2 8-bit register for storing received data	H'FFFF8D	H'00

- Bit rate register (BRR):
  BRR is an 8-bit register that sets the bit rate for transmission and reception in relation to the baud rate generator's operating clock selected by CKS1 and CKS0 in SMR. BRR can be read from or written to by the CPU at all times. Table 5 shows the principal bit rates and BRR settings in asynchronous mode with 16-MHz OSC.

Table 5 BRR Settings for Principal Bit Rates (Asynchronous Mode)

Bit Rate (bit/s)	1200	2400	4800	9600	19200	31250	38400
n	1	0	0	0	0	0	0
N	103	207	103	51	25	15	12
Error (%)	0.16	0.16	0.16	0.16	0.16	0.00	0.16

Notes: n: n = 0 when CKS1 and CKS0 = 0,0. n = 1 when CKS1 and CKS0 = 0,1.
N: BRR setting for the baud rate generator
For details, refer to the hardware manual.

4.4 ROM and RAM Usage

Table 6 describes the ROM and RAM usage in this sample task.

Table 6 Description of ROM and RAM

Label	Function	Address	Used in
STD[0]	Stores the first byte of data for asynchronous serial transmission.	H'0014C8	Main routine
STD[1]	Stores the second byte of data for asynchronous serial transmission.	H'0014C9	Main routine
STD[2]	Stores the third byte of data for asynchronous serial transmission.	H'0014CA	Main routine
STD[3]	Stores the fourth byte of data for asynchronous serial transmission.	H'0014CB	Main routine
STD[4]	Stores the fifth byte of data for asynchronous serial transmission.	H'0014CC	Main routine
STD[5]	Stores the sixth byte of data for asynchronous serial transmission.	H'0014CD	Main routine
STD[6]	Stores the seventh byte of data for asynchronous serial transmission.	H'0014CE	Main routine
STD[7]	Stores the eighth byte of data for asynchronous serial transmission.	H'0014CF	Main routine
SRD[0]	Stores the first byte of data received by asynchronous serial reception.	H'FFB000	Main routine
SRD[1]	Stores the second byte of data received by asynchronous serial reception.	H' FFB001	Main routine
SRD[2]	Stores the third byte of data received by asynchronous serial reception.	H' FFB002	Main routine
SRD[3]	Stores the fourth byte of data received by asynchronous serial reception.	H'FFB003	Main routine
SRD[4]	Stores the fifth byte of data received by asynchronous serial reception.	H'FFB004	Main routine
SRD[5]	Stores the sixth byte of data received by asynchronous serial reception.	H' FFB005	Main routine
SRD[6]	Stores the seventh byte of data received by asynchronous serial reception.	H' FFB006	Main routine
SRD[7]	Stores the eighth byte of data received by asynchronous serial reception.	H' FFB007	Main routine

Note: ROM addresses for STD[0] to STD[7] are allocated at the end of this program. They may not match the above addresses.

5. Flowchart

1. Main routine



2. Reception Error Processing Routine



Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Mar.16, 2004	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
   Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors.
   Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
   Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.